
---------- Begin Simulation Statistics ----------
final_tick                               1459392860500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 419506                       # Simulator instruction rate (inst/s)
host_mem_usage                                8554356                       # Number of bytes of host memory used
host_op_rate                                   419506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   238.38                       # Real time elapsed on the host
host_tick_rate                               84236553                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000021                       # Number of instructions simulated
sim_ops                                     100000021                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020080                       # Number of seconds simulated
sim_ticks                                 20079965500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        52500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        52500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        51500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        51500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       105000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       105000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13406822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13406824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29548.078769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29547.860597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28391.989656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28391.989656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13271388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13271389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4001814500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4001814500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       135434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        135435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       102951                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       102951                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    922257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    922257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        32483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32483                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3021072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3021072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 28780.144569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28780.144569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 25719.834517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25719.834517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2779616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2779616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6949138587                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6949138587                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.079924                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079924                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       241456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       241456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       193868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       193868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1223955485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1223955485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.015752                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015752                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        47588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47588                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.434412                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   455.333333                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              1761                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        32463                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1366                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16427894                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16427896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29056.098827                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29056.021733                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 26803.867630                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26803.867630                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16051004                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16051005                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10950953087                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10950953087                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.022942                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022942                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       376890                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         376891                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       296819                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       296819                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2146212485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2146212485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004874                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004874                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        80071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        80071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16427894                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16427896                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29056.098827                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29056.021733                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 26803.867630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26803.867630                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16051004                       # number of overall hits
system.cpu.dcache.overall_hits::total        16051005                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10950953087                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10950953087                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.022942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022942                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       376890                       # number of overall misses
system.cpu.dcache.overall_misses::total        376891                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       296819                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       296819                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2146212485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2146212485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        80071                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80071                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  79562                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            201.453118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        131503882                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.007224                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   510.703539                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.997468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             80074                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         131503882                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           510.710762                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16131157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1439312897500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        61298                       # number of writebacks
system.cpu.dcache.writebacks::total             61298                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     15135915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15135935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 90006.079027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89462.235650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 97743.119266                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97743.119266                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     15135586                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15135604                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29612000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29612000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     21308000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21308000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          218                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          218                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     15135915                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15135935                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 90006.079027                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89462.235650                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 97743.119266                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97743.119266                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     15135586                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15135604                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29612000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29612000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            331                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     21308000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21308000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          218                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          218                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     15135915                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15135935                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 90006.079027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89462.235650                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 97743.119266                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97743.119266                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     15135586                       # number of overall hits
system.cpu.icache.overall_hits::total        15135604                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29612000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29612000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          329                       # number of overall misses
system.cpu.icache.overall_misses::total           331                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          111                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     21308000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21308000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          218                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          218                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          68799.200000                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        121087700                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   162.010235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.316426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.320332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.429688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               220                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         121087700                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           164.010235                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15135824                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1439312895500                       # Cycle when the warmup percentage was hit.
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  22                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    20079955500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 96236.238532                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95361.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 86236.238532                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86236.238532                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     20979500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20979500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     18799500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18799500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.990909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          218                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.switch_cpus.data        47588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92410.146391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92410.146391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82410.146391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82410.146391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        39664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39664                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data    732258000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     732258000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.166513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.166513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.switch_cpus.data         7924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7924                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    653018000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    653018000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.166513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.166513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7924                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        32485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 127588.702461                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127560.165511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 117588.702461                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117588.702461                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        28015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    570321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    570321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.137602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.137629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         4470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    525621500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    525621500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.137602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.137598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4470                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4470                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks        61298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        61298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        61298                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            61298                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        80073                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80294                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 96236.238532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 105097.587542                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104919.460959                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 86236.238532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 95097.587542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94944.418015                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.data        67679                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67679                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst     20979500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1302579500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1323559000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.154784                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157110                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          218                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12394                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12615                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     18799500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1178639500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1197439000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.154784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst          218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12612                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        80073                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80294                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 96236.238532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 105097.587542                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104919.460959                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 86236.238532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 95097.587542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94944.418015                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.data        67679                       # number of overall hits
system.l2.overall_hits::total                   67679                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst     20979500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1302579500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1323559000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.154784                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157110                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          218                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12394                       # number of overall misses
system.l2.overall_misses::total                 12615                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     18799500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1178639500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1197439000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.154784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst          218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12612                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12612                       # Occupied blocks per task id
system.l2.tags.avg_refs                     12.671899                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  2570311                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   162.010349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  9213.467871                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.281173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.286208                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         12615                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.384979                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     12615                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   2570311                       # Number of tag accesses
system.l2.tags.tagsinuse                  9378.478220                       # Cycle average of tags in use
system.l2.tags.total_refs                      159856                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              1439312895500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     799551.82                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                53828.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     35078.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        40.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         6375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       694822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           701196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              6375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       694822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     39502857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40207240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             6375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       694822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     39502857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             40207240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         3002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.876749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.896504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.815473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          691     23.02%     23.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          533     17.75%     40.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1133     37.74%     78.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          422     14.06%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      0.80%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      0.73%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.37%     94.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.23%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          159      5.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3002                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 807168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  807168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        13952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       793216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             807360                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        12394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     45157.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     53981.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        13952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       793216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 694821.910924099851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 39502856.715565569699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9844250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    669045750                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               26225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        12394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12615                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    76.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001114750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                   10547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     12612                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12612                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       12612                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 76.20                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     9610                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   63060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   10083947500                       # Total gap between requests
system.mem_ctrls.totMemAccLat               678890000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    442415000                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            151959720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 11502540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1439874150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            315.776067                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     48356500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     165620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15067058000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1457010500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     184433250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3157477250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             24938880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  6113745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       559497600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                48145020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         391525680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3707215200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6340772535                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           9701440750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            125124690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  9931740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1190625120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            297.609608                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     23939000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     126620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  16259283500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    897638250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     161372250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2611102500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             14348640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  5278845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       344695200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                41904660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         299329680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3944752080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5975990655                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           9787920250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        25230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       807360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  807360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            15928000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           66775000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12615                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12615    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12615                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               4691                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7924                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4691                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.444718                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        11139669                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     11201871                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       181667                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     14387830                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           15                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           15                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        14783210                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40178                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       181713                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           14053958                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       6422344                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           72                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2600399                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100135672                       # Number of instructions committed
system.switch_cpus.commit.committedOps      100135672                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39745401                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.519428                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.051085                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14598091     36.73%     36.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     10041373     25.26%     61.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1942833      4.89%     66.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1284507      3.23%     70.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1230623      3.10%     73.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       481095      1.21%     74.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      2563352      6.45%     80.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1181183      2.97%     83.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      6422344     16.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39745401                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           29308721                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        39600                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          80732307                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13057227                       # Number of loads committed
system.switch_cpus.commit.membars                  36                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       214795      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     63208970     63.12%     63.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        40594      0.04%     63.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     11028602     11.01%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      3038415      3.03%     77.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      1709012      1.71%     79.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult      4487750      4.48%     83.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     83.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       329162      0.33%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            1      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      7305907      7.30%     91.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        56685      0.06%     91.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5751356      5.74%     97.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2964423      2.96%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    100135672                       # Class of committed instruction
system.switch_cpus.commit.refs               16078335                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.401599                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.401599                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       5737149                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred            58                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     11064403                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      104395163                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         14303231                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          18795707                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         183971                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           235                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       1120709                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         16464024                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits             16453269                       # DTB hits
system.switch_cpus.dtb.data_misses              10755                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         13423130                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits             13413894                       # DTB read hits
system.switch_cpus.dtb.read_misses               9236                       # DTB read misses
system.switch_cpus.dtb.write_accesses         3040894                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             3039375                       # DTB write hits
system.switch_cpus.dtb.write_misses              1519                       # DTB write misses
system.switch_cpus.fetch.Branches            14783210                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          15135915                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              24740675                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         66884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              105341603                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          952                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          368058                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.368109                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     15215002                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     11179847                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.623054                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     40140768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.624305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.099149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         19461717     48.48%     48.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           261148      0.65%     49.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          5197604     12.95%     62.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1758561      4.38%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2149851      5.36%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           852261      2.12%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3456524      8.61%     82.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           215105      0.54%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6787997     16.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     40140768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          44411521                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25167403                       # number of floating regfile writes
system.switch_cpus.idleCycles                   19143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       190091                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         14207677                       # Number of branches executed
system.switch_cpus.iew.exec_nop                170190                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.529225                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16479746                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3040894                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          219587                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13523468                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           57                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       214136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3108488                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    102782803                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13438852                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       360881                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     101573449                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             56                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          1090                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         183971                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1147                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1652                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         6988                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       466238                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        87378                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          174                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        81286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       108805                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          61535251                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             101328128                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.835287                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51399613                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.523116                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              101377570                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         91987355                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        58873591                       # number of integer regfile writes
system.switch_cpus.ipc                       2.490045                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.490045                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        79238      0.08%      0.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      64509282     63.29%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        40634      0.04%     63.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     11111887     10.90%     74.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      3075315      3.02%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      1737352      1.70%     79.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult      4491390      4.41%     83.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     83.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       329556      0.32%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            1      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      7587155      7.44%     91.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        57819      0.06%     91.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5930865      5.82%     97.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2983843      2.93%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      101934337                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        33215888                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     62877079                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     29542386                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30568419                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             5318386                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.052175                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1734904     32.62%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              8      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        104290      1.96%     34.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        145975      2.74%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            97      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      1498539     28.18%     65.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     65.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       1665554     31.32%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          27713      0.52%     97.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            82      0.00%     97.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       139401      2.62%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         1823      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       73957597                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    186485354                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     71785742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     74656929                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          102612511                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         101934337                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          102                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2612565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        34612                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1411939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     40140768                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.539422                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.191030                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9791206     24.39%     24.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5126895     12.77%     37.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      8518543     21.22%     58.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2907590      7.24%     65.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5851818     14.58%     80.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2552249      6.36%     86.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3770944      9.39%     95.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       718779      1.79%     97.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       902744      2.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     40140768                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.538211                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        15136035                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            15135915                       # ITB hits
system.switch_cpus.itb.fetch_misses               120                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads       580766                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       584231                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13523468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3108488                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           79206                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          39634                       # number of misc regfile writes
system.switch_cpus.numCycles                 40159911                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  20079965500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles          868492                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      82885404                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         857831                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14819666                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         461236                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        313695                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     139360470                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      103921561                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     86016550                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          19348106                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         104180                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         183971                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2210957                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3131092                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45162966                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     94157933                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      2709575                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts       158651                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5476099                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           57                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            136031555                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           205867699                       # The number of ROB writes
system.switch_cpus.timesIdled                     147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9047808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9061888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1459392860500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          141224500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            327000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         120109500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80294                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  80294    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80294                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        79562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       159856                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             32706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        61298                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47588                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           220                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32486                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
