OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     390
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   aes_cipher_top
Die area:                 ( 0 0 ) ( 617795 617795 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     42701
Number of terminals:      388
Number of snets:          2
Number of nets:           15273

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
[INFO DRT-0164] Number of unique instances = 419.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 500800.
[INFO DRT-0033] mcon shape region query size = 472779.
[INFO DRT-0033] met1 shape region query size = 169214.
[INFO DRT-0033] via shape region query size = 20700.
[INFO DRT-0033] met2 shape region query size = 12695.
[INFO DRT-0033] via2 shape region query size = 16560.
[INFO DRT-0033] met3 shape region query size = 12533.
[INFO DRT-0033] via3 shape region query size = 16560.
[INFO DRT-0033] met4 shape region query size = 5175.
[INFO DRT-0033] via4 shape region query size = 990.
[INFO DRT-0033] met5 shape region query size = 1034.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1816 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 409 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0084]   Complete 9267 groups.
#scanned instances     = 42701
#unique  instances     = 419
#stdCellGenAp          = 12979
#stdCellValidPlanarAp  = 197
#stdCellValidViaAp     = 10343
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 60736
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:58, elapsed time = 00:00:22, memory = 304.72 (MB), peak = 306.76 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     169239

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 85 STEP 7200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 85 STEP 7200 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 51773.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43290.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 27117.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5161.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1852.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 95.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 80742 vertical wires in 2 frboxes and 48546 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 17534 vertical wires in 2 frboxes and 17985 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 689.78 (MB), peak = 689.78 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.78 (MB), peak = 689.78 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:14, memory = 1297.89 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:28, memory = 1433.41 (MB).
    Completing 30% with 6313 violations.
    elapsed time = 00:00:43, memory = 1429.00 (MB).
    Completing 40% with 6313 violations.
    elapsed time = 00:01:10, memory = 1630.32 (MB).
    Completing 50% with 6313 violations.
    elapsed time = 00:01:23, memory = 1597.08 (MB).
    Completing 60% with 12929 violations.
    elapsed time = 00:01:47, memory = 1604.03 (MB).
    Completing 70% with 12929 violations.
    elapsed time = 00:02:01, memory = 1674.25 (MB).
    Completing 80% with 18231 violations.
    elapsed time = 00:02:28, memory = 1720.52 (MB).
    Completing 90% with 18231 violations.
    elapsed time = 00:02:53, memory = 1825.17 (MB).
    Completing 100% with 24389 violations.
    elapsed time = 00:03:10, memory = 1805.43 (MB).
[INFO DRT-0199]   Number of violations = 39095.
Viol/Layer         li1   met1    via   met2   via2   met3   met4   via4   met5
Cut Spacing          0      0      0      0      1      0      0      5      0
Metal Spacing       87   2477      0    676      0     40     25      0     13
Min Hole             0      6      0      0      0      0      0      0      0
Min Width            0      0      0      0      0      0      0      0      2
NS Metal             3      0      0      0      0      0      0      0      0
Recheck              5   7978      0   5368      0   1085    236      0     34
Short                0  17426      3   3534      2     60     14      3     12
[INFO DRT-0267] cpu time = 00:39:40, elapsed time = 00:03:11, memory = 2015.35 (MB), peak = 2015.35 (MB)
Total wire length = 864360 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 330326 um.
Total wire length on LAYER met2 = 348124 um.
Total wire length on LAYER met3 = 117108 um.
Total wire length on LAYER met4 = 63652 um.
Total wire length on LAYER met5 = 5149 um.
Total number of vias = 143822.
Up-via summary (total 143822):.

-------------------------
 FR_MASTERSLICE         0
            li1     60436
           met1     71958
           met2      8173
           met3      3134
           met4       121
-------------------------
                   143822


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 39095 violations.
    elapsed time = 00:00:10, memory = 2026.83 (MB).
    Completing 20% with 39095 violations.
    elapsed time = 00:00:22, memory = 2068.34 (MB).
    Completing 30% with 33760 violations.
    elapsed time = 00:00:33, memory = 2051.34 (MB).
    Completing 40% with 33760 violations.
    elapsed time = 00:00:54, memory = 2109.62 (MB).
    Completing 50% with 33760 violations.
    elapsed time = 00:01:05, memory = 2119.68 (MB).
    Completing 60% with 27128 violations.
    elapsed time = 00:01:23, memory = 2095.86 (MB).
    Completing 70% with 27128 violations.
    elapsed time = 00:01:36, memory = 2114.41 (MB).
    Completing 80% with 21543 violations.
    elapsed time = 00:01:58, memory = 2127.82 (MB).
    Completing 90% with 21543 violations.
    elapsed time = 00:02:17, memory = 2168.04 (MB).
    Completing 100% with 15813 violations.
    elapsed time = 00:02:38, memory = 2146.53 (MB).
[INFO DRT-0199]   Number of violations = 20574.
Viol/Layer        met1    via   met2   via2   met3   met4   met5
Cut Spacing          0      0      0      1      0      0      0
Metal Spacing     1314      0    441      0     10      5      1
Recheck            606      0      0      0   2993   1162      0
Short            12335      2   1678      0     20      6      0
[INFO DRT-0267] cpu time = 00:31:44, elapsed time = 00:02:38, memory = 2149.62 (MB), peak = 2181.19 (MB)
Total wire length = 854134 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325405 um.
Total wire length on LAYER met2 = 346016 um.
Total wire length on LAYER met3 = 115223 um.
Total wire length on LAYER met4 = 62534 um.
Total wire length on LAYER met5 = 4953 um.
Total number of vias = 143457.
Up-via summary (total 143457):.

-------------------------
 FR_MASTERSLICE         0
            li1     60416
           met1     71861
           met2      8060
           met3      3012
           met4       108
-------------------------
                   143457


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 20574 violations.
    elapsed time = 00:00:07, memory = 2167.93 (MB).
    Completing 20% with 20574 violations.
    elapsed time = 00:00:25, memory = 2170.50 (MB).
    Completing 30% with 19294 violations.
    elapsed time = 00:00:36, memory = 2170.50 (MB).
    Completing 40% with 19294 violations.
    elapsed time = 00:00:52, memory = 2196.03 (MB).
    Completing 50% with 19294 violations.
    elapsed time = 00:01:09, memory = 2161.84 (MB).
    Completing 60% with 18051 violations.
    elapsed time = 00:01:18, memory = 2193.03 (MB).
    Completing 70% with 18051 violations.
    elapsed time = 00:01:35, memory = 2225.31 (MB).
    Completing 80% with 16580 violations.
    elapsed time = 00:01:54, memory = 2180.71 (MB).
    Completing 90% with 16580 violations.
    elapsed time = 00:02:12, memory = 2194.63 (MB).
    Completing 100% with 15341 violations.
    elapsed time = 00:02:29, memory = 2167.79 (MB).
[INFO DRT-0199]   Number of violations = 17352.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing          1      0      0      0      0      0      0
Metal Spacing        0   1279      0    376     14      3      1
Recheck              0    822      0      0   1189      0      0
Short                0  12085      2   1561     13      6      0
[INFO DRT-0267] cpu time = 00:31:57, elapsed time = 00:02:30, memory = 2173.72 (MB), peak = 2230.21 (MB)
Total wire length = 849006 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324113 um.
Total wire length on LAYER met2 = 344557 um.
Total wire length on LAYER met3 = 113876 um.
Total wire length on LAYER met4 = 61649 um.
Total wire length on LAYER met5 = 4810 um.
Total number of vias = 142548.
Up-via summary (total 142548):.

-------------------------
 FR_MASTERSLICE         0
            li1     60415
           met1     71334
           met2      7815
           met3      2884
           met4       100
-------------------------
                   142548


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 17352 violations.
    elapsed time = 00:00:15, memory = 2198.98 (MB).
    Completing 20% with 17352 violations.
    elapsed time = 00:00:35, memory = 2231.72 (MB).
    Completing 30% with 13177 violations.
    elapsed time = 00:00:55, memory = 2201.18 (MB).
    Completing 40% with 13177 violations.
    elapsed time = 00:01:18, memory = 2247.07 (MB).
    Completing 50% with 13177 violations.
    elapsed time = 00:01:40, memory = 2285.48 (MB).
    Completing 60% with 9689 violations.
    elapsed time = 00:02:06, memory = 2282.29 (MB).
    Completing 70% with 9689 violations.
    elapsed time = 00:02:19, memory = 2282.81 (MB).
    Completing 80% with 6276 violations.
    elapsed time = 00:02:42, memory = 2240.55 (MB).
    Completing 90% with 6276 violations.
    elapsed time = 00:03:14, memory = 2245.19 (MB).
    Completing 100% with 3136 violations.
    elapsed time = 00:03:29, memory = 2191.47 (MB).
[INFO DRT-0199]   Number of violations = 3136.
Viol/Layer        met1    via   met2   met3
Metal Spacing      751      0     89     11
Min Hole             6      0      0      0
Short             1951      3    318      7
[INFO DRT-0267] cpu time = 00:43:17, elapsed time = 00:03:30, memory = 2161.34 (MB), peak = 2290.29 (MB)
Total wire length = 847708 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 302804 um.
Total wire length on LAYER met2 = 341546 um.
Total wire length on LAYER met3 = 133160 um.
Total wire length on LAYER met4 = 65539 um.
Total wire length on LAYER met5 = 4657 um.
Total number of vias = 148245.
Up-via summary (total 148245):.

-------------------------
 FR_MASTERSLICE         0
            li1     60415
           met1     73390
           met2     11022
           met3      3320
           met4        98
-------------------------
                   148245


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3136 violations.
    elapsed time = 00:00:03, memory = 2220.63 (MB).
    Completing 20% with 3136 violations.
    elapsed time = 00:00:09, memory = 2229.44 (MB).
    Completing 30% with 2382 violations.
    elapsed time = 00:00:20, memory = 2252.98 (MB).
    Completing 40% with 2382 violations.
    elapsed time = 00:00:27, memory = 2261.75 (MB).
    Completing 50% with 2382 violations.
    elapsed time = 00:00:31, memory = 2275.15 (MB).
    Completing 60% with 1638 violations.
    elapsed time = 00:00:43, memory = 2248.49 (MB).
    Completing 70% with 1638 violations.
    elapsed time = 00:00:48, memory = 2262.92 (MB).
    Completing 80% with 1228 violations.
    elapsed time = 00:00:54, memory = 2264.49 (MB).
    Completing 90% with 1228 violations.
    elapsed time = 00:01:04, memory = 2264.49 (MB).
    Completing 100% with 597 violations.
    elapsed time = 00:01:19, memory = 2243.61 (MB).
[INFO DRT-0199]   Number of violations = 597.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing      191      0     34
Min Hole             8      0      2
Short              295      0     66
[INFO DRT-0267] cpu time = 00:14:36, elapsed time = 00:01:19, memory = 2202.38 (MB), peak = 2290.29 (MB)
Total wire length = 847106 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 300358 um.
Total wire length on LAYER met2 = 340898 um.
Total wire length on LAYER met3 = 135151 um.
Total wire length on LAYER met4 = 66040 um.
Total wire length on LAYER met5 = 4657 um.
Total number of vias = 148484.
Up-via summary (total 148484):.

-------------------------
 FR_MASTERSLICE         0
            li1     60415
           met1     73334
           met2     11282
           met3      3355
           met4        98
-------------------------
                   148484


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 597 violations.
    elapsed time = 00:00:00, memory = 2202.38 (MB).
    Completing 20% with 597 violations.
    elapsed time = 00:00:00, memory = 2202.38 (MB).
    Completing 30% with 513 violations.
    elapsed time = 00:00:07, memory = 2226.88 (MB).
    Completing 40% with 513 violations.
    elapsed time = 00:00:07, memory = 2226.88 (MB).
    Completing 50% with 513 violations.
    elapsed time = 00:00:11, memory = 2248.53 (MB).
    Completing 60% with 367 violations.
    elapsed time = 00:00:20, memory = 2248.53 (MB).
    Completing 70% with 367 violations.
    elapsed time = 00:00:21, memory = 2248.53 (MB).
    Completing 80% with 274 violations.
    elapsed time = 00:00:23, memory = 2248.53 (MB).
    Completing 90% with 274 violations.
    elapsed time = 00:00:24, memory = 2267.34 (MB).
    Completing 100% with 143 violations.
    elapsed time = 00:00:33, memory = 2248.53 (MB).
[INFO DRT-0199]   Number of violations = 143.
Viol/Layer        met1   met2
Metal Spacing       35      3
Min Hole             2      2
Short               88     13
[INFO DRT-0267] cpu time = 00:03:27, elapsed time = 00:00:33, memory = 2248.53 (MB), peak = 2290.29 (MB)
Total wire length = 847023 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 299656 um.
Total wire length on LAYER met2 = 340626 um.
Total wire length on LAYER met3 = 135717 um.
Total wire length on LAYER met4 = 66365 um.
Total wire length on LAYER met5 = 4657 um.
Total number of vias = 148512.
Up-via summary (total 148512):.

-------------------------
 FR_MASTERSLICE         0
            li1     60415
           met1     73278
           met2     11336
           met3      3385
           met4        98
-------------------------
                   148512


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 143 violations.
    elapsed time = 00:00:00, memory = 2248.53 (MB).
    Completing 20% with 143 violations.
    elapsed time = 00:00:00, memory = 2248.53 (MB).
    Completing 30% with 102 violations.
    elapsed time = 00:00:04, memory = 2248.53 (MB).
    Completing 40% with 102 violations.
    elapsed time = 00:00:04, memory = 2248.53 (MB).
    Completing 50% with 102 violations.
    elapsed time = 00:00:04, memory = 2248.53 (MB).
    Completing 60% with 73 violations.
    elapsed time = 00:00:09, memory = 2248.53 (MB).
    Completing 70% with 73 violations.
    elapsed time = 00:00:09, memory = 2248.53 (MB).
    Completing 80% with 71 violations.
    elapsed time = 00:00:11, memory = 2248.53 (MB).
    Completing 90% with 71 violations.
    elapsed time = 00:00:11, memory = 2248.53 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:17, memory = 2248.53 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Metal Spacing        9
Min Hole             2
Short               18
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:17, memory = 2220.34 (MB), peak = 2290.29 (MB)
Total wire length = 846963 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 299643 um.
Total wire length on LAYER met2 = 340499 um.
Total wire length on LAYER met3 = 135668 um.
Total wire length on LAYER met4 = 66494 um.
Total wire length on LAYER met5 = 4657 um.
Total number of vias = 148510.
Up-via summary (total 148510):.

-------------------------
 FR_MASTERSLICE         0
            li1     60415
           met1     73265
           met2     11340
           met3      3392
           met4        98
-------------------------
                   148510


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 2220.34 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 2220.34 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:04, memory = 2220.34 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:04, memory = 2220.34 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:04, memory = 2220.34 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:06, memory = 2220.34 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:06, memory = 2220.34 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:10, memory = 2220.34 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:10, memory = 2220.34 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:10, memory = 2220.34 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        3
Min Hole             2
Short                2
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:10, memory = 2220.34 (MB), peak = 2290.29 (MB)
Total wire length = 846965 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 299619 um.
Total wire length on LAYER met2 = 340497 um.
Total wire length on LAYER met3 = 135660 um.
Total wire length on LAYER met4 = 66531 um.
Total wire length on LAYER met5 = 4657 um.
Total number of vias = 148507.
Up-via summary (total 148507):.

-------------------------
 FR_MASTERSLICE         0
            li1     60415
           met1     73260
           met2     11338
           met3      3396
           met4        98
-------------------------
                   148507


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 2220.34 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 2220.34 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:02, memory = 2220.34 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:02, memory = 2220.34 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:02, memory = 2220.34 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:02, memory = 2220.34 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:02, memory = 2220.34 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:04, memory = 2220.34 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:04, memory = 2220.34 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 2220.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 2220.34 (MB), peak = 2290.29 (MB)
Total wire length = 846954 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 299550 um.
Total wire length on LAYER met2 = 340501 um.
Total wire length on LAYER met3 = 135732 um.
Total wire length on LAYER met4 = 66511 um.
Total wire length on LAYER met5 = 4657 um.
Total number of vias = 148519.
Up-via summary (total 148519):.

-------------------------
 FR_MASTERSLICE         0
            li1     60415
           met1     73259
           met2     11352
           met3      3395
           met4        98
-------------------------
                   148519


[INFO DRT-0198] Complete detail routing.
Total wire length = 846954 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 299550 um.
Total wire length on LAYER met2 = 340501 um.
Total wire length on LAYER met3 = 135732 um.
Total wire length on LAYER met4 = 66511 um.
Total wire length on LAYER met5 = 4657 um.
Total number of vias = 148519.
Up-via summary (total 148519):.

-------------------------
 FR_MASTERSLICE         0
            li1     60415
           met1     73259
           met2     11352
           met3      3395
           met4        98
-------------------------
                   148519


[INFO DRT-0267] cpu time = 02:45:50, elapsed time = 00:14:17, memory = 2220.34 (MB), peak = 2290.29 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 14:47.50[h:]min:sec. CPU time: user 10318.79 sys 2.35 (1162%). Peak memory: 2345252KB.
