

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Tue Nov 25 22:59:09 2025

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     8                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     9                           	psect	text2,local,class=CODE,space=0,merge=1,delta=2,group=1
    10                           	psect	text3,local,class=CODE,space=0,merge=1,delta=2,group=1
    11                           	psect	text4,local,class=CODE,space=0,merge=1,delta=2
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    13                           	dabs	1,0x7E,2
    14     0000                     
    15                           ; Generated 12/10/2023 GMT
    16                           ; 
    17                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC16F877A Definitions
    47                           ; 
    48                           ; SFR Addresses
    49     0004                     fsr             equ	4
    50     0004                     fsr0            equ	4
    51     0000                     indf            equ	0
    52     0000                     indf0           equ	0
    53     0002                     pc              equ	2
    54     0002                     pcl             equ	2
    55     000A                     pclath          equ	10
    56     0003                     status          equ	3
    57     0000                     INDF            equ	0	;# 
    58     0001                     TMR0            equ	1	;# 
    59     0002                     PCL             equ	2	;# 
    60     0003                     STATUS          equ	3	;# 
    61     0004                     FSR             equ	4	;# 
    62     0005                     PORTA           equ	5	;# 
    63     0006                     PORTB           equ	6	;# 
    64     0007                     PORTC           equ	7	;# 
    65     0008                     PORTD           equ	8	;# 
    66     0009                     PORTE           equ	9	;# 
    67     000A                     PCLATH          equ	10	;# 
    68     000B                     INTCON          equ	11	;# 
    69     000C                     PIR1            equ	12	;# 
    70     000D                     PIR2            equ	13	;# 
    71     000E                     TMR1            equ	14	;# 
    72     000E                     TMR1L           equ	14	;# 
    73     000F                     TMR1H           equ	15	;# 
    74     0010                     T1CON           equ	16	;# 
    75     0011                     TMR2            equ	17	;# 
    76     0012                     T2CON           equ	18	;# 
    77     0013                     SSPBUF          equ	19	;# 
    78     0014                     SSPCON          equ	20	;# 
    79     0015                     CCPR1           equ	21	;# 
    80     0015                     CCPR1L          equ	21	;# 
    81     0016                     CCPR1H          equ	22	;# 
    82     0017                     CCP1CON         equ	23	;# 
    83     0018                     RCSTA           equ	24	;# 
    84     0019                     TXREG           equ	25	;# 
    85     001A                     RCREG           equ	26	;# 
    86     001B                     CCPR2           equ	27	;# 
    87     001B                     CCPR2L          equ	27	;# 
    88     001C                     CCPR2H          equ	28	;# 
    89     001D                     CCP2CON         equ	29	;# 
    90     001E                     ADRESH          equ	30	;# 
    91     001F                     ADCON0          equ	31	;# 
    92     0081                     OPTION_REG      equ	129	;# 
    93     0085                     TRISA           equ	133	;# 
    94     0086                     TRISB           equ	134	;# 
    95     0087                     TRISC           equ	135	;# 
    96     0088                     TRISD           equ	136	;# 
    97     0089                     TRISE           equ	137	;# 
    98     008C                     PIE1            equ	140	;# 
    99     008D                     PIE2            equ	141	;# 
   100     008E                     PCON            equ	142	;# 
   101     0091                     SSPCON2         equ	145	;# 
   102     0092                     PR2             equ	146	;# 
   103     0093                     SSPADD          equ	147	;# 
   104     0094                     SSPSTAT         equ	148	;# 
   105     0098                     TXSTA           equ	152	;# 
   106     0099                     SPBRG           equ	153	;# 
   107     009C                     CMCON           equ	156	;# 
   108     009D                     CVRCON          equ	157	;# 
   109     009E                     ADRESL          equ	158	;# 
   110     009F                     ADCON1          equ	159	;# 
   111     010C                     EEDATA          equ	268	;# 
   112     010D                     EEADR           equ	269	;# 
   113     010E                     EEDATH          equ	270	;# 
   114     010F                     EEADRH          equ	271	;# 
   115     018C                     EECON1          equ	396	;# 
   116     018D                     EECON2          equ	397	;# 
   117     0000                     INDF            equ	0	;# 
   118     0001                     TMR0            equ	1	;# 
   119     0002                     PCL             equ	2	;# 
   120     0003                     STATUS          equ	3	;# 
   121     0004                     FSR             equ	4	;# 
   122     0005                     PORTA           equ	5	;# 
   123     0006                     PORTB           equ	6	;# 
   124     0007                     PORTC           equ	7	;# 
   125     0008                     PORTD           equ	8	;# 
   126     0009                     PORTE           equ	9	;# 
   127     000A                     PCLATH          equ	10	;# 
   128     000B                     INTCON          equ	11	;# 
   129     000C                     PIR1            equ	12	;# 
   130     000D                     PIR2            equ	13	;# 
   131     000E                     TMR1            equ	14	;# 
   132     000E                     TMR1L           equ	14	;# 
   133     000F                     TMR1H           equ	15	;# 
   134     0010                     T1CON           equ	16	;# 
   135     0011                     TMR2            equ	17	;# 
   136     0012                     T2CON           equ	18	;# 
   137     0013                     SSPBUF          equ	19	;# 
   138     0014                     SSPCON          equ	20	;# 
   139     0015                     CCPR1           equ	21	;# 
   140     0015                     CCPR1L          equ	21	;# 
   141     0016                     CCPR1H          equ	22	;# 
   142     0017                     CCP1CON         equ	23	;# 
   143     0018                     RCSTA           equ	24	;# 
   144     0019                     TXREG           equ	25	;# 
   145     001A                     RCREG           equ	26	;# 
   146     001B                     CCPR2           equ	27	;# 
   147     001B                     CCPR2L          equ	27	;# 
   148     001C                     CCPR2H          equ	28	;# 
   149     001D                     CCP2CON         equ	29	;# 
   150     001E                     ADRESH          equ	30	;# 
   151     001F                     ADCON0          equ	31	;# 
   152     0081                     OPTION_REG      equ	129	;# 
   153     0085                     TRISA           equ	133	;# 
   154     0086                     TRISB           equ	134	;# 
   155     0087                     TRISC           equ	135	;# 
   156     0088                     TRISD           equ	136	;# 
   157     0089                     TRISE           equ	137	;# 
   158     008C                     PIE1            equ	140	;# 
   159     008D                     PIE2            equ	141	;# 
   160     008E                     PCON            equ	142	;# 
   161     0091                     SSPCON2         equ	145	;# 
   162     0092                     PR2             equ	146	;# 
   163     0093                     SSPADD          equ	147	;# 
   164     0094                     SSPSTAT         equ	148	;# 
   165     0098                     TXSTA           equ	152	;# 
   166     0099                     SPBRG           equ	153	;# 
   167     009C                     CMCON           equ	156	;# 
   168     009D                     CVRCON          equ	157	;# 
   169     009E                     ADRESL          equ	158	;# 
   170     009F                     ADCON1          equ	159	;# 
   171     010C                     EEDATA          equ	268	;# 
   172     010D                     EEADR           equ	269	;# 
   173     010E                     EEDATH          equ	270	;# 
   174     010F                     EEADRH          equ	271	;# 
   175     018C                     EECON1          equ	396	;# 
   176     018D                     EECON2          equ	397	;# 
   177     0005                     _PORTA          set	5
   178     0006                     _PORTBbits      set	6
   179     0017                     _CCP1CONbits    set	23
   180     0015                     _CCPR1L         set	21
   181     0012                     _T2CON          set	18
   182     0017                     _CCP1CON        set	23
   183     0085                     _TRISA          set	133
   184     0086                     _TRISB          set	134
   185     0087                     _TRISCbits      set	135
   186     0092                     _PR2            set	146
   187                           
   188                           	psect	cinit
   189     07FC                     start_initialization:	
   190                           ; #config settings
   191                           
   192     07FC                     __initialization:
   193     07FC                     end_of_initialization:	
   194                           ;End of C runtime variable initialization code
   195                           
   196     07FC                     __end_of__initialization:
   197     07FC  0183               	clrf	3
   198     07FD  120A  118A  2F01   	ljmp	_main	;jump to C main() function
   199                           
   200                           	psect	cstackCOMMON
   201     0070                     __pcstackCOMMON:
   202     0070                     ?_pwm_init:
   203     0070                     ?_set_percent:	
   204                           ; 1 bytes @ 0x0
   205                           
   206     0070                     ?_main:	
   207                           ; 1 bytes @ 0x0
   208                           
   209     0070                     ?___lmul:	
   210                           ; 1 bytes @ 0x0
   211                           
   212     0070                     ___lmul@multiplier:	
   213                           ; 4 bytes @ 0x0
   214                           
   215     0070                     ??_pwm_init:	
   216                           ; 4 bytes @ 0x0
   217                           
   218                           
   219                           ; 1 bytes @ 0x0
   220     0070                     	ds	4
   221     0074                     ___lmul@multiplicand:
   222                           
   223                           ; 4 bytes @ 0x4
   224     0074                     	ds	4
   225     0078                     ??___lmul:
   226                           
   227                           ; 1 bytes @ 0x8
   228     0078                     	ds	1
   229     0079                     ___lmul@product:
   230                           
   231                           ; 4 bytes @ 0x9
   232     0079                     	ds	4
   233     007D                     ??___lldiv:
   234                           
   235                           ; 1 bytes @ 0xD
   236     007D                     	ds	1
   237                           
   238                           	psect	cstackBANK0
   239     0020                     __pcstackBANK0:
   240     0020                     ?___lldiv:
   241     0020                     ___lldiv@divisor:	
   242                           ; 4 bytes @ 0x0
   243                           
   244                           
   245                           ; 4 bytes @ 0x0
   246     0020                     	ds	4
   247     0024                     ___lldiv@dividend:
   248                           
   249                           ; 4 bytes @ 0x4
   250     0024                     	ds	4
   251     0028                     ___lldiv@quotient:
   252                           
   253                           ; 4 bytes @ 0x8
   254     0028                     	ds	4
   255     002C                     ___lldiv@counter:
   256                           
   257                           ; 1 bytes @ 0xC
   258     002C                     	ds	1
   259     002D                     ??_set_percent:
   260                           
   261                           ; 1 bytes @ 0xD
   262     002D                     	ds	5
   263     0032                     set_percent@max_counts:
   264                           
   265                           ; 2 bytes @ 0x12
   266     0032                     	ds	2
   267     0034                     set_percent@percent:
   268                           
   269                           ; 1 bytes @ 0x14
   270     0034                     	ds	1
   271     0035                     set_percent@dc:
   272                           
   273                           ; 4 bytes @ 0x15
   274     0035                     	ds	4
   275     0039                     ??_main:
   276                           
   277                           ; 1 bytes @ 0x19
   278     0039                     	ds	2
   279     003B                     main@velocity:
   280                           
   281                           ; 1 bytes @ 0x1B
   282     003B                     	ds	1
   283                           
   284                           	psect	maintext
   285     0701                     __pmaintext:	
   286 ;;
   287 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   288 ;;
   289 ;; *************** function _main *****************
   290 ;; Defined at:
   291 ;;		line 37 in file "PWM_motor_tarea.c"
   292 ;; Parameters:    Size  Location     Type
   293 ;;		None
   294 ;; Auto vars:     Size  Location     Type
   295 ;;  velocity        1   27[BANK0 ] unsigned char 
   296 ;; Return value:  Size  Location     Type
   297 ;;                  1    wreg      void 
   298 ;; Registers used:
   299 ;;		wreg, status,2, status,0, pclath, cstack
   300 ;; Tracked objects:
   301 ;;		On entry : B00/0
   302 ;;		On exit  : 0/0
   303 ;;		Unchanged: 0/0
   304 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   305 ;;      Params:         0       0       0       0       0
   306 ;;      Locals:         0       1       0       0       0
   307 ;;      Temps:          0       2       0       0       0
   308 ;;      Totals:         0       3       0       0       0
   309 ;;Total ram usage:        3 bytes
   310 ;; Hardware stack levels required when called: 2
   311 ;; This function calls:
   312 ;;		_pwm_init
   313 ;;		_set_percent
   314 ;; This function is called by:
   315 ;;		Startup code after reset
   316 ;; This function uses a non-reentrant model
   317 ;;
   318                           
   319     0701                     _main:	
   320                           ;psect for function _main
   321                           
   322     0701                     l738:	
   323                           ;incstack = 0
   324                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   325                           
   326                           
   327                           ;PWM_motor_tarea.c: 38:     TRISB = 0xFF;
   328     0701  30FF               	movlw	255
   329     0702  1683               	bsf	3,5	;RP0=1, select bank1
   330     0703  1303               	bcf	3,6	;RP1=0, select bank1
   331     0704  0086               	movwf	6	;volatile
   332     0705                     l740:
   333                           
   334                           ;PWM_motor_tarea.c: 39:     TRISA = 0x00;
   335     0705  0185               	clrf	5	;volatile
   336     0706                     l742:
   337                           
   338                           ;PWM_motor_tarea.c: 41:     pwm_init();
   339     0706  120A  118A  2644  120A  118A  	fcall	_pwm_init
   340     070B                     l744:
   341                           
   342                           ;PWM_motor_tarea.c: 42:     unsigned char velocity = 0;
   343     070B  1283               	bcf	3,5	;RP0=0, select bank0
   344     070C  1303               	bcf	3,6	;RP1=0, select bank0
   345     070D  01BB               	clrf	main@velocity
   346     070E                     l746:
   347                           
   348                           ;PWM_motor_tarea.c: 46:         if(PORTBbits.RB1){
   349     070E  1283               	bcf	3,5	;RP0=0, select bank0
   350     070F  1303               	bcf	3,6	;RP1=0, select bank0
   351     0710  1C86               	btfss	6,1	;volatile
   352     0711  2F13               	goto	u381
   353     0712  2F14               	goto	u380
   354     0713                     u381:
   355     0713  2F2C               	goto	l756
   356     0714                     u380:
   357     0714                     l748:
   358                           
   359                           ;PWM_motor_tarea.c: 47:             if(velocity < 100) velocity++;
   360     0714  3064               	movlw	100
   361     0715  023B               	subwf	main@velocity,w
   362     0716  1803               	skipnc
   363     0717  2F19               	goto	u391
   364     0718  2F1A               	goto	u390
   365     0719                     u391:
   366     0719  2F1C               	goto	l752
   367     071A                     u390:
   368     071A                     l750:
   369     071A  3001               	movlw	1
   370     071B  07BB               	addwf	main@velocity,f
   371     071C                     l752:
   372                           
   373                           ;PWM_motor_tarea.c: 48:             set_percent(velocity);
   374     071C  083B               	movf	main@velocity,w
   375     071D  120A  118A  2767  120A  118A  	fcall	_set_percent
   376     0722                     l754:
   377                           
   378                           ;PWM_motor_tarea.c: 49:             _delay((unsigned long)((20)*(20000000/4000.0)));
   379     0722  3082               	movlw	130
   380     0723  1283               	bcf	3,5	;RP0=0, select bank0
   381     0724  1303               	bcf	3,6	;RP1=0, select bank0
   382     0725  00BA               	movwf	??_main+1
   383     0726  30DD               	movlw	221
   384     0727  00B9               	movwf	??_main
   385     0728                     u457:
   386     0728  0BB9               	decfsz	??_main,f
   387     0729  2F28               	goto	u457
   388     072A  0BBA               	decfsz	??_main+1,f
   389     072B  2F28               	goto	u457
   390     072C                     l756:
   391                           
   392                           ;PWM_motor_tarea.c: 52:         if(PORTBbits.RB2){
   393     072C  1283               	bcf	3,5	;RP0=0, select bank0
   394     072D  1303               	bcf	3,6	;RP1=0, select bank0
   395     072E  1D06               	btfss	6,2	;volatile
   396     072F  2F31               	goto	u401
   397     0730  2F32               	goto	u400
   398     0731                     u401:
   399     0731  2F49               	goto	l766
   400     0732                     u400:
   401     0732                     l758:
   402                           
   403                           ;PWM_motor_tarea.c: 53:             if(velocity > 0) velocity--;
   404     0732  083B               	movf	main@velocity,w
   405     0733  1903               	btfsc	3,2
   406     0734  2F36               	goto	u411
   407     0735  2F37               	goto	u410
   408     0736                     u411:
   409     0736  2F39               	goto	l762
   410     0737                     u410:
   411     0737                     l760:
   412     0737  3001               	movlw	1
   413     0738  02BB               	subwf	main@velocity,f
   414     0739                     l762:
   415                           
   416                           ;PWM_motor_tarea.c: 54:             set_percent(velocity);
   417     0739  083B               	movf	main@velocity,w
   418     073A  120A  118A  2767  120A  118A  	fcall	_set_percent
   419     073F                     l764:
   420                           
   421                           ;PWM_motor_tarea.c: 55:             _delay((unsigned long)((20)*(20000000/4000.0)));
   422     073F  3082               	movlw	130
   423     0740  1283               	bcf	3,5	;RP0=0, select bank0
   424     0741  1303               	bcf	3,6	;RP1=0, select bank0
   425     0742  00BA               	movwf	??_main+1
   426     0743  30DD               	movlw	221
   427     0744  00B9               	movwf	??_main
   428     0745                     u467:
   429     0745  0BB9               	decfsz	??_main,f
   430     0746  2F45               	goto	u467
   431     0747  0BBA               	decfsz	??_main+1,f
   432     0748  2F45               	goto	u467
   433     0749                     l766:
   434                           
   435                           ;PWM_motor_tarea.c: 58:         if(PORTBbits.RB3){
   436     0749  1283               	bcf	3,5	;RP0=0, select bank0
   437     074A  1303               	bcf	3,6	;RP1=0, select bank0
   438     074B  1D86               	btfss	6,3	;volatile
   439     074C  2F4E               	goto	u421
   440     074D  2F4F               	goto	u420
   441     074E                     u421:
   442     074E  2F51               	goto	l39
   443     074F                     u420:
   444     074F                     l768:
   445                           
   446                           ;PWM_motor_tarea.c: 59:             PORTA = 0x01;
   447     074F  3001               	movlw	1
   448     0750  0085               	movwf	5	;volatile
   449     0751                     l39:	
   450                           ;PWM_motor_tarea.c: 60:         }
   451                           
   452                           
   453                           ;PWM_motor_tarea.c: 61:         if(PORTBbits.RB4){
   454     0751  1E06               	btfss	6,4	;volatile
   455     0752  2F54               	goto	u431
   456     0753  2F55               	goto	u430
   457     0754                     u431:
   458     0754  2F57               	goto	l40
   459     0755                     u430:
   460     0755                     l770:
   461                           
   462                           ;PWM_motor_tarea.c: 62:             PORTA = 0x02;
   463     0755  3002               	movlw	2
   464     0756  0085               	movwf	5	;volatile
   465     0757                     l40:	
   466                           ;PWM_motor_tarea.c: 63:         }
   467                           
   468                           
   469                           ;PWM_motor_tarea.c: 65:         if(PORTBbits.RB5){
   470     0757  1E86               	btfss	6,5	;volatile
   471     0758  2F5A               	goto	u441
   472     0759  2F5B               	goto	u440
   473     075A                     u441:
   474     075A  2F0E               	goto	l746
   475     075B                     u440:
   476     075B                     l772:
   477                           
   478                           ;PWM_motor_tarea.c: 66:             PORTA = 0x00;
   479     075B  0185               	clrf	5	;volatile
   480                           
   481                           ;PWM_motor_tarea.c: 67:             velocity = 0;
   482     075C  01BB               	clrf	main@velocity
   483     075D                     l774:
   484                           
   485                           ;PWM_motor_tarea.c: 68:             set_percent(0);
   486     075D  3000               	movlw	0
   487     075E  120A  118A  2767  120A  118A  	fcall	_set_percent
   488     0763  2F0E               	goto	l746
   489     0764  120A  118A  2800   	ljmp	start
   490     0767                     __end_of_main:
   491                           
   492                           	psect	text1
   493     0767                     __ptext1:	
   494 ;; *************** function _set_percent *****************
   495 ;; Defined at:
   496 ;;		line 27 in file "PWM_motor_tarea.c"
   497 ;; Parameters:    Size  Location     Type
   498 ;;  percent         1    wreg     unsigned char 
   499 ;; Auto vars:     Size  Location     Type
   500 ;;  percent         1   20[BANK0 ] unsigned char 
   501 ;;  dc              4   21[BANK0 ] unsigned long 
   502 ;;  max_counts      2   18[BANK0 ] unsigned int 
   503 ;; Return value:  Size  Location     Type
   504 ;;                  1    wreg      void 
   505 ;; Registers used:
   506 ;;		wreg, status,2, status,0, pclath, cstack
   507 ;; Tracked objects:
   508 ;;		On entry : 0/0
   509 ;;		On exit  : 0/0
   510 ;;		Unchanged: 0/0
   511 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   512 ;;      Params:         0       0       0       0       0
   513 ;;      Locals:         0       7       0       0       0
   514 ;;      Temps:          0       5       0       0       0
   515 ;;      Totals:         0      12       0       0       0
   516 ;;Total ram usage:       12 bytes
   517 ;; Hardware stack levels used: 1
   518 ;; Hardware stack levels required when called: 1
   519 ;; This function calls:
   520 ;;		___lldiv
   521 ;;		___lmul
   522 ;; This function is called by:
   523 ;;		_main
   524 ;; This function uses a non-reentrant model
   525 ;;
   526                           
   527     0767                     _set_percent:	
   528                           ;psect for function _set_percent
   529                           
   530                           
   531                           ;incstack = 0
   532                           ; Regs used in _set_percent: [wreg+status,2+status,0+pclath+cstack]
   533                           ;set_percent@percent stored from wreg
   534     0767  1283               	bcf	3,5	;RP0=0, select bank0
   535     0768  1303               	bcf	3,6	;RP1=0, select bank0
   536     0769  00B4               	movwf	set_percent@percent
   537     076A                     l724:
   538                           
   539                           ;PWM_motor_tarea.c: 28:     if(percent > 100) percent = 100;
   540     076A  3065               	movlw	101
   541     076B  0234               	subwf	set_percent@percent,w
   542     076C  1C03               	skipc
   543     076D  2F6F               	goto	u351
   544     076E  2F70               	goto	u350
   545     076F                     u351:
   546     076F  2F72               	goto	l728
   547     0770                     u350:
   548     0770                     l726:
   549     0770  3064               	movlw	100
   550     0771  00B4               	movwf	set_percent@percent
   551     0772                     l728:
   552                           
   553                           ;PWM_motor_tarea.c: 30:     unsigned int max_counts = 4 * (PR2 + 1);
   554     0772  1683               	bsf	3,5	;RP0=1, select bank1
   555     0773  1303               	bcf	3,6	;RP1=0, select bank1
   556     0774  0812               	movf	18,w	;volatile
   557     0775  1283               	bcf	3,5	;RP0=0, select bank0
   558     0776  1303               	bcf	3,6	;RP1=0, select bank0
   559     0777  00AD               	movwf	??_set_percent
   560     0778  01AE               	clrf	??_set_percent+1
   561     0779  1003               	clrc
   562     077A  0DAD               	rlf	??_set_percent,f
   563     077B  0DAE               	rlf	??_set_percent+1,f
   564     077C  1003               	clrc
   565     077D  0DAD               	rlf	??_set_percent,f
   566     077E  0DAE               	rlf	??_set_percent+1,f
   567     077F  082D               	movf	??_set_percent,w
   568     0780  3E04               	addlw	4
   569     0781  00AF               	movwf	??_set_percent+2
   570     0782  082E               	movf	??_set_percent+1,w
   571     0783  1803               	skipnc
   572     0784  3E01               	addlw	1
   573     0785  3E00               	addlw	0
   574     0786  00B0               	movwf	??_set_percent+3
   575     0787  082F               	movf	??_set_percent+2,w
   576     0788  00B2               	movwf	set_percent@max_counts
   577     0789  0830               	movf	??_set_percent+3,w
   578     078A  00B3               	movwf	set_percent@max_counts+1
   579     078B                     l730:
   580                           
   581                           ;PWM_motor_tarea.c: 31:     unsigned long dc = ((unsigned long)percent * max_counts) / 1
      +                          00;
   582     078B  3000               	movlw	0
   583     078C  00A3               	movwf	___lldiv@divisor+3
   584     078D  3000               	movlw	0
   585     078E  00A2               	movwf	___lldiv@divisor+2
   586     078F  3000               	movlw	0
   587     0790  00A1               	movwf	___lldiv@divisor+1
   588     0791  3064               	movlw	100
   589     0792  00A0               	movwf	___lldiv@divisor
   590     0793  0834               	movf	set_percent@percent,w
   591     0794  00AD               	movwf	??_set_percent
   592     0795  01AE               	clrf	??_set_percent+1
   593     0796  01AF               	clrf	??_set_percent+2
   594     0797  01B0               	clrf	??_set_percent+3
   595     0798  0830               	movf	??_set_percent+3,w
   596     0799  00F3               	movwf	___lmul@multiplier+3
   597     079A  082F               	movf	??_set_percent+2,w
   598     079B  00F2               	movwf	___lmul@multiplier+2
   599     079C  082E               	movf	??_set_percent+1,w
   600     079D  00F1               	movwf	___lmul@multiplier+1
   601     079E  082D               	movf	??_set_percent,w
   602     079F  00F0               	movwf	___lmul@multiplier
   603     07A0  0832               	movf	set_percent@max_counts,w
   604     07A1  00F4               	movwf	___lmul@multiplicand
   605     07A2  0833               	movf	set_percent@max_counts+1,w
   606     07A3  00F5               	movwf	___lmul@multiplicand+1
   607     07A4  01F6               	clrf	___lmul@multiplicand+2
   608     07A5  01F7               	clrf	___lmul@multiplicand+3
   609     07A6  120A  118A  2655  120A  118A  	fcall	___lmul
   610     07AB  0873               	movf	?___lmul+3,w
   611     07AC  1283               	bcf	3,5	;RP0=0, select bank0
   612     07AD  1303               	bcf	3,6	;RP1=0, select bank0
   613     07AE  00A7               	movwf	___lldiv@dividend+3
   614     07AF  0872               	movf	?___lmul+2,w
   615     07B0  00A6               	movwf	___lldiv@dividend+2
   616     07B1  0871               	movf	?___lmul+1,w
   617     07B2  00A5               	movwf	___lldiv@dividend+1
   618     07B3  0870               	movf	?___lmul,w
   619     07B4  00A4               	movwf	___lldiv@dividend
   620     07B5  120A  118A  269B  120A  118A  	fcall	___lldiv
   621     07BA  1283               	bcf	3,5	;RP0=0, select bank0
   622     07BB  1303               	bcf	3,6	;RP1=0, select bank0
   623     07BC  0823               	movf	?___lldiv+3,w
   624     07BD  00B8               	movwf	set_percent@dc+3
   625     07BE  0822               	movf	?___lldiv+2,w
   626     07BF  00B7               	movwf	set_percent@dc+2
   627     07C0  0821               	movf	?___lldiv+1,w
   628     07C1  00B6               	movwf	set_percent@dc+1
   629     07C2  0820               	movf	?___lldiv,w
   630     07C3  00B5               	movwf	set_percent@dc
   631     07C4                     l732:
   632                           
   633                           ;PWM_motor_tarea.c: 33:     CCPR1L = (unsigned char)(dc >> 2);
   634     07C4  0835               	movf	set_percent@dc,w
   635     07C5  00AD               	movwf	??_set_percent
   636     07C6  0836               	movf	set_percent@dc+1,w
   637     07C7  00AE               	movwf	??_set_percent+1
   638     07C8  0837               	movf	set_percent@dc+2,w
   639     07C9  00AF               	movwf	??_set_percent+2
   640     07CA  0838               	movf	set_percent@dc+3,w
   641     07CB  00B0               	movwf	??_set_percent+3
   642     07CC  3002               	movlw	2
   643     07CD                     u365:
   644     07CD  1003               	clrc
   645     07CE  0CB0               	rrf	??_set_percent+3,f
   646     07CF  0CAF               	rrf	??_set_percent+2,f
   647     07D0  0CAE               	rrf	??_set_percent+1,f
   648     07D1  0CAD               	rrf	??_set_percent,f
   649     07D2                     u360:
   650     07D2  3EFF               	addlw	-1
   651     07D3  1D03               	skipz
   652     07D4  2FCD               	goto	u365
   653     07D5  082D               	movf	??_set_percent,w
   654     07D6  0095               	movwf	21	;volatile
   655     07D7                     l734:
   656                           
   657                           ;PWM_motor_tarea.c: 34:     CCP1CONbits.CCP1X = (dc >> 1) & 1;
   658     07D7  0835               	movf	set_percent@dc,w
   659     07D8  00AD               	movwf	??_set_percent
   660     07D9  0836               	movf	set_percent@dc+1,w
   661     07DA  00AE               	movwf	??_set_percent+1
   662     07DB  0837               	movf	set_percent@dc+2,w
   663     07DC  00AF               	movwf	??_set_percent+2
   664     07DD  0838               	movf	set_percent@dc+3,w
   665     07DE  00B0               	movwf	??_set_percent+3
   666     07DF  3001               	movlw	1
   667     07E0                     u375:
   668     07E0  1003               	clrc
   669     07E1  0CB0               	rrf	??_set_percent+3,f
   670     07E2  0CAF               	rrf	??_set_percent+2,f
   671     07E3  0CAE               	rrf	??_set_percent+1,f
   672     07E4  0CAD               	rrf	??_set_percent,f
   673     07E5                     u370:
   674     07E5  3EFF               	addlw	-1
   675     07E6  1D03               	skipz
   676     07E7  2FE0               	goto	u375
   677     07E8  082D               	movf	??_set_percent,w
   678     07E9  3901               	andlw	1
   679     07EA  00B1               	movwf	??_set_percent+4
   680     07EB  0EB1               	swapf	??_set_percent+4,f
   681     07EC  0DB1               	rlf	??_set_percent+4,f
   682     07ED  0817               	movf	23,w	;volatile
   683     07EE  0631               	xorwf	??_set_percent+4,w
   684     07EF  39DF               	andlw	-33
   685     07F0  0631               	xorwf	??_set_percent+4,w
   686     07F1  0097               	movwf	23	;volatile
   687     07F2                     l736:
   688                           
   689                           ;PWM_motor_tarea.c: 35:     CCP1CONbits.CCP1Y = dc & 1;
   690     07F2  0835               	movf	set_percent@dc,w
   691     07F3  3901               	andlw	1
   692     07F4  00AD               	movwf	??_set_percent
   693     07F5  0EAD               	swapf	??_set_percent,f
   694     07F6  0817               	movf	23,w	;volatile
   695     07F7  062D               	xorwf	??_set_percent,w
   696     07F8  39EF               	andlw	-17
   697     07F9  062D               	xorwf	??_set_percent,w
   698     07FA  0097               	movwf	23	;volatile
   699     07FB                     l29:
   700     07FB  0008               	return
   701     07FC                     __end_of_set_percent:
   702                           
   703                           	psect	text2
   704     0655                     __ptext2:	
   705 ;; *************** function ___lmul *****************
   706 ;; Defined at:
   707 ;;		line 15 in file "C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\Umul32.c"
   708 ;; Parameters:    Size  Location     Type
   709 ;;  multiplier      4    0[COMMON] unsigned long 
   710 ;;  multiplicand    4    4[COMMON] unsigned long 
   711 ;; Auto vars:     Size  Location     Type
   712 ;;  product         4    9[COMMON] unsigned long 
   713 ;; Return value:  Size  Location     Type
   714 ;;                  4    0[COMMON] unsigned long 
   715 ;; Registers used:
   716 ;;		wreg, status,2, status,0
   717 ;; Tracked objects:
   718 ;;		On entry : 0/0
   719 ;;		On exit  : 0/0
   720 ;;		Unchanged: 0/0
   721 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   722 ;;      Params:         8       0       0       0       0
   723 ;;      Locals:         4       0       0       0       0
   724 ;;      Temps:          1       0       0       0       0
   725 ;;      Totals:        13       0       0       0       0
   726 ;;Total ram usage:       13 bytes
   727 ;; Hardware stack levels used: 1
   728 ;; This function calls:
   729 ;;		Nothing
   730 ;; This function is called by:
   731 ;;		_set_percent
   732 ;; This function uses a non-reentrant model
   733 ;;
   734                           
   735     0655                     ___lmul:	
   736                           ;psect for function ___lmul
   737                           
   738     0655                     l682:	
   739                           ;incstack = 0
   740                           ; Regs used in ___lmul: [wreg+status,2+status,0]
   741                           
   742     0655  3000               	movlw	0
   743     0656  00FC               	movwf	___lmul@product+3
   744     0657  3000               	movlw	0
   745     0658  00FB               	movwf	___lmul@product+2
   746     0659  3000               	movlw	0
   747     065A  00FA               	movwf	___lmul@product+1
   748     065B  3000               	movlw	0
   749     065C  00F9               	movwf	___lmul@product
   750     065D                     l684:
   751     065D  1C70               	btfss	___lmul@multiplier,0
   752     065E  2E60               	goto	u231
   753     065F  2E61               	goto	u230
   754     0660                     u231:
   755     0660  2E78               	goto	l688
   756     0661                     u230:
   757     0661                     l686:
   758     0661  0874               	movf	___lmul@multiplicand,w
   759     0662  07F9               	addwf	___lmul@product,f
   760     0663  0875               	movf	___lmul@multiplicand+1,w
   761     0664  1103               	clrz
   762     0665  1803               	skipnc
   763     0666  3E01               	addlw	1
   764     0667  1903               	skipnz
   765     0668  2E6A               	goto	u241
   766     0669  07FA               	addwf	___lmul@product+1,f
   767     066A                     u241:
   768     066A  0876               	movf	___lmul@multiplicand+2,w
   769     066B  1103               	clrz
   770     066C  1803               	skipnc
   771     066D  3E01               	addlw	1
   772     066E  1903               	skipnz
   773     066F  2E71               	goto	u242
   774     0670  07FB               	addwf	___lmul@product+2,f
   775     0671                     u242:
   776     0671  0877               	movf	___lmul@multiplicand+3,w
   777     0672  1103               	clrz
   778     0673  1803               	skipnc
   779     0674  3E01               	addlw	1
   780     0675  1903               	skipnz
   781     0676  2E78               	goto	u243
   782     0677  07FC               	addwf	___lmul@product+3,f
   783     0678                     u243:
   784     0678                     l688:
   785     0678  3001               	movlw	1
   786     0679  00F8               	movwf	??___lmul
   787     067A                     u255:
   788     067A  1003               	clrc
   789     067B  0DF4               	rlf	___lmul@multiplicand,f
   790     067C  0DF5               	rlf	___lmul@multiplicand+1,f
   791     067D  0DF6               	rlf	___lmul@multiplicand+2,f
   792     067E  0DF7               	rlf	___lmul@multiplicand+3,f
   793     067F  0BF8               	decfsz	??___lmul,f
   794     0680  2E7A               	goto	u255
   795     0681                     l690:
   796     0681  3001               	movlw	1
   797     0682                     u265:
   798     0682  1003               	clrc
   799     0683  0CF3               	rrf	___lmul@multiplier+3,f
   800     0684  0CF2               	rrf	___lmul@multiplier+2,f
   801     0685  0CF1               	rrf	___lmul@multiplier+1,f
   802     0686  0CF0               	rrf	___lmul@multiplier,f
   803     0687  3EFF               	addlw	-1
   804     0688  1D03               	skipz
   805     0689  2E82               	goto	u265
   806     068A  0873               	movf	___lmul@multiplier+3,w
   807     068B  0472               	iorwf	___lmul@multiplier+2,w
   808     068C  0471               	iorwf	___lmul@multiplier+1,w
   809     068D  0470               	iorwf	___lmul@multiplier,w
   810     068E  1D03               	skipz
   811     068F  2E91               	goto	u271
   812     0690  2E92               	goto	u270
   813     0691                     u271:
   814     0691  2E5D               	goto	l684
   815     0692                     u270:
   816     0692                     l692:
   817     0692  087C               	movf	___lmul@product+3,w
   818     0693  00F3               	movwf	?___lmul+3
   819     0694  087B               	movf	___lmul@product+2,w
   820     0695  00F2               	movwf	?___lmul+2
   821     0696  087A               	movf	___lmul@product+1,w
   822     0697  00F1               	movwf	?___lmul+1
   823     0698  0879               	movf	___lmul@product,w
   824     0699  00F0               	movwf	?___lmul
   825     069A                     l144:
   826     069A  0008               	return
   827     069B                     __end_of___lmul:
   828                           
   829                           	psect	text3
   830     069B                     __ptext3:	
   831 ;; *************** function ___lldiv *****************
   832 ;; Defined at:
   833 ;;		line 5 in file "C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\__lldiv.c"
   834 ;; Parameters:    Size  Location     Type
   835 ;;  divisor         4    0[BANK0 ] unsigned long 
   836 ;;  dividend        4    4[BANK0 ] unsigned long 
   837 ;; Auto vars:     Size  Location     Type
   838 ;;  quotient        4    8[BANK0 ] unsigned long 
   839 ;;  counter         1   12[BANK0 ] unsigned char 
   840 ;; Return value:  Size  Location     Type
   841 ;;                  4    0[BANK0 ] unsigned long 
   842 ;; Registers used:
   843 ;;		wreg, status,2, status,0
   844 ;; Tracked objects:
   845 ;;		On entry : 0/0
   846 ;;		On exit  : 0/0
   847 ;;		Unchanged: 0/0
   848 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   849 ;;      Params:         0       8       0       0       0
   850 ;;      Locals:         0       5       0       0       0
   851 ;;      Temps:          1       0       0       0       0
   852 ;;      Totals:         1      13       0       0       0
   853 ;;Total ram usage:       14 bytes
   854 ;; Hardware stack levels used: 1
   855 ;; This function calls:
   856 ;;		Nothing
   857 ;; This function is called by:
   858 ;;		_set_percent
   859 ;; This function uses a non-reentrant model
   860 ;;
   861                           
   862     069B                     ___lldiv:	
   863                           ;psect for function ___lldiv
   864                           
   865     069B                     l696:	
   866                           ;incstack = 0
   867                           ; Regs used in ___lldiv: [wreg+status,2+status,0]
   868                           
   869     069B  3000               	movlw	0
   870     069C  1283               	bcf	3,5	;RP0=0, select bank0
   871     069D  1303               	bcf	3,6	;RP1=0, select bank0
   872     069E  00AB               	movwf	___lldiv@quotient+3
   873     069F  3000               	movlw	0
   874     06A0  00AA               	movwf	___lldiv@quotient+2
   875     06A1  3000               	movlw	0
   876     06A2  00A9               	movwf	___lldiv@quotient+1
   877     06A3  3000               	movlw	0
   878     06A4  00A8               	movwf	___lldiv@quotient
   879     06A5  0823               	movf	___lldiv@divisor+3,w
   880     06A6  0422               	iorwf	___lldiv@divisor+2,w
   881     06A7  0421               	iorwf	___lldiv@divisor+1,w
   882     06A8  0420               	iorwf	___lldiv@divisor,w
   883     06A9  1903               	skipnz
   884     06AA  2EAC               	goto	u281
   885     06AB  2EAD               	goto	u280
   886     06AC                     u281:
   887     06AC  2EF8               	goto	l716
   888     06AD                     u280:
   889     06AD                     l698:
   890     06AD  3001               	movlw	1
   891     06AE  00AC               	movwf	___lldiv@counter
   892     06AF  2EBB               	goto	l702
   893     06B0                     l700:
   894     06B0  3001               	movlw	1
   895     06B1  00FD               	movwf	??___lldiv
   896     06B2                     u295:
   897     06B2  1003               	clrc
   898     06B3  0DA0               	rlf	___lldiv@divisor,f
   899     06B4  0DA1               	rlf	___lldiv@divisor+1,f
   900     06B5  0DA2               	rlf	___lldiv@divisor+2,f
   901     06B6  0DA3               	rlf	___lldiv@divisor+3,f
   902     06B7  0BFD               	decfsz	??___lldiv,f
   903     06B8  2EB2               	goto	u295
   904     06B9  3001               	movlw	1
   905     06BA  07AC               	addwf	___lldiv@counter,f
   906     06BB                     l702:
   907     06BB  1FA3               	btfss	___lldiv@divisor+3,7
   908     06BC  2EBE               	goto	u301
   909     06BD  2EBF               	goto	u300
   910     06BE                     u301:
   911     06BE  2EB0               	goto	l700
   912     06BF                     u300:
   913     06BF                     l704:
   914     06BF  3001               	movlw	1
   915     06C0  00FD               	movwf	??___lldiv
   916     06C1                     u315:
   917     06C1  1003               	clrc
   918     06C2  0DA8               	rlf	___lldiv@quotient,f
   919     06C3  0DA9               	rlf	___lldiv@quotient+1,f
   920     06C4  0DAA               	rlf	___lldiv@quotient+2,f
   921     06C5  0DAB               	rlf	___lldiv@quotient+3,f
   922     06C6  0BFD               	decfsz	??___lldiv,f
   923     06C7  2EC1               	goto	u315
   924     06C8                     l706:
   925     06C8  0823               	movf	___lldiv@divisor+3,w
   926     06C9  0227               	subwf	___lldiv@dividend+3,w
   927     06CA  1D03               	skipz
   928     06CB  2ED6               	goto	u325
   929     06CC  0822               	movf	___lldiv@divisor+2,w
   930     06CD  0226               	subwf	___lldiv@dividend+2,w
   931     06CE  1D03               	skipz
   932     06CF  2ED6               	goto	u325
   933     06D0  0821               	movf	___lldiv@divisor+1,w
   934     06D1  0225               	subwf	___lldiv@dividend+1,w
   935     06D2  1D03               	skipz
   936     06D3  2ED6               	goto	u325
   937     06D4  0820               	movf	___lldiv@divisor,w
   938     06D5  0224               	subwf	___lldiv@dividend,w
   939     06D6                     u325:
   940     06D6  1C03               	skipc
   941     06D7  2ED9               	goto	u321
   942     06D8  2EDA               	goto	u320
   943     06D9                     u321:
   944     06D9  2EE9               	goto	l712
   945     06DA                     u320:
   946     06DA                     l708:
   947     06DA  0820               	movf	___lldiv@divisor,w
   948     06DB  02A4               	subwf	___lldiv@dividend,f
   949     06DC  0821               	movf	___lldiv@divisor+1,w
   950     06DD  1C03               	skipc
   951     06DE  0F21               	incfsz	___lldiv@divisor+1,w
   952     06DF  02A5               	subwf	___lldiv@dividend+1,f
   953     06E0  0822               	movf	___lldiv@divisor+2,w
   954     06E1  1C03               	skipc
   955     06E2  0F22               	incfsz	___lldiv@divisor+2,w
   956     06E3  02A6               	subwf	___lldiv@dividend+2,f
   957     06E4  0823               	movf	___lldiv@divisor+3,w
   958     06E5  1C03               	skipc
   959     06E6  0F23               	incfsz	___lldiv@divisor+3,w
   960     06E7  02A7               	subwf	___lldiv@dividend+3,f
   961     06E8                     l710:
   962     06E8  1428               	bsf	___lldiv@quotient,0
   963     06E9                     l712:
   964     06E9  3001               	movlw	1
   965     06EA                     u335:
   966     06EA  1003               	clrc
   967     06EB  0CA3               	rrf	___lldiv@divisor+3,f
   968     06EC  0CA2               	rrf	___lldiv@divisor+2,f
   969     06ED  0CA1               	rrf	___lldiv@divisor+1,f
   970     06EE  0CA0               	rrf	___lldiv@divisor,f
   971     06EF  3EFF               	addlw	-1
   972     06F0  1D03               	skipz
   973     06F1  2EEA               	goto	u335
   974     06F2                     l714:
   975     06F2  3001               	movlw	1
   976     06F3  02AC               	subwf	___lldiv@counter,f
   977     06F4  1D03               	btfss	3,2
   978     06F5  2EF7               	goto	u341
   979     06F6  2EF8               	goto	u340
   980     06F7                     u341:
   981     06F7  2EBF               	goto	l704
   982     06F8                     u340:
   983     06F8                     l716:
   984     06F8  082B               	movf	___lldiv@quotient+3,w
   985     06F9  00A3               	movwf	?___lldiv+3
   986     06FA  082A               	movf	___lldiv@quotient+2,w
   987     06FB  00A2               	movwf	?___lldiv+2
   988     06FC  0829               	movf	___lldiv@quotient+1,w
   989     06FD  00A1               	movwf	?___lldiv+1
   990     06FE  0828               	movf	___lldiv@quotient,w
   991     06FF  00A0               	movwf	?___lldiv
   992     0700                     l166:
   993     0700  0008               	return
   994     0701                     __end_of___lldiv:
   995                           
   996                           	psect	text4
   997     0644                     __ptext4:	
   998 ;; *************** function _pwm_init *****************
   999 ;; Defined at:
  1000 ;;		line 18 in file "PWM_motor_tarea.c"
  1001 ;; Parameters:    Size  Location     Type
  1002 ;;		None
  1003 ;; Auto vars:     Size  Location     Type
  1004 ;;		None
  1005 ;; Return value:  Size  Location     Type
  1006 ;;                  1    wreg      void 
  1007 ;; Registers used:
  1008 ;;		status,2
  1009 ;; Tracked objects:
  1010 ;;		On entry : 0/0
  1011 ;;		On exit  : 0/0
  1012 ;;		Unchanged: 0/0
  1013 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1014 ;;      Params:         0       0       0       0       0
  1015 ;;      Locals:         0       0       0       0       0
  1016 ;;      Temps:          0       0       0       0       0
  1017 ;;      Totals:         0       0       0       0       0
  1018 ;;Total ram usage:        0 bytes
  1019 ;; Hardware stack levels used: 1
  1020 ;; This function calls:
  1021 ;;		Nothing
  1022 ;; This function is called by:
  1023 ;;		_main
  1024 ;; This function uses a non-reentrant model
  1025 ;;
  1026                           
  1027     0644                     _pwm_init:	
  1028                           ;psect for function _pwm_init
  1029                           
  1030     0644                     l720:	
  1031                           ;incstack = 0
  1032                           ; Regs used in _pwm_init: [status,2]
  1033                           
  1034                           
  1035                           ;PWM_motor_tarea.c: 19:     TRISCbits.TRISC2 = 0;
  1036     0644  1683               	bsf	3,5	;RP0=1, select bank1
  1037     0645  1303               	bcf	3,6	;RP1=0, select bank1
  1038     0646  1107               	bcf	7,2	;volatile
  1039                           
  1040                           ;PWM_motor_tarea.c: 20:     CCP1CON = 0b00001100;
  1041     0647  300C               	movlw	12
  1042     0648  1283               	bcf	3,5	;RP0=0, select bank0
  1043     0649  1303               	bcf	3,6	;RP1=0, select bank0
  1044     064A  0097               	movwf	23	;volatile
  1045                           
  1046                           ;PWM_motor_tarea.c: 22:     PR2 = 249;
  1047     064B  30F9               	movlw	249
  1048     064C  1683               	bsf	3,5	;RP0=1, select bank1
  1049     064D  1303               	bcf	3,6	;RP1=0, select bank1
  1050     064E  0092               	movwf	18	;volatile
  1051                           
  1052                           ;PWM_motor_tarea.c: 23:     T2CON = 0b00000101;
  1053     064F  3005               	movlw	5
  1054     0650  1283               	bcf	3,5	;RP0=0, select bank0
  1055     0651  1303               	bcf	3,6	;RP1=0, select bank0
  1056     0652  0092               	movwf	18	;volatile
  1057     0653                     l722:
  1058                           
  1059                           ;PWM_motor_tarea.c: 25:     CCPR1L = 0;
  1060     0653  0195               	clrf	21	;volatile
  1061     0654                     l25:
  1062     0654  0008               	return
  1063     0655                     __end_of_pwm_init:
  1064     0002                     ___latbits      equ	2
  1065     007E                     btemp           set	126	;btemp
  1066     007E                     btemp0          set	126
  1067     007F                     btemp1          set	127
  1068     007E                     wtemp0          set	126
  1069     007F                     wtemp0a         set	127
  1070     007F                     ttemp0a         set	127
  1071     0080                     ltemp0a         set	128
  1072                           
  1073                           	psect	config
  1074                           
  1075                           ;Config register CONFIG @ 0x2007
  1076                           ;	Oscillator Selection bits
  1077                           ;	FOSC = XT, XT oscillator
  1078                           ;	Watchdog Timer Enable bit
  1079                           ;	WDTE = OFF, WDT disabled
  1080                           ;	Power-up Timer Enable bit
  1081                           ;	PWRTE = OFF, PWRT disabled
  1082                           ;	Brown-out Reset Enable bit
  1083                           ;	BOREN = ON, BOR enabled
  1084                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
  1085                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
  1086                           ;	Data EEPROM Memory Code Protection bit
  1087                           ;	CPD = OFF, Data EEPROM code protection off
  1088                           ;	Flash Program Memory Write Enable bits
  1089                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
  1090                           ;	In-Circuit Debugger Mode bit
  1091                           ;	DEBUG = 0x1, unprogrammed default
  1092                           ;	Flash Program Memory Code Protection bit
  1093                           ;	CP = OFF, Code protection off
  1094     2007                     	org	8199
  1095     2007  3F79               	dw	16249

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14     14      14
    BANK0            80     28      28
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _set_percent->___lldiv
    ___lldiv->___lmul

Critical Paths under _main in BANK0

    _main->_set_percent
    _set_percent->___lldiv

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0     500
                                             25 BANK0      3     3      0
                           _pwm_init
                        _set_percent
 ---------------------------------------------------------------------------------
 (1) _set_percent                                         12    12      0     408
                                             13 BANK0     12    12      0
                            ___lldiv
                             ___lmul
 ---------------------------------------------------------------------------------
 (2) ___lmul                                              13     5      8      94
                                              0 COMMON    13     5      8
 ---------------------------------------------------------------------------------
 (2) ___lldiv                                             14     6      8     164
                                             13 COMMON     1     1      0
                                              0 BANK0     13     5      8
                             ___lmul (ARG)
 ---------------------------------------------------------------------------------
 (1) _pwm_init                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _pwm_init
   _set_percent
     ___lldiv
       ___lmul (ARG)
     ___lmul

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14     14      14    100.0%
BANK0               80     28      28     35.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0      42      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Tue Nov 25 22:59:09 2025

                     l40 0757                       l25 0654                       l29 07FB  
                     l39 0751                      l144 069A                      l166 0700  
                    l700 06B0                      l710 06E8                      l702 06BB  
                    l720 0644                      l712 06E9                      l704 06BF  
                    l722 0653                      l714 06F2                      l706 06C8  
                    l730 078B                      l708 06DA                      l716 06F8  
                    l732 07C4                      l724 076A                      l740 0705  
                    l734 07D7                      l726 0770                      l750 071A  
                    l742 0706                      l736 07F2                      l728 0772  
                    l760 0737                      l752 071C                      l744 070B  
                    l690 0681                      l682 0655                      l770 0755  
                    l762 0739                      l754 0722                      l746 070E  
                    l738 0701                      l692 0692                      l684 065D  
                    l772 075B                      l764 073F                      l748 0714  
                    l756 072C                      l686 0661                      l774 075D  
                    l758 0732                      l766 0749                      l696 069B  
                    l688 0678                      l768 074F                      l698 06AD  
                    u300 06BF                      u301 06BE                      u230 0661  
                    u231 0660                      u320 06DA                      u400 0732  
                    u321 06D9                      u241 066A                      u401 0731  
                    u242 0671                      u410 0737                      u315 06C1  
                    u243 0678                      u411 0736                      u340 06F8  
                    u420 074F                      u341 06F7                      u325 06D6  
                    u421 074E                      u270 0692                      u350 0770  
                    u430 0755                      _PR2 0092                      u335 06EA  
                    u271 0691                      u255 067A                      u351 076F  
                    u431 0754                      u280 06AD                      u360 07D2  
                    u440 075B                      u281 06AC                      u265 0682  
                    u441 075A                      u370 07E5                      u380 0714  
                    u365 07CD                      u381 0713                      u390 071A  
                    u295 06B2                      u375 07E0                      u391 0719  
                    u457 0728                      u467 0745                     _main 0701  
                   btemp 007E                     start 0000                    ?_main 0070  
        __end_of___lldiv 0701                    _T2CON 0012                    _PORTA 0005  
                  _TRISA 0085                    _TRISB 0086      ___lmul@multiplicand 0074  
                  btemp0 007E                    btemp1 007F             main@velocity 003B  
                  status 0003                    wtemp0 007E          __initialization 07FC  
  set_percent@max_counts 0032             __end_of_main 0767                   ??_main 0039  
                 _CCPR1L 0015             ?_set_percent 0070                   ___lmul 0655  
              ??___lldiv 007D                   ltemp0a 0080         __end_of_pwm_init 0655  
                 ttemp0a 007F                   wtemp0a 007F  __end_of__initialization 07FC  
         __pcstackCOMMON 0070               __pmaintext 0701                  ?___lmul 0070  
                _CCP1CON 0017           ___lmul@product 0079                  ___lldiv 069B  
              ?_pwm_init 0070                  __ptext1 0767                  __ptext2 0655  
                __ptext3 069B                  __ptext4 0644     end_of_initialization 07FC  
        ___lldiv@divisor 0020          ___lldiv@counter 002C               ??_pwm_init 0070  
              _PORTBbits 0006                _TRISCbits 0087              _CCP1CONbits 0017  
         __end_of___lmul 069B      start_initialization 07FC                 ??___lmul 0078  
              ___latbits 0002            __pcstackBANK0 0020                 ?___lldiv 0020  
          ??_set_percent 002D        ___lmul@multiplier 0070            set_percent@dc 0035  
    __end_of_set_percent 07FC                 _pwm_init 0644       set_percent@percent 0034  
       ___lldiv@dividend 0024              _set_percent 0767         ___lldiv@quotient 0028  
