
---------- Begin Simulation Statistics ----------
final_tick                                80430721000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 360050                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668512                       # Number of bytes of host memory used
host_op_rate                                   364785                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   277.74                       # Real time elapsed on the host
host_tick_rate                              289590314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101315146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080431                       # Number of seconds simulated
sim_ticks                                 80430721000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101315146                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.608614                       # CPI: cycles per instruction
system.cpu.discardedOps                        414916                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        30332705                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.621653                       # IPC: instructions per cycle
system.cpu.numCycles                        160861442                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41355305     40.82%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::MemRead               47143133     46.53%     87.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12816457     12.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315146                       # Class of committed instruction
system.cpu.tickCycles                       130528737                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       175744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        384676                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          129                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       419176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          746                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       842931                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            746                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 5465870                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4425772                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            158676                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2788561                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2784330                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.848273                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  120961                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             674                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                461                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              213                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          199                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57944932                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57944932                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57945290                       # number of overall hits
system.cpu.dcache.overall_hits::total        57945290                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       447463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         447463                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       538679                       # number of overall misses
system.cpu.dcache.overall_misses::total        538679                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22085057000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22085057000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22085057000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22085057000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58392395                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58392395                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58483969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58483969                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007663                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007663                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009211                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49356.163526                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49356.163526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40998.548301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40998.548301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       331170                       # number of writebacks
system.cpu.dcache.writebacks::total            331170                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        70255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       377208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       377208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       422846                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       422846                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16769865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16769865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20333919000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20333919000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006460                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006460                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007230                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007230                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44457.873375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44457.873375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48088.237798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48088.237798                       # average overall mshr miss latency
system.cpu.dcache.replacements                 418751                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45426191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45426191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       158805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3999447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3999447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45584996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45584996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25184.644690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25184.644690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       151036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       151036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3444093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3444093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22803.129717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22803.129717                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12518741                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12518741                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       288658                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288658                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18085609500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18085609500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62654.107976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62654.107976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       226172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       226172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13325772000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13325772000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017659                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017659                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58918.752100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58918.752100                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996091                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996091                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3564053500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3564053500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78093.989658                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78093.989658                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4017.298881                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58368212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            138.036245                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4017.298881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          741                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2483                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          804                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117390937                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117390937                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37052629                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           48248400                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          12325272                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     14471990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14471990                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14471990                       # number of overall hits
system.cpu.icache.overall_hits::total        14471990                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          912                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            912                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          912                       # number of overall misses
system.cpu.icache.overall_misses::total           912                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67487500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67487500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67487500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67487500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14472902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14472902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14472902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14472902                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73999.451754                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73999.451754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73999.451754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73999.451754                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          421                       # number of writebacks
system.cpu.icache.writebacks::total               421                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          912                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          912                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          912                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          912                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66575500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66575500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66575500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66575500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72999.451754                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72999.451754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72999.451754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72999.451754                       # average overall mshr miss latency
system.cpu.icache.replacements                    421                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14471990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14471990                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          912                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           912                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67487500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67487500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14472902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14472902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73999.451754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73999.451754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          912                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          912                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66575500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66575500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72999.451754                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72999.451754                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           458.550968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14472902                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15869.410088                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   458.550968                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.895607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.895607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28946716                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28946716                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  80430721000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101315146                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   86                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               214718                       # number of demand (read+write) hits
system.l2.demand_hits::total                   214804                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  86                       # number of overall hits
system.l2.overall_hits::.cpu.data              214718                       # number of overall hits
system.l2.overall_hits::total                  214804                       # number of overall hits
system.l2.demand_misses::.cpu.inst                826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             208129                       # number of demand (read+write) misses
system.l2.demand_misses::total                 208955                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               826                       # number of overall misses
system.l2.overall_misses::.cpu.data            208129                       # number of overall misses
system.l2.overall_misses::total                208955                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64254500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17436211500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17500466000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64254500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17436211500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17500466000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           422847                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               423759                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          422847                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              423759                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.492209                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.493099                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.492209                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.493099                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77789.951574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83775.982684                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83752.319877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77789.951574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83775.982684                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83752.319877                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117507                       # number of writebacks
system.l2.writebacks::total                    117507                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        208120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            208945                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       208120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15354144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15410092000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15354144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15410092000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.904605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.492187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.493075                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.904605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.492187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.493075                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67815.757576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73775.437248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73751.906004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67815.757576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73775.437248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73751.906004                       # average overall mshr miss latency
system.l2.replacements                         176477                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       331170                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           331170                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       331170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       331170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          401                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              401                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          401                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          401                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             85559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85559                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          140613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140613                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12087208000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12087208000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        226172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            226172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.621708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.621708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85960.814434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85960.814434                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       140613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10681078000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10681078000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.621708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.621708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75960.814434                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75960.814434                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64254500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64254500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77789.951574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77789.951574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          825                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          825                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55948000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55948000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.904605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.904605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67815.757576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67815.757576                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        129159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            129159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        67516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5349003500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5349003500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       196675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.343287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.343287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79225.716867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79225.716867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        67507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4673066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4673066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.343241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.343241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69223.428681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69223.428681                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31875.883709                       # Cycle average of tags in use
system.l2.tags.total_refs                      842792                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    209245                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.027776                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      86.266836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       110.420056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31679.196817                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972775                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21831                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6951661                       # Number of tag accesses
system.l2.tags.data_accesses                  6951661                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    117507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    208074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002459568500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7036                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7036                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              546025                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110580                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      208945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117507                       # Number of write requests accepted
system.mem_ctrls.readBursts                    208945                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117507                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                208945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117507                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  146500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.689454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.489047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.117623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6873     97.68%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           37      0.53%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          124      1.76%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7036                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.698124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.668871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4679     66.50%     66.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      0.61%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2083     29.60%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              223      3.17%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7036                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13372480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7520448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    166.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   80429040000                       # Total gap between requests
system.mem_ctrls.avgGap                     246373.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13316736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7519232                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 656465.581105508259                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 165567780.997512131929                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 93487064.476271450520                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          825                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       208120                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       117507                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22149750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6813713750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1906690649250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26848.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32739.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16226187.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13319680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13372480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7520448                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7520448                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          825                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       208120                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         208945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       117507                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        117507                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       656466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    165604384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        166260850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       656466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       656466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     93502183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        93502183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     93502183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       656466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    165604384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       259763033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               208899                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              117488                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13075                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7364                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2919007250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1044495000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6835863500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13973.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32723.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              141716                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71116                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.53                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       113553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   183.954981                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   108.208615                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   252.379193                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76268     67.17%     67.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16116     14.19%     81.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2761      2.43%     83.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1604      1.41%     85.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8688      7.65%     92.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          588      0.52%     93.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          670      0.59%     93.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1174      1.03%     94.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5684      5.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       113553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13369536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7519232                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              166.224247                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               93.487064                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       408500820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       217119540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      754448100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     310396860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6348616560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  20786103360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13381309920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42206495160                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.755897                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34571860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2685540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43173321000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       402281880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       213814095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      737090760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     302890500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6348616560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19862051280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14159459040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42026204115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.514328                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36604830750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2685540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  41140350250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117507                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58224                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140613                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68332                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       593621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 593621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20892928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20892928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            208945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  208945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              208945                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           890046000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1116202750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            197587                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       448677                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          421                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          146551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           226172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          226172                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           912                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196675                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2245                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1264445                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1266690                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        85312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     48257088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               48342400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          176477                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7520448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           600236                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001464                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 599357     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    879      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             600236                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  80430721000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          753056500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1368499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         634274991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
