Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 64116f74ce9c4ff0b163ac5f1a4d719e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'Q' [C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/top.v:80]
WARNING: [VRFC 10-3705] select index 6 into 'NS' is out of bounds [C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/StateMachine.v:78]
WARNING: [VRFC 10-3283] element index 6 into 'PS' is out of bounds [C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/StateMachine.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.EdgeDetector
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.LFSR_default
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.dsec
Compiling module xil_defaultlib.BSR_default
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Game_Counter
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
