<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>40265</Best-caseLatency>
            <Average-caseLatency>40265</Average-caseLatency>
            <Worst-caseLatency>40265</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.403 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.403 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.403 ms</Worst-caseRealTimeLatency>
            <Interval-min>40266</Interval-min>
            <Interval-max>40266</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_25_2>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>32000</Latency>
                <AbsoluteTimeLatency>320000</AbsoluteTimeLatency>
                <IterationLatency>125</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_25_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:25</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_25_2>
                    <Name>VITIS_LOOP_25_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:25</SourceLocation>
                </VITIS_LOOP_25_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>24</BRAM_18K>
            <DSP>9</DSP>
            <FF>32644</FF>
            <LUT>29504</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_28_3_fu_642</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_28_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>642</ID>
                    <BindInstances>icmp_ln28_fu_251_p2 add_ln28_fu_257_p2 add_ln30_fu_267_p2 add_ln32_fu_337_p2 add_ln32_1_fu_343_p2 xor_ln32_fu_365_p2 and_ln32_fu_371_p2 xor_ln32_1_fu_377_p2 select_ln32_fu_383_p3 select_ln32_1_fu_391_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_50_6_fu_658</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_50_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>658</ID>
                    <BindInstances>icmp_ln50_fu_1557_p2 add_ln50_fu_1563_p2 sparsemux_129_6_24_1_1_U113 mul_40s_42ns_81_1_1_U112 sub_ln52_fu_2003_p2 select_ln52_1_fu_2027_p3 sub_ln52_1_fu_2038_p2 select_ln52_2_fu_2044_p3 or_ln52_fu_2082_p2 xor_ln52_fu_2088_p2 and_ln52_fu_2094_p2 and_ln52_2_fu_2100_p2 xor_ln52_1_fu_2106_p2 and_ln52_1_fu_2112_p2 select_ln52_fu_2118_p3 or_ln52_1_fu_2126_p2 scale_64_fu_2132_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_37_4_fu_790</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_37_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>790</ID>
                    <BindInstances>sdiv_40ns_24s_40_44_1_U12 icmp_ln43_fu_1857_p2 icmp_ln43_1_fu_1863_p2 or_ln43_fu_1869_p2 xor_ln43_fu_1875_p2 and_ln43_fu_1881_p2 xor_ln43_1_fu_1887_p2 or_ln43_1_fu_1893_p2 and_ln43_1_fu_1899_p2 select_ln43_fu_1905_p3 or_ln43_2_fu_1913_p2 t_1_fu_1919_p3 sparsemux_17_6_24_1_1_U20 col_sum_64_fu_1975_p2 add_ln45_1_fu_1981_p2 icmp_ln45_fu_1987_p2 xor_ln45_fu_2026_p2 and_ln45_fu_2032_p2 xor_ln45_1_fu_2038_p2 and_ln45_1_fu_2044_p2 xor_ln45_2_fu_2050_p2 sdiv_40ns_24s_40_44_1_U13 icmp_ln43_2_fu_2103_p2 icmp_ln43_3_fu_2109_p2 or_ln43_3_fu_2115_p2 xor_ln43_2_fu_2121_p2 and_ln43_2_fu_2127_p2 xor_ln43_3_fu_2133_p2 or_ln43_4_fu_2139_p2 and_ln43_3_fu_2145_p2 select_ln43_2_fu_2151_p3 or_ln43_5_fu_2159_p2 t_3_fu_2165_p3 sparsemux_17_6_24_1_1_U21 col_sum_65_fu_2221_p2 add_ln45_2_fu_2227_p2 icmp_ln45_2_fu_2233_p2 xor_ln45_3_fu_2272_p2 and_ln45_2_fu_2278_p2 xor_ln45_4_fu_2284_p2 and_ln45_3_fu_2290_p2 xor_ln45_5_fu_2296_p2 sdiv_40ns_24s_40_44_1_U14 icmp_ln43_4_fu_2349_p2 icmp_ln43_5_fu_2355_p2 or_ln43_6_fu_2361_p2 xor_ln43_4_fu_2367_p2 and_ln43_4_fu_2373_p2 xor_ln43_5_fu_2379_p2 or_ln43_7_fu_2385_p2 and_ln43_5_fu_2391_p2 select_ln43_4_fu_2397_p3 or_ln43_8_fu_2405_p2 t_5_fu_2411_p3 sparsemux_17_6_24_1_1_U22 col_sum_66_fu_2467_p2 add_ln45_3_fu_2473_p2 icmp_ln45_3_fu_2479_p2 xor_ln45_6_fu_2518_p2 and_ln45_4_fu_2524_p2 xor_ln45_7_fu_2530_p2 and_ln45_5_fu_2536_p2 xor_ln45_8_fu_2542_p2 sdiv_40ns_24s_40_44_1_U15 icmp_ln43_6_fu_2595_p2 icmp_ln43_7_fu_2601_p2 or_ln43_9_fu_2607_p2 xor_ln43_6_fu_2613_p2 and_ln43_6_fu_2619_p2 xor_ln43_7_fu_2625_p2 or_ln43_10_fu_2631_p2 and_ln43_7_fu_2637_p2 select_ln43_6_fu_2643_p3 or_ln43_11_fu_2651_p2 t_7_fu_2657_p3 sparsemux_17_6_24_1_1_U23 col_sum_67_fu_2713_p2 add_ln45_4_fu_2719_p2 icmp_ln45_4_fu_2725_p2 xor_ln45_9_fu_2764_p2 and_ln45_6_fu_2770_p2 xor_ln45_10_fu_2776_p2 and_ln45_7_fu_2782_p2 xor_ln45_11_fu_2788_p2 sdiv_40ns_24s_40_44_1_U16 icmp_ln43_8_fu_2841_p2 icmp_ln43_9_fu_2847_p2 or_ln43_12_fu_2853_p2 xor_ln43_8_fu_2859_p2 and_ln43_8_fu_2865_p2 xor_ln43_9_fu_2871_p2 or_ln43_13_fu_2877_p2 and_ln43_9_fu_2883_p2 select_ln43_8_fu_2889_p3 or_ln43_14_fu_2897_p2 t_9_fu_2903_p3 sparsemux_17_6_24_1_1_U24 col_sum_68_fu_2959_p2 add_ln45_5_fu_2965_p2 icmp_ln45_5_fu_2971_p2 xor_ln45_12_fu_3010_p2 and_ln45_8_fu_3016_p2 xor_ln45_13_fu_3022_p2 and_ln45_9_fu_3028_p2 xor_ln45_14_fu_3034_p2 sdiv_40ns_24s_40_44_1_U17 icmp_ln43_10_fu_3087_p2 icmp_ln43_11_fu_3093_p2 or_ln43_15_fu_3099_p2 xor_ln43_10_fu_3105_p2 and_ln43_10_fu_3111_p2 xor_ln43_11_fu_3117_p2 or_ln43_16_fu_3123_p2 and_ln43_11_fu_3129_p2 select_ln43_10_fu_3135_p3 or_ln43_17_fu_3143_p2 t_11_fu_3149_p3 sparsemux_17_6_24_1_1_U25 col_sum_69_fu_3205_p2 add_ln45_6_fu_3211_p2 icmp_ln45_6_fu_3217_p2 xor_ln45_15_fu_3256_p2 and_ln45_10_fu_3262_p2 xor_ln45_16_fu_3268_p2 and_ln45_11_fu_3274_p2 xor_ln45_17_fu_3280_p2 sdiv_40ns_24s_40_44_1_U18 icmp_ln43_12_fu_3333_p2 icmp_ln43_13_fu_3339_p2 or_ln43_18_fu_3345_p2 xor_ln43_12_fu_3351_p2 and_ln43_12_fu_3357_p2 xor_ln43_13_fu_3363_p2 or_ln43_19_fu_3369_p2 and_ln43_13_fu_3375_p2 select_ln43_12_fu_3381_p3 or_ln43_20_fu_3389_p2 t_13_fu_3395_p3 sparsemux_17_6_24_1_1_U26 col_sum_70_fu_3451_p2 add_ln45_7_fu_3457_p2 icmp_ln45_7_fu_3463_p2 xor_ln45_18_fu_3502_p2 and_ln45_12_fu_3508_p2 xor_ln45_19_fu_3514_p2 and_ln45_13_fu_3520_p2 xor_ln45_20_fu_3526_p2 sdiv_40ns_24s_40_44_1_U19 icmp_ln43_14_fu_3579_p2 icmp_ln43_15_fu_3585_p2 or_ln43_21_fu_3591_p2 xor_ln43_14_fu_3597_p2 and_ln43_14_fu_3603_p2 xor_ln43_15_fu_3609_p2 or_ln43_22_fu_3615_p2 and_ln43_15_fu_3621_p2 select_ln43_14_fu_3627_p3 or_ln43_23_fu_3635_p2 t_15_fu_3641_p3 sparsemux_17_6_24_1_1_U27 col_sum_71_fu_3697_p2 add_ln45_8_fu_3703_p2 icmp_ln45_8_fu_3709_p2 xor_ln45_21_fu_3748_p2 and_ln45_14_fu_3754_p2 xor_ln45_22_fu_3760_p2 and_ln45_15_fu_3766_p2 xor_ln45_23_fu_3772_p2 add_ln37_fu_1694_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_884</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>884</ID>
                    <BindInstances>icmp_ln55_fu_1007_p2 add_ln55_1_fu_1013_p2 add_ln55_fu_1029_p2 select_ln56_fu_1043_p3 select_ln55_fu_1051_p3 sparsemux_17_6_24_1_1_U246 mul_24s_24s_48_1_1_U244 add_ln61_fu_1472_p2 xor_ln61_fu_1486_p2 and_ln61_fu_1492_p2 grp_fu_903_p2 grp_fu_917_p2 grp_fu_923_p2 select_ln61_fu_1506_p3 xor_ln61_1_fu_1514_p2 and_ln61_1_fu_1520_p2 select_ln61_1_fu_1526_p3 and_ln61_2_fu_1534_p2 xor_ln61_2_fu_1540_p2 or_ln61_fu_1546_p2 xor_ln61_3_fu_1552_p2 and_ln61_3_fu_1558_p2 and_ln61_4_fu_1564_p2 or_ln61_16_fu_1570_p2 xor_ln61_4_fu_1576_p2 and_ln61_5_fu_1582_p2 select_ln61_2_fu_1588_p3 or_ln61_1_fu_1596_p2 select_ln61_3_fu_1602_p3 sparsemux_17_6_24_1_1_U247 mul_24s_24s_48_1_1_U245 add_ln61_1_fu_1631_p2 xor_ln61_5_fu_1645_p2 and_ln61_6_fu_1651_p2 grp_fu_963_p2 grp_fu_977_p2 grp_fu_983_p2 select_ln61_4_fu_1665_p3 xor_ln61_6_fu_1673_p2 and_ln61_7_fu_1679_p2 select_ln61_5_fu_1685_p3 and_ln61_8_fu_1693_p2 xor_ln61_7_fu_1699_p2 or_ln61_2_fu_1705_p2 xor_ln61_8_fu_1711_p2 and_ln61_9_fu_1717_p2 and_ln61_10_fu_1723_p2 or_ln61_17_fu_1729_p2 xor_ln61_9_fu_1735_p2 and_ln61_11_fu_1741_p2 select_ln61_6_fu_1747_p3 or_ln61_3_fu_1755_p2 select_ln61_7_fu_1761_p3 sparsemux_17_6_24_1_1_U248 mul_24s_24s_48_1_1_U244 add_ln61_2_fu_1816_p2 xor_ln61_10_fu_1830_p2 and_ln61_12_fu_1836_p2 grp_fu_903_p2 grp_fu_917_p2 grp_fu_923_p2 select_ln61_8_fu_1850_p3 xor_ln61_11_fu_1858_p2 and_ln61_13_fu_1864_p2 select_ln61_9_fu_1870_p3 and_ln61_14_fu_1878_p2 xor_ln61_12_fu_1884_p2 or_ln61_4_fu_1890_p2 xor_ln61_13_fu_1896_p2 and_ln61_15_fu_1902_p2 and_ln61_16_fu_1908_p2 or_ln61_18_fu_1914_p2 xor_ln61_14_fu_1920_p2 and_ln61_17_fu_1926_p2 select_ln61_10_fu_1932_p3 or_ln61_5_fu_1940_p2 select_ln61_11_fu_1946_p3 sparsemux_17_6_24_1_1_U249 mul_24s_24s_48_1_1_U245 add_ln61_3_fu_1974_p2 xor_ln61_15_fu_1988_p2 and_ln61_18_fu_1994_p2 grp_fu_963_p2 grp_fu_977_p2 grp_fu_983_p2 select_ln61_12_fu_2008_p3 xor_ln61_16_fu_2016_p2 and_ln61_19_fu_2022_p2 select_ln61_13_fu_2028_p3 and_ln61_20_fu_2036_p2 xor_ln61_17_fu_2042_p2 or_ln61_6_fu_2048_p2 xor_ln61_18_fu_2054_p2 and_ln61_21_fu_2060_p2 and_ln61_22_fu_2066_p2 or_ln61_19_fu_2072_p2 xor_ln61_19_fu_2078_p2 and_ln61_23_fu_2084_p2 select_ln61_14_fu_2090_p3 or_ln61_7_fu_2098_p2 select_ln61_15_fu_2104_p3 sparsemux_17_6_24_1_1_U250 mul_24s_24s_48_1_1_U244 add_ln61_4_fu_2178_p2 xor_ln61_20_fu_2192_p2 and_ln61_24_fu_2198_p2 grp_fu_903_p2 grp_fu_917_p2 grp_fu_923_p2 select_ln61_16_fu_2212_p3 xor_ln61_21_fu_2220_p2 and_ln61_25_fu_2226_p2 select_ln61_17_fu_2232_p3 and_ln61_26_fu_2240_p2 xor_ln61_22_fu_2246_p2 or_ln61_8_fu_2252_p2 xor_ln61_23_fu_2258_p2 and_ln61_27_fu_2264_p2 and_ln61_28_fu_2270_p2 or_ln61_20_fu_2276_p2 xor_ln61_24_fu_2282_p2 and_ln61_29_fu_2288_p2 select_ln61_18_fu_2294_p3 or_ln61_9_fu_2302_p2 select_ln61_19_fu_2308_p3 sparsemux_17_6_24_1_1_U251 mul_24s_24s_48_1_1_U245 add_ln61_5_fu_2336_p2 xor_ln61_25_fu_2350_p2 and_ln61_30_fu_2356_p2 grp_fu_963_p2 grp_fu_977_p2 grp_fu_983_p2 select_ln61_20_fu_2370_p3 xor_ln61_26_fu_2378_p2 and_ln61_31_fu_2384_p2 select_ln61_21_fu_2390_p3 and_ln61_32_fu_2398_p2 xor_ln61_27_fu_2404_p2 or_ln61_10_fu_2410_p2 xor_ln61_28_fu_2416_p2 and_ln61_33_fu_2422_p2 and_ln61_34_fu_2428_p2 or_ln61_21_fu_2434_p2 xor_ln61_29_fu_2440_p2 and_ln61_35_fu_2446_p2 select_ln61_22_fu_2452_p3 or_ln61_11_fu_2460_p2 select_ln61_23_fu_2466_p3 sparsemux_17_6_24_1_1_U252 mul_24s_24s_48_1_1_U244 add_ln61_6_fu_2524_p2 xor_ln61_30_fu_2538_p2 and_ln61_36_fu_2544_p2 grp_fu_903_p2 grp_fu_917_p2 grp_fu_923_p2 select_ln61_24_fu_2558_p3 xor_ln61_31_fu_2566_p2 and_ln61_37_fu_2572_p2 select_ln61_25_fu_2578_p3 and_ln61_38_fu_2586_p2 xor_ln61_32_fu_2592_p2 or_ln61_12_fu_2598_p2 xor_ln61_33_fu_2604_p2 and_ln61_39_fu_2610_p2 and_ln61_40_fu_2616_p2 or_ln61_22_fu_2622_p2 xor_ln61_34_fu_2628_p2 and_ln61_41_fu_2634_p2 select_ln61_26_fu_2640_p3 or_ln61_13_fu_2648_p2 select_ln61_27_fu_2654_p3 sparsemux_17_6_24_1_1_U253 mul_24s_24s_48_1_1_U245 add_ln61_7_fu_2682_p2 xor_ln61_35_fu_2696_p2 and_ln61_42_fu_2702_p2 grp_fu_963_p2 grp_fu_977_p2 grp_fu_983_p2 select_ln61_28_fu_2716_p3 xor_ln61_36_fu_2724_p2 and_ln61_43_fu_2730_p2 select_ln61_29_fu_2736_p3 and_ln61_44_fu_2744_p2 xor_ln61_37_fu_2750_p2 or_ln61_14_fu_2756_p2 xor_ln61_38_fu_2762_p2 and_ln61_45_fu_2768_p2 and_ln61_46_fu_2774_p2 or_ln61_23_fu_2780_p2 xor_ln61_39_fu_2786_p2 and_ln61_47_fu_2792_p2 select_ln61_30_fu_2798_p3 or_ln61_15_fu_2806_p2 select_ln61_31_fu_2812_p3 add_ln56_fu_2120_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>row_buf_U row_buf_1_U row_buf_2_U row_buf_3_U row_buf_4_U row_buf_5_U row_buf_6_U row_buf_7_U icmp_ln25_fu_1298_p2 add_ln25_fu_1304_p2 add_ln35_fu_1591_p2 xor_ln35_fu_1617_p2 and_ln35_fu_1623_p2 xor_ln35_1_fu_1629_p2 select_ln35_fu_1635_p3 denom_1_fu_1643_p3 top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_28_3</Name>
            <Loops>
                <VITIS_LOOP_28_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.385</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_28_3>
                        <Name>VITIS_LOOP_28_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_28_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_28_3>
                            <Name>VITIS_LOOP_28_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:28</SourceLocation>
                        </VITIS_LOOP_28_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>40</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_251_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_257_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_267_p2" SOURCE="top.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_337_p2" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_343_p2" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_fu_365_p2" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_fu_371_p2" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_1_fu_377_p2" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln32_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_383_p3" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_1_fu_391_p3" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln32_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_37_4</Name>
            <Loops>
                <VITIS_LOOP_37_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.737</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>55</Average-caseLatency>
                    <Worst-caseLatency>55</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_4>
                        <Name>VITIS_LOOP_37_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>53</Latency>
                        <AbsoluteTimeLatency>0.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_37_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_4>
                            <Name>VITIS_LOOP_37_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28557</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>25542</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_37_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U12" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_fu_1857_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_1_fu_1863_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_fu_1869_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_fu_1875_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_fu_1881_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_1_fu_1887_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_1_fu_1893_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_1_fu_1899_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_fu_1905_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_2_fu_1913_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="t_1_fu_1919_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U20" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_64_fu_1975_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_1981_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_fu_1987_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_fu_2026_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_fu_2032_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_1_fu_2038_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_1_fu_2044_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_2_fu_2050_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_37_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U13" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_2_fu_2103_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_3_fu_2109_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_3_fu_2115_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_2_fu_2121_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_2_fu_2127_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_3_fu_2133_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_4_fu_2139_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_3_fu_2145_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_2_fu_2151_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_5_fu_2159_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="t_3_fu_2165_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="t_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U21" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_65_fu_2221_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_2227_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_2_fu_2233_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_3_fu_2272_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_2_fu_2278_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_4_fu_2284_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_3_fu_2290_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_5_fu_2296_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_37_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U14" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_4_fu_2349_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_5_fu_2355_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_6_fu_2361_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_4_fu_2367_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_4_fu_2373_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_5_fu_2379_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_7_fu_2385_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_5_fu_2391_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_4_fu_2397_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_8_fu_2405_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_2411_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U22" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_66_fu_2467_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_3_fu_2473_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_3_fu_2479_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_6_fu_2518_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_4_fu_2524_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_7_fu_2530_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_5_fu_2536_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_8_fu_2542_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_37_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U15" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln43_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_6_fu_2595_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_7_fu_2601_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_9_fu_2607_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_6_fu_2613_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_6_fu_2619_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_7_fu_2625_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_10_fu_2631_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_7_fu_2637_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_6_fu_2643_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_11_fu_2651_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="t_7_fu_2657_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="t_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U23" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_67_fu_2713_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_2719_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_4_fu_2725_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_9_fu_2764_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_6_fu_2770_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_10_fu_2776_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_7_fu_2782_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_11_fu_2788_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_37_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U16" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln43_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_8_fu_2841_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_9_fu_2847_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_12_fu_2853_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_8_fu_2859_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_8_fu_2865_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_9_fu_2871_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_13_fu_2877_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_9_fu_2883_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_8_fu_2889_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_14_fu_2897_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="t_9_fu_2903_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="t_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U24" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_68_fu_2959_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_5_fu_2965_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_5_fu_2971_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_12_fu_3010_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_8_fu_3016_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_13_fu_3022_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_9_fu_3028_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_14_fu_3034_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_37_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U17" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln43_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_10_fu_3087_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_11_fu_3093_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_15_fu_3099_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_10_fu_3105_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_10_fu_3111_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_11_fu_3117_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_16_fu_3123_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_11_fu_3129_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_10_fu_3135_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_17_fu_3143_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="t_11_fu_3149_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="t_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U25" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_69_fu_3205_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_6_fu_3211_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_6_fu_3217_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_15_fu_3256_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_10_fu_3262_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_16_fu_3268_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_11_fu_3274_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_17_fu_3280_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_37_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U18" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln43_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_12_fu_3333_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_13_fu_3339_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_18_fu_3345_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_12_fu_3351_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_12_fu_3357_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_13_fu_3363_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_19_fu_3369_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_13_fu_3375_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_12_fu_3381_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_20_fu_3389_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="t_13_fu_3395_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="t_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U26" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_70_fu_3451_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_7_fu_3457_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_7_fu_3463_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_18_fu_3502_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_12_fu_3508_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_19_fu_3514_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_13_fu_3520_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_20_fu_3526_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_37_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U19" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln43_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_14_fu_3579_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln43_15_fu_3585_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_21_fu_3591_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_14_fu_3597_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_14_fu_3603_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_15_fu_3609_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_22_fu_3615_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_15_fu_3621_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_14_fu_3627_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_23_fu_3635_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln43_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="select" PRAGMA="" RTLNAME="t_15_fu_3641_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="t_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U27" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_71_fu_3697_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_8_fu_3703_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_8_fu_3709_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_21_fu_3748_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_14_fu_3754_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_22_fu_3760_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_15_fu_3766_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_23_fu_3772_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1694_p2" SOURCE="top.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_50_6</Name>
            <Loops>
                <VITIS_LOOP_50_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.731</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_50_6>
                        <Name>VITIS_LOOP_50_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_50_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:50</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_50_6>
                            <Name>VITIS_LOOP_50_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:50</SourceLocation>
                        </VITIS_LOOP_50_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1652</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>572</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_1557_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_1563_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U113" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U112" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln52_fu_2003_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_1_fu_2027_p3" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln52_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln52_1_fu_2038_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln52_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_2_fu_2044_p3" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln52_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln52_fu_2082_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln52_fu_2088_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln52_fu_2094_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln52_2_fu_2100_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln52_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln52_1_fu_2106_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln52_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln52_1_fu_2112_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln52_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_fu_2118_p3" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln52_1_fu_2126_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln52_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_64_fu_2132_p3" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_64" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8</Name>
            <Loops>
                <VITIS_LOOP_55_7_VITIS_LOOP_56_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8195</Best-caseLatency>
                    <Average-caseLatency>8195</Average-caseLatency>
                    <Worst-caseLatency>8195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8194</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_55_7_VITIS_LOOP_56_8>
                        <Name>VITIS_LOOP_55_7_VITIS_LOOP_56_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8193</Latency>
                        <AbsoluteTimeLatency>81.930 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_55_7_VITIS_LOOP_56_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:60</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_55_7_VITIS_LOOP_56_8>
                            <Name>VITIS_LOOP_55_7_VITIS_LOOP_56_8</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>top.cpp:55</SourceLocation>
                        </VITIS_LOOP_55_7_VITIS_LOOP_56_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>606</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1807</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_fu_1007_p2" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_1013_p2" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1029_p2" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln56_fu_1043_p3" SOURCE="top.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_1051_p3" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U246" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U244" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_1472_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_fu_1486_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_fu_1492_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_903_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_917_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_923_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_1506_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_1_fu_1514_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_1_fu_1520_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_1_fu_1526_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_2_fu_1534_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_2_fu_1540_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_fu_1546_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_3_fu_1552_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_3_fu_1558_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_4_fu_1564_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_16_fu_1570_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_4_fu_1576_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_5_fu_1582_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_2_fu_1588_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_1_fu_1596_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_3_fu_1602_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U247" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U245" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_1631_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_5_fu_1645_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_6_fu_1651_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_963_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_977_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_983_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_4_fu_1665_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_6_fu_1673_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_7_fu_1679_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_5_fu_1685_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_8_fu_1693_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_7_fu_1699_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_2_fu_1705_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_8_fu_1711_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_9_fu_1717_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_10_fu_1723_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_17_fu_1729_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_9_fu_1735_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_11_fu_1741_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_6_fu_1747_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_3_fu_1755_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_7_fu_1761_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U248" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U244" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_1816_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_10_fu_1830_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_12_fu_1836_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_903_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_917_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_923_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_8_fu_1850_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_11_fu_1858_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_13_fu_1864_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_9_fu_1870_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_14_fu_1878_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_12_fu_1884_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_4_fu_1890_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_13_fu_1896_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_15_fu_1902_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_16_fu_1908_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_18_fu_1914_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_14_fu_1920_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_17_fu_1926_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_10_fu_1932_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_5_fu_1940_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_11_fu_1946_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U249" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U245" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_1974_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_15_fu_1988_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_18_fu_1994_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_963_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_977_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_983_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_12_fu_2008_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_16_fu_2016_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_19_fu_2022_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_13_fu_2028_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_20_fu_2036_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_17_fu_2042_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_6_fu_2048_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_18_fu_2054_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_21_fu_2060_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_22_fu_2066_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_19_fu_2072_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_19_fu_2078_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_23_fu_2084_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_14_fu_2090_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_7_fu_2098_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_15_fu_2104_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U250" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U244" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_2178_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_20_fu_2192_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_24_fu_2198_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_903_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_917_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_923_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_16_fu_2212_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_21_fu_2220_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_25_fu_2226_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_17_fu_2232_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_26_fu_2240_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_22_fu_2246_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_8_fu_2252_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_23_fu_2258_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_27_fu_2264_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_28_fu_2270_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_20_fu_2276_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_24_fu_2282_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_29_fu_2288_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_18_fu_2294_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_9_fu_2302_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_19_fu_2308_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U251" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U245" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_2336_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_25_fu_2350_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_30_fu_2356_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_963_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_977_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_983_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_20_fu_2370_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_26_fu_2378_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_31_fu_2384_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_21_fu_2390_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_32_fu_2398_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_27_fu_2404_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_10_fu_2410_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_28_fu_2416_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_33_fu_2422_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_34_fu_2428_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_21_fu_2434_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_29_fu_2440_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_35_fu_2446_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_22_fu_2452_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_11_fu_2460_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_23_fu_2466_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U252" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U244" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_6_fu_2524_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_30_fu_2538_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_36_fu_2544_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_903_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_917_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_923_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_24_fu_2558_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_31_fu_2566_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_37_fu_2572_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_25_fu_2578_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_38_fu_2586_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_32_fu_2592_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_12_fu_2598_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_33_fu_2604_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_39_fu_2610_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_40_fu_2616_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_22_fu_2622_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_34_fu_2628_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_41_fu_2634_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_26_fu_2640_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_13_fu_2648_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_27_fu_2654_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U253" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U245" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_7_fu_2682_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_35_fu_2696_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_42_fu_2702_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_963_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_977_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_983_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_28_fu_2716_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_36_fu_2724_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_43_fu_2730_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_29_fu_2736_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_44_fu_2744_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_37_fu_2750_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_14_fu_2756_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_38_fu_2762_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_45_fu_2768_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_46_fu_2774_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_23_fu_2780_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_39_fu_2786_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln61_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_47_fu_2792_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln61_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_30_fu_2798_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_15_fu_2806_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_31_fu_2812_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_2120_p2" SOURCE="top.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <Loops>
                <VITIS_LOOP_25_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40265</Best-caseLatency>
                    <Average-caseLatency>40265</Average-caseLatency>
                    <Worst-caseLatency>40265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.403 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.403 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.403 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40266</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_2>
                        <Name>VITIS_LOOP_25_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>32000</Latency>
                        <AbsoluteTimeLatency>0.320 ms</AbsoluteTimeLatency>
                        <IterationLatency>125</IterationLatency>
                        <PipelineDepth>125</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_28_3_fu_642</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_37_4_fu_790</Instance>
                        </InstanceList>
                    </VITIS_LOOP_25_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_2>
                            <Name>VITIS_LOOP_25_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>24</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>32644</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>23</UTIL_FF>
                    <LUT>29504</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_U" SOURCE="top.cpp:8" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_1_U" SOURCE="top.cpp:8" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_2_U" SOURCE="top.cpp:8" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_3_U" SOURCE="top.cpp:8" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_4_U" SOURCE="top.cpp:8" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_5_U" SOURCE="top.cpp:8" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_6_U" SOURCE="top.cpp:8" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_7_U" SOURCE="top.cpp:8" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_1298_p2" SOURCE="top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_1304_p2" SOURCE="top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_1591_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_1617_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_fu_1623_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_1_fu_1629_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_1635_p3" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="denom_1_fu_1643_p3" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="denom_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="1" direction="out" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we0" name="C_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d0" name="C_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we1" name="C_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d1" name="C_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 14</column>
                    <column name="A_q0">in, 24</column>
                    <column name="C_address0">out, 14</column>
                    <column name="C_address1">out, 14</column>
                    <column name="C_d0">out, 24</column>
                    <column name="C_d1">out, 24</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C">out, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="C">C_address0, port, offset</column>
                    <column name="C">C_ce0, port, </column>
                    <column name="C">C_we0, port, </column>
                    <column name="C">C_d0, port, </column>
                    <column name="C">C_address1, port, offset</column>
                    <column name="C">C_ce1, port, </column>
                    <column name="C">C_we1, port, </column>
                    <column name="C">C_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="top.cpp:9" status="valid" parentFunction="top_kernel" variable="row_buf" isDirective="0" options="variable=row_buf cyclic factor=UF dim=1"/>
        <Pragma type="bind_storage" location="top.cpp:12" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="top.cpp:13" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=UF dim=2"/>
        <Pragma type="array_partition" location="top.cpp:17" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:18" status="valid" parentFunction="top_kernel" variable="scale" isDirective="0" options="variable=scale complete dim=1"/>
        <Pragma type="pipeline" location="top.cpp:21" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:29" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:38" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="dependence" location="top.cpp:39" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum inter false"/>
        <Pragma type="unroll" location="top.cpp:41" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:51" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:57" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:59" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

