<dec f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='282' type='bool llvm::HexagonInstrInfo::analyzeCompare(const llvm::MachineInstr &amp; MI, unsigned int &amp; SrcReg, unsigned int &amp; SrcReg2, int &amp; Mask, int &amp; Value) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='278'>/// For a comparison instruction, return the source registers
  /// in SrcReg and SrcReg2 if having two register operands, and the value it
  /// compares against in CmpValue. Return true if the comparison instruction
  /// can be analyzed.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='472' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='656' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1460' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1753' ll='1840' type='bool llvm::HexagonInstrInfo::analyzeCompare(const llvm::MachineInstr &amp; MI, unsigned int &amp; SrcReg, unsigned int &amp; SrcReg2, int &amp; Mask, int &amp; Value) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1749'>/// For a comparison instruction, return the source registers in
/// \p SrcReg and \p SrcReg2 if having two register operands, and the value it
/// compares against in CmpValue. Return true if the comparison instruction
/// can be analyzed.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='513' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs21collectIndRegsForLoopEPKN4llvm11MachineLoopERSt3setIjSt4lessIjESaIjEE'/>
