{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665346763517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665346763517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 14:19:23 2022 " "Processing started: Sun Oct 09 14:19:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665346763517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665346763517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_test_environment -c module_test_environment " "Command: quartus_map --read_settings_files=on --write_settings_files=off module_test_environment -c module_test_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665346763517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665346764034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665346764034 ""}
{ "Warning" "WSGN_SEARCH_FILE" "module_test_environment.bdf 1 1 " "Using design file module_test_environment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 module_test_environment " "Found entity 1: module_test_environment" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665346772372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665346772372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "module_test_environment " "Elaborating entity \"module_test_environment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665346772372 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sw8 " "Pin \"sw8\" not connected" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 528 168 336 544 "sw8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1665346772372 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665346772765 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665346772765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665346772765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst2 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst2\"" {  } { { "module_test_environment.bdf" "inst2" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 1552 1696 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772781 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitff.bdf 1 1 " "Using design file eightbitff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitff " "Found entity 1: eightbitff" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665346772796 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665346772796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitff eightbitff:inst17 " "Elaborating entity \"eightbitff\" for hierarchy \"eightbitff:inst17\"" {  } { { "module_test_environment.bdf" "inst17" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 256 976 1152 352 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772796 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665346772812 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665346772812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665346772812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out eightbitff:inst17\|bus_split_out:phm " "Elaborating entity \"bus_split_out\" for hierarchy \"eightbitff:inst17\|bus_split_out:phm\"" {  } { { "eightbitff.bdf" "phm" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 1120 1264 488 "phm" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772812 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a0 inst " "Port \"a0\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a1 inst " "Port \"a1\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a10 inst " "Port \"a10\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a11 inst " "Port \"a11\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a12 inst " "Port \"a12\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a2 inst " "Port \"a2\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a3 inst " "Port \"a3\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a4 inst " "Port \"a4\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a5 inst " "Port \"a5\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a6 inst " "Port \"a6\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a7 inst " "Port \"a7\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a8 inst " "Port \"a8\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a9 inst " "Port \"a9\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[0\] inst " "Port \"b\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[10\] inst " "Port \"b\[10\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[11\] inst " "Port \"b\[11\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[12\] inst " "Port \"b\[12\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[13\] inst " "Port \"b\[13\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[14\] inst " "Port \"b\[14\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[15\] inst " "Port \"b\[15\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[1\] inst " "Port \"b\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[2\] inst " "Port \"b\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[3\] inst " "Port \"b\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[4\] inst " "Port \"b\[4\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[5\] inst " "Port \"b\[5\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[6\] inst " "Port \"b\[6\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[7\] inst " "Port \"b\[7\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[8\] inst " "Port \"b\[8\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b\[9\] inst " "Port \"b\[9\]\" does not exist in macrofunction \"inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 248 528 672 552 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665346772827 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 29 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 29 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665346772906 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 09 14:19:32 2022 " "Processing ended: Sun Oct 09 14:19:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665346772906 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665346772906 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665346772906 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665346772906 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 31 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 31 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665346773522 ""}
