

================================================================
== Vitis HLS Report for 'mod_product'
================================================================
<<<<<<< HEAD:rsa_optimized1/rsa_opt1_hls/solution2-dataflow-nopipeline/.autopilot/db/mod_product.verbose.bind.rpt
* Date:           Thu Dec  5 16:45:51 2024
=======
* Date:           Thu Dec 12 17:19:57 2024
>>>>>>> origin/branch2:rsa_optimized1/baseline/solution1/.autopilot/db/mod_product.verbose.bind.rpt

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rsa_opt1_hls
* Solution:       solution2-dataflow-nopipeline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.882 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      833|      833|  8.330 us|  8.330 us|  833|  833|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MOD_PRODUCT  |      832|      832|        13|          -|          -|    64|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 15 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_1 = alloca i32 1"   --->   Operation 16 'alloca' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shr_i_34 = alloca i32 1"   --->   Operation 18 'alloca' 'shr_i_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%N_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %N"   --->   Operation 19 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %b"   --->   Operation 20 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %a"   --->   Operation 21 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i256 %b_read"   --->   Operation 22 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_i167 = zext i256 %N_read"   --->   Operation 23 'zext' 'conv_i167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i256 %N_read"   --->   Operation 24 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln13 = store i256 %a_read, i256 %shr_i_34" [rsa.cpp:13]   --->   Operation 25 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln13 = store i9 0, i9 %i" [rsa.cpp:13]   --->   Operation 26 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln13 = store i257 %zext_ln186, i257 %lhs_1" [rsa.cpp:13]   --->   Operation 27 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln13 = store i257 0, i257 %lhs" [rsa.cpp:13]   --->   Operation 28 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body" [rsa.cpp:13]   --->   Operation 29 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [rsa.cpp:13]   --->   Operation 30 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 8" [rsa.cpp:13]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %tmp, void %for.body.split_ifconv, void %for.end" [rsa.cpp:13]   --->   Operation 33 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i257 %lhs"   --->   Operation 34 'load' 'lhs_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_1_load = load i257 %lhs_1"   --->   Operation 35 'load' 'lhs_1_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i257 %lhs_1_load"   --->   Operation 36 'zext' 'zext_ln186_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i257 %lhs_load_1"   --->   Operation 37 'zext' 'zext_ln186_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.44ns)   --->   "%ret_V = add i258 %zext_ln186_2, i258 %zext_ln186_1"   --->   Operation 38 'add' 'ret_V' <Predicate = (!tmp)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [2/2] (3.44ns)   --->   "%m_V = add i257 %lhs_load_1, i257 %lhs_1_load"   --->   Operation 39 'add' 'm_V' <Predicate = (!tmp)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.82ns)   --->   "%i_3 = add i9 %i_2, i9 4" [rsa.cpp:13]   --->   Operation 40 'add' 'i_3' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln13 = store i9 %i_3, i9 %i" [rsa.cpp:13]   --->   Operation 41 'store' 'store_ln13' <Predicate = (!tmp)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_load = load i257 %lhs"   --->   Operation 42 'load' 'lhs_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i257 %lhs_load"   --->   Operation 43 'trunc' 'trunc_ln186' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i256 %trunc_ln186" [rsa.cpp:33]   --->   Operation 44 'ret' 'ret_ln33' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 45 [1/2] (3.44ns)   --->   "%ret_V = add i258 %zext_ln186_2, i258 %zext_ln186_1"   --->   Operation 45 'add' 'ret_V' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/2] (3.44ns)   --->   "%m_V = add i257 %lhs_load_1, i257 %lhs_1_load"   --->   Operation 46 'add' 'm_V' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/2] (3.44ns)   --->   "%m_V_1 = sub i257 %m_V, i257 %zext_ln1496"   --->   Operation 47 'sub' 'm_V_1' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_V_1 = bitconcatenate i258 @_ssdm_op_BitConcatenate.i258.i257.i1, i257 %lhs_1_load, i1 0"   --->   Operation 48 'bitconcatenate' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (4.71ns)   --->   "%icmp_ln1035 = icmp_ugt  i258 %ret_V_1, i258 %conv_i167"   --->   Operation 49 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%t_V_1 = shl i257 %lhs_1_load, i257 1"   --->   Operation 50 'shl' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.44ns)   --->   "%t_V = sub i257 %t_V_1, i257 %zext_ln1496"   --->   Operation 51 'sub' 't_V' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.26>
<<<<<<< HEAD:rsa_optimized1/rsa_opt1_hls/solution2-dataflow-nopipeline/.autopilot/db/mod_product.verbose.bind.rpt
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_load = load i256 %empty"   --->   Operation 46 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i256 %p_load"   --->   Operation 47 'trunc' 'trunc_ln1497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (4.71ns)   --->   "%icmp_ln1031 = icmp_ult  i258 %ret_V, i258 %conv_i167"   --->   Operation 48 'icmp' 'icmp_ln1031' <Predicate = true> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/2] (3.44ns)   --->   "%m_V_1 = sub i257 %m_V, i257 %zext_ln1496"   --->   Operation 49 'sub' 'm_V_1' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node m_V_3)   --->   "%and_ln1031 = and i1 %trunc_ln1497, i1 %icmp_ln1031"   --->   Operation 50 'and' 'and_ln1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node m_V_3)   --->   "%m_V_2 = select i1 %and_ln1031, i257 %m_V, i257 %m_V_1"   --->   Operation 51 'select' 'm_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.55ns) (out node of the LUT)   --->   "%m_V_3 = select i1 %trunc_ln1497, i257 %m_V_2, i257 %lhs_load_1"   --->   Operation 52 'select' 'm_V_3' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%r_V = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %p_load, i32 1, i32 255"   --->   Operation 53 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i255 %r_V"   --->   Operation 54 'zext' 'zext_ln1669' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln13 = store i256 %zext_ln1669, i256 %empty" [rsa.cpp:13]   --->   Operation 55 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
=======
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%shr_i_34_load = load i256 %shr_i_34"   --->   Operation 52 'load' 'shr_i_34_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i256 %shr_i_34_load"   --->   Operation 53 'trunc' 'trunc_ln1497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (4.71ns)   --->   "%icmp_ln1031 = icmp_ult  i258 %ret_V, i258 %conv_i167"   --->   Operation 54 'icmp' 'icmp_ln1031' <Predicate = true> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/2] (3.44ns)   --->   "%m_V_1 = sub i257 %m_V, i257 %zext_ln1496"   --->   Operation 55 'sub' 'm_V_1' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node m_V_16)   --->   "%and_ln1031 = and i1 %icmp_ln1031, i1 %trunc_ln1497"   --->   Operation 56 'and' 'and_ln1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node m_V_16)   --->   "%m_V_2 = select i1 %and_ln1031, i257 %m_V, i257 %m_V_1"   --->   Operation 57 'select' 'm_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.55ns) (out node of the LUT)   --->   "%m_V_16 = select i1 %trunc_ln1497, i257 %m_V_2, i257 %lhs_load_1" [rsa.cpp:17]   --->   Operation 58 'select' 'm_V_16' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/2] (3.44ns)   --->   "%t_V = sub i257 %t_V_1, i257 %zext_ln1496"   --->   Operation 59 'sub' 't_V' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.55ns)   --->   "%t_V_12 = select i1 %icmp_ln1035, i257 %t_V, i257 %t_V_1" [rsa.cpp:25]   --->   Operation 60 'select' 't_V_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %shr_i_34_load, i32 1"   --->   Operation 61 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %shr_i_34_load, i32 2"   --->   Operation 62 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %shr_i_34_load, i32 3"   --->   Operation 63 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%r_V = partselect i252 @_ssdm_op_PartSelect.i252.i256.i32.i32, i256 %shr_i_34_load, i32 4, i32 255"   --->   Operation 64 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i252 %r_V"   --->   Operation 65 'zext' 'zext_ln1669' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln13 = store i256 %zext_ln1669, i256 %shr_i_34" [rsa.cpp:13]   --->   Operation 66 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
>>>>>>> origin/branch2:rsa_optimized1/baseline/solution1/.autopilot/db/mod_product.verbose.bind.rpt

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i257 %t_V_12"   --->   Operation 67 'zext' 'zext_ln186_3' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i257 %m_V_16"   --->   Operation 68 'zext' 'zext_ln186_4' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.44ns)   --->   "%ret_V_2 = add i258 %zext_ln186_4, i258 %zext_ln186_3"   --->   Operation 69 'add' 'ret_V_2' <Predicate = (tmp_1)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [2/2] (3.44ns)   --->   "%m_V_4 = add i257 %m_V_16, i257 %t_V_12"   --->   Operation 70 'add' 'm_V_4' <Predicate = (tmp_1)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 71 [1/2] (3.44ns)   --->   "%ret_V_2 = add i258 %zext_ln186_4, i258 %zext_ln186_3"   --->   Operation 71 'add' 'ret_V_2' <Predicate = (tmp_1)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/2] (3.44ns)   --->   "%m_V_4 = add i257 %m_V_16, i257 %t_V_12"   --->   Operation 72 'add' 'm_V_4' <Predicate = (tmp_1)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [2/2] (3.44ns)   --->   "%m_V_5 = sub i257 %m_V_4, i257 %zext_ln1496"   --->   Operation 73 'sub' 'm_V_5' <Predicate = (tmp_1)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%ret_V_3 = bitconcatenate i258 @_ssdm_op_BitConcatenate.i258.i257.i1, i257 %t_V_12, i1 0"   --->   Operation 74 'bitconcatenate' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (4.71ns)   --->   "%icmp_ln1035_1 = icmp_ugt  i258 %ret_V_3, i258 %conv_i167"   --->   Operation 75 'icmp' 'icmp_ln1035_1' <Predicate = true> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%t_V_4 = shl i257 %t_V_12, i257 1"   --->   Operation 76 'shl' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.44ns)   --->   "%t_V_3 = sub i257 %t_V_4, i257 %zext_ln1496"   --->   Operation 77 'sub' 't_V_3' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.26>
ST_7 : Operation 78 [1/1] (4.71ns)   --->   "%icmp_ln1031_1 = icmp_ult  i258 %ret_V_2, i258 %conv_i167"   --->   Operation 78 'icmp' 'icmp_ln1031_1' <Predicate = (tmp_1)> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/2] (3.44ns)   --->   "%m_V_5 = sub i257 %m_V_4, i257 %zext_ln1496"   --->   Operation 79 'sub' 'm_V_5' <Predicate = (tmp_1)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_V_17)   --->   "%and_ln1031_1 = and i1 %icmp_ln1031_1, i1 %tmp_1"   --->   Operation 80 'and' 'and_ln1031_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node m_V_17)   --->   "%m_V_6 = select i1 %and_ln1031_1, i257 %m_V_4, i257 %m_V_5"   --->   Operation 81 'select' 'm_V_6' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.55ns) (out node of the LUT)   --->   "%m_V_17 = select i1 %tmp_1, i257 %m_V_6, i257 %m_V_16" [rsa.cpp:17]   --->   Operation 82 'select' 'm_V_17' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/2] (3.44ns)   --->   "%t_V_3 = sub i257 %t_V_4, i257 %zext_ln1496"   --->   Operation 83 'sub' 't_V_3' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (1.55ns)   --->   "%t_V_13 = select i1 %icmp_ln1035_1, i257 %t_V_3, i257 %t_V_4" [rsa.cpp:25]   --->   Operation 84 'select' 't_V_13' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.71>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i257 %t_V_13"   --->   Operation 85 'zext' 'zext_ln186_5' <Predicate = (tmp_2)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i257 %m_V_17"   --->   Operation 86 'zext' 'zext_ln186_6' <Predicate = (tmp_2)> <Delay = 0.00>
ST_8 : Operation 87 [2/2] (3.44ns)   --->   "%ret_V_4 = add i258 %zext_ln186_6, i258 %zext_ln186_5"   --->   Operation 87 'add' 'ret_V_4' <Predicate = (tmp_2)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [2/2] (3.44ns)   --->   "%m_V_8 = add i257 %m_V_17, i257 %t_V_13"   --->   Operation 88 'add' 'm_V_8' <Predicate = (tmp_2)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%ret_V_5 = bitconcatenate i258 @_ssdm_op_BitConcatenate.i258.i257.i1, i257 %t_V_13, i1 0"   --->   Operation 89 'bitconcatenate' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (4.71ns)   --->   "%icmp_ln1035_2 = icmp_ugt  i258 %ret_V_5, i258 %conv_i167"   --->   Operation 90 'icmp' 'icmp_ln1035_2' <Predicate = true> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%t_V_7 = shl i257 %t_V_13, i257 1"   --->   Operation 91 'shl' 't_V_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (3.44ns)   --->   "%t_V_6 = sub i257 %t_V_7, i257 %zext_ln1496"   --->   Operation 92 'sub' 't_V_6' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 93 [1/2] (3.44ns)   --->   "%ret_V_4 = add i258 %zext_ln186_6, i258 %zext_ln186_5"   --->   Operation 93 'add' 'ret_V_4' <Predicate = (tmp_2)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/2] (3.44ns)   --->   "%m_V_8 = add i257 %m_V_17, i257 %t_V_13"   --->   Operation 94 'add' 'm_V_8' <Predicate = (tmp_2)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [2/2] (3.44ns)   --->   "%m_V_9 = sub i257 %m_V_8, i257 %zext_ln1496"   --->   Operation 95 'sub' 'm_V_9' <Predicate = (tmp_2)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/2] (3.44ns)   --->   "%t_V_6 = sub i257 %t_V_7, i257 %zext_ln1496"   --->   Operation 96 'sub' 't_V_6' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (1.55ns)   --->   "%t_V_14 = select i1 %icmp_ln1035_2, i257 %t_V_6, i257 %t_V_7" [rsa.cpp:25]   --->   Operation 97 'select' 't_V_14' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.26>
ST_10 : Operation 98 [1/1] (4.71ns)   --->   "%icmp_ln1031_2 = icmp_ult  i258 %ret_V_4, i258 %conv_i167"   --->   Operation 98 'icmp' 'icmp_ln1031_2' <Predicate = (tmp_2)> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/2] (3.44ns)   --->   "%m_V_9 = sub i257 %m_V_8, i257 %zext_ln1496"   --->   Operation 99 'sub' 'm_V_9' <Predicate = (tmp_2)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node m_V_18)   --->   "%and_ln1031_2 = and i1 %icmp_ln1031_2, i1 %tmp_2"   --->   Operation 100 'and' 'and_ln1031_2' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node m_V_18)   --->   "%m_V_10 = select i1 %and_ln1031_2, i257 %m_V_8, i257 %m_V_9"   --->   Operation 101 'select' 'm_V_10' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (1.55ns) (out node of the LUT)   --->   "%m_V_18 = select i1 %tmp_2, i257 %m_V_10, i257 %m_V_17" [rsa.cpp:17]   --->   Operation 102 'select' 'm_V_18' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%ret_V_7 = bitconcatenate i258 @_ssdm_op_BitConcatenate.i258.i257.i1, i257 %t_V_14, i1 0"   --->   Operation 103 'bitconcatenate' 'ret_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (4.71ns)   --->   "%icmp_ln1035_3 = icmp_ugt  i258 %ret_V_7, i258 %conv_i167"   --->   Operation 104 'icmp' 'icmp_ln1035_3' <Predicate = true> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%t_V_10 = shl i257 %t_V_14, i257 1"   --->   Operation 105 'shl' 't_V_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (3.44ns)   --->   "%t_V_9 = sub i257 %t_V_10, i257 %zext_ln1496"   --->   Operation 106 'sub' 't_V_9' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.58>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln186_7 = zext i257 %t_V_14"   --->   Operation 107 'zext' 'zext_ln186_7' <Predicate = (tmp_3)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln186_8 = zext i257 %m_V_18"   --->   Operation 108 'zext' 'zext_ln186_8' <Predicate = (tmp_3)> <Delay = 0.00>
ST_11 : Operation 109 [2/2] (3.44ns)   --->   "%ret_V_6 = add i258 %zext_ln186_8, i258 %zext_ln186_7"   --->   Operation 109 'add' 'ret_V_6' <Predicate = (tmp_3)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [2/2] (3.44ns)   --->   "%m_V_12 = add i257 %m_V_18, i257 %t_V_14"   --->   Operation 110 'add' 'm_V_12' <Predicate = (tmp_3)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/2] (3.44ns)   --->   "%t_V_9 = sub i257 %t_V_10, i257 %zext_ln1496"   --->   Operation 111 'sub' 't_V_9' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (1.55ns)   --->   "%t_V_11 = select i1 %icmp_ln1035_3, i257 %t_V_9, i257 %t_V_10" [rsa.cpp:25]   --->   Operation 112 'select' 't_V_11' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln13 = store i257 %t_V_11, i257 %lhs_1" [rsa.cpp:13]   --->   Operation 113 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 6.88>
ST_12 : Operation 114 [1/2] (3.44ns)   --->   "%ret_V_6 = add i258 %zext_ln186_8, i258 %zext_ln186_7"   --->   Operation 114 'add' 'ret_V_6' <Predicate = (tmp_3)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/2] (3.44ns)   --->   "%m_V_12 = add i257 %m_V_18, i257 %t_V_14"   --->   Operation 115 'add' 'm_V_12' <Predicate = (tmp_3)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [2/2] (3.44ns)   --->   "%m_V_13 = sub i257 %m_V_12, i257 %zext_ln1496"   --->   Operation 116 'sub' 'm_V_13' <Predicate = (tmp_3)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.26>
ST_13 : Operation 117 [1/1] (4.71ns)   --->   "%icmp_ln1031_3 = icmp_ult  i258 %ret_V_6, i258 %conv_i167"   --->   Operation 117 'icmp' 'icmp_ln1031_3' <Predicate = (tmp_3)> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/2] (3.44ns)   --->   "%m_V_13 = sub i257 %m_V_12, i257 %zext_ln1496"   --->   Operation 118 'sub' 'm_V_13' <Predicate = (tmp_3)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node m_V_15)   --->   "%and_ln1031_3 = and i1 %icmp_ln1031_3, i1 %tmp_3"   --->   Operation 119 'and' 'and_ln1031_3' <Predicate = (tmp_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node m_V_15)   --->   "%m_V_14 = select i1 %and_ln1031_3, i257 %m_V_12, i257 %m_V_13"   --->   Operation 120 'select' 'm_V_14' <Predicate = (tmp_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (1.55ns) (out node of the LUT)   --->   "%m_V_15 = select i1 %tmp_3, i257 %m_V_14, i257 %m_V_18" [rsa.cpp:17]   --->   Operation 121 'select' 'm_V_15' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.58>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 122 'specloopname' 'specloopname_ln1633' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln13 = store i257 %m_V_15, i257 %lhs" [rsa.cpp:13]   --->   Operation 123 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body" [rsa.cpp:13]   --->   Operation 124 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs                 (alloca           ) [ 011111111111111]
lhs_1               (alloca           ) [ 011111111111111]
i                   (alloca           ) [ 011111111111111]
shr_i_34            (alloca           ) [ 011111111111111]
N_read              (read             ) [ 000000000000000]
b_read              (read             ) [ 000000000000000]
a_read              (read             ) [ 000000000000000]
zext_ln186          (zext             ) [ 000000000000000]
conv_i167           (zext             ) [ 001111111111111]
zext_ln1496         (zext             ) [ 001111111111111]
store_ln13          (store            ) [ 000000000000000]
store_ln13          (store            ) [ 000000000000000]
store_ln13          (store            ) [ 000000000000000]
store_ln13          (store            ) [ 000000000000000]
br_ln13             (br               ) [ 000000000000000]
i_2                 (load             ) [ 000000000000000]
tmp                 (bitselect        ) [ 001111111111111]
empty               (speclooptripcount) [ 000000000000000]
br_ln13             (br               ) [ 000000000000000]
lhs_load_1          (load             ) [ 000110000000000]
lhs_1_load          (load             ) [ 000100000000000]
zext_ln186_1        (zext             ) [ 000100000000000]
zext_ln186_2        (zext             ) [ 000100000000000]
i_3                 (add              ) [ 000000000000000]
store_ln13          (store            ) [ 000000000000000]
lhs_load            (load             ) [ 000000000000000]
trunc_ln186         (trunc            ) [ 000000000000000]
ret_ln33            (ret              ) [ 000000000000000]
ret_V               (add              ) [ 000010000000000]
m_V                 (add              ) [ 000010000000000]
ret_V_1             (bitconcatenate   ) [ 000000000000000]
icmp_ln1035         (icmp             ) [ 000010000000000]
t_V_1               (shl              ) [ 000010000000000]
shr_i_34_load       (load             ) [ 000000000000000]
trunc_ln1497        (trunc            ) [ 000000000000000]
icmp_ln1031         (icmp             ) [ 000000000000000]
m_V_1               (sub              ) [ 000000000000000]
and_ln1031          (and              ) [ 000000000000000]
m_V_2               (select           ) [ 000000000000000]
m_V_16              (select           ) [ 000001110000000]
t_V                 (sub              ) [ 000000000000000]
t_V_12              (select           ) [ 000001100000000]
tmp_1               (bitselect        ) [ 000001110000000]
tmp_2               (bitselect        ) [ 000001111110000]
tmp_3               (bitselect        ) [ 000001111111110]
r_V                 (partselect       ) [ 000000000000000]
zext_ln1669         (zext             ) [ 000000000000000]
store_ln13          (store            ) [ 000000000000000]
zext_ln186_3        (zext             ) [ 000000100000000]
zext_ln186_4        (zext             ) [ 000000100000000]
ret_V_2             (add              ) [ 000000010000000]
m_V_4               (add              ) [ 000000010000000]
ret_V_3             (bitconcatenate   ) [ 000000000000000]
icmp_ln1035_1       (icmp             ) [ 000000010000000]
t_V_4               (shl              ) [ 000000010000000]
icmp_ln1031_1       (icmp             ) [ 000000000000000]
m_V_5               (sub              ) [ 000000000000000]
and_ln1031_1        (and              ) [ 000000000000000]
m_V_6               (select           ) [ 000000000000000]
m_V_17              (select           ) [ 000000001110000]
t_V_3               (sub              ) [ 000000000000000]
t_V_13              (select           ) [ 000000001100000]
zext_ln186_5        (zext             ) [ 000000000100000]
zext_ln186_6        (zext             ) [ 000000000100000]
ret_V_5             (bitconcatenate   ) [ 000000000000000]
icmp_ln1035_2       (icmp             ) [ 000000000100000]
t_V_7               (shl              ) [ 000000000100000]
ret_V_4             (add              ) [ 000000000010000]
m_V_8               (add              ) [ 000000000010000]
t_V_6               (sub              ) [ 000000000000000]
t_V_14              (select           ) [ 000000000011100]
icmp_ln1031_2       (icmp             ) [ 000000000000000]
m_V_9               (sub              ) [ 000000000000000]
and_ln1031_2        (and              ) [ 000000000000000]
m_V_10              (select           ) [ 000000000000000]
m_V_18              (select           ) [ 000000000001110]
ret_V_7             (bitconcatenate   ) [ 000000000000000]
icmp_ln1035_3       (icmp             ) [ 000000000001000]
t_V_10              (shl              ) [ 000000000001000]
zext_ln186_7        (zext             ) [ 000000000000100]
zext_ln186_8        (zext             ) [ 000000000000100]
t_V_9               (sub              ) [ 000000000000000]
t_V_11              (select           ) [ 000000000000000]
store_ln13          (store            ) [ 000000000000000]
ret_V_6             (add              ) [ 000000000000010]
m_V_12              (add              ) [ 000000000000010]
icmp_ln1031_3       (icmp             ) [ 000000000000000]
m_V_13              (sub              ) [ 000000000000000]
and_ln1031_3        (and              ) [ 000000000000000]
m_V_14              (select           ) [ 000000000000000]
m_V_15              (select           ) [ 000000000000001]
specloopname_ln1633 (specloopname     ) [ 000000000000000]
store_ln13          (store            ) [ 000000000000000]
br_ln13             (br               ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="N">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i258.i257.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i252.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="lhs_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="lhs_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="shr_i_34_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shr_i_34/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="N_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="256" slack="0"/>
<pin id="64" dir="0" index="1" bw="256" slack="0"/>
<pin id="65" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="b_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="256" slack="0"/>
<pin id="70" dir="0" index="1" bw="256" slack="0"/>
<pin id="71" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="256" slack="0"/>
<pin id="76" dir="0" index="1" bw="256" slack="0"/>
<pin id="77" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_load_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="257" slack="1"/>
<pin id="82" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load_1/2 lhs_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln186_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="256" slack="0"/>
<pin id="85" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="conv_i167_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="256" slack="0"/>
<pin id="89" dir="1" index="1" bw="258" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i167/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln1496_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="256" slack="0"/>
<pin id="93" dir="1" index="1" bw="257" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln13_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="256" slack="0"/>
<pin id="97" dir="0" index="1" bw="256" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln13_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln13_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="256" slack="0"/>
<pin id="107" dir="0" index="1" bw="257" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln13_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="257" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_2_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="1"/>
<pin id="117" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="lhs_1_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="257" slack="1"/>
<pin id="128" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_1_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln186_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="257" slack="0"/>
<pin id="131" dir="1" index="1" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln186_2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="257" slack="0"/>
<pin id="135" dir="1" index="1" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_2/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="257" slack="0"/>
<pin id="139" dir="0" index="1" bw="257" slack="0"/>
<pin id="140" dir="1" index="2" bw="258" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="257" slack="0"/>
<pin id="145" dir="0" index="1" bw="257" slack="0"/>
<pin id="146" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_3_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln13_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="0" index="1" bw="9" slack="1"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln186_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="257" slack="0"/>
<pin id="162" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="257" slack="0"/>
<pin id="166" dir="0" index="1" bw="256" slack="2"/>
<pin id="167" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_V_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="ret_V_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="258" slack="0"/>
<pin id="171" dir="0" index="1" bw="257" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln1035_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="258" slack="0"/>
<pin id="178" dir="0" index="1" bw="256" slack="2"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="t_V_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="257" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="257" slack="0"/>
<pin id="188" dir="0" index="1" bw="256" slack="2"/>
<pin id="189" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shr_i_34_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="256" slack="3"/>
<pin id="193" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shr_i_34_load/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln1497_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="256" slack="0"/>
<pin id="196" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1497/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln1031_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="258" slack="1"/>
<pin id="200" dir="0" index="1" bw="256" slack="3"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln1031_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1031/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="m_V_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="257" slack="1"/>
<pin id="211" dir="0" index="2" bw="257" slack="0"/>
<pin id="212" dir="1" index="3" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_2/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="m_V_16_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="257" slack="0"/>
<pin id="218" dir="0" index="2" bw="257" slack="2"/>
<pin id="219" dir="1" index="3" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_16/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="t_V_12_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="257" slack="0"/>
<pin id="225" dir="0" index="2" bw="257" slack="1"/>
<pin id="226" dir="1" index="3" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_12/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="256" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="256" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="256" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="r_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="252" slack="0"/>
<pin id="254" dir="0" index="1" bw="256" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="0" index="3" bw="9" slack="0"/>
<pin id="257" dir="1" index="4" bw="252" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln1669_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="252" slack="0"/>
<pin id="264" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln13_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="252" slack="0"/>
<pin id="268" dir="0" index="1" bw="256" slack="3"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln186_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="257" slack="1"/>
<pin id="273" dir="1" index="1" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_3/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln186_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="257" slack="1"/>
<pin id="276" dir="1" index="1" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_4/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="257" slack="0"/>
<pin id="279" dir="0" index="1" bw="257" slack="0"/>
<pin id="280" dir="1" index="2" bw="258" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="257" slack="1"/>
<pin id="285" dir="0" index="1" bw="257" slack="1"/>
<pin id="286" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_V_4/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="257" slack="0"/>
<pin id="289" dir="0" index="1" bw="256" slack="5"/>
<pin id="290" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_V_5/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="ret_V_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="258" slack="0"/>
<pin id="294" dir="0" index="1" bw="257" slack="2"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_3/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln1035_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="258" slack="0"/>
<pin id="301" dir="0" index="1" bw="256" slack="5"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035_1/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="t_V_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="257" slack="2"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V_4/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="257" slack="0"/>
<pin id="311" dir="0" index="1" bw="256" slack="5"/>
<pin id="312" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V_3/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln1031_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="258" slack="1"/>
<pin id="316" dir="0" index="1" bw="256" slack="6"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031_1/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="and_ln1031_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="3"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1031_1/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="m_V_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="257" slack="1"/>
<pin id="326" dir="0" index="2" bw="257" slack="0"/>
<pin id="327" dir="1" index="3" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_6/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="m_V_17_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="3"/>
<pin id="332" dir="0" index="1" bw="257" slack="0"/>
<pin id="333" dir="0" index="2" bw="257" slack="3"/>
<pin id="334" dir="1" index="3" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_17/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="t_V_13_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="257" slack="0"/>
<pin id="339" dir="0" index="2" bw="257" slack="1"/>
<pin id="340" dir="1" index="3" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_13/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln186_5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="257" slack="1"/>
<pin id="344" dir="1" index="1" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_5/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln186_6_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="257" slack="1"/>
<pin id="347" dir="1" index="1" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_6/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="257" slack="0"/>
<pin id="350" dir="0" index="1" bw="257" slack="0"/>
<pin id="351" dir="1" index="2" bw="258" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="257" slack="1"/>
<pin id="356" dir="0" index="1" bw="257" slack="1"/>
<pin id="357" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_V_8/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="ret_V_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="258" slack="0"/>
<pin id="360" dir="0" index="1" bw="257" slack="1"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_5/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln1035_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="258" slack="0"/>
<pin id="367" dir="0" index="1" bw="256" slack="7"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035_2/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="t_V_7_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="257" slack="1"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V_7/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="257" slack="0"/>
<pin id="377" dir="0" index="1" bw="256" slack="7"/>
<pin id="378" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V_6/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="257" slack="0"/>
<pin id="382" dir="0" index="1" bw="256" slack="8"/>
<pin id="383" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_V_9/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="t_V_14_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="257" slack="0"/>
<pin id="388" dir="0" index="2" bw="257" slack="1"/>
<pin id="389" dir="1" index="3" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_14/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln1031_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="258" slack="1"/>
<pin id="393" dir="0" index="1" bw="256" slack="9"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031_2/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="and_ln1031_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="6"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1031_2/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="m_V_10_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="257" slack="1"/>
<pin id="403" dir="0" index="2" bw="257" slack="0"/>
<pin id="404" dir="1" index="3" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_10/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="m_V_18_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="6"/>
<pin id="409" dir="0" index="1" bw="257" slack="0"/>
<pin id="410" dir="0" index="2" bw="257" slack="3"/>
<pin id="411" dir="1" index="3" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_18/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="ret_V_7_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="258" slack="0"/>
<pin id="415" dir="0" index="1" bw="257" slack="1"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_7/10 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln1035_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="258" slack="0"/>
<pin id="422" dir="0" index="1" bw="256" slack="9"/>
<pin id="423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035_3/10 "/>
</bind>
</comp>

<comp id="425" class="1004" name="t_V_10_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="257" slack="1"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V_10/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="257" slack="0"/>
<pin id="432" dir="0" index="1" bw="256" slack="9"/>
<pin id="433" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V_9/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln186_7_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="257" slack="2"/>
<pin id="437" dir="1" index="1" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_7/11 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln186_8_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="257" slack="1"/>
<pin id="440" dir="1" index="1" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_8/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="257" slack="0"/>
<pin id="443" dir="0" index="1" bw="257" slack="0"/>
<pin id="444" dir="1" index="2" bw="258" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="257" slack="1"/>
<pin id="449" dir="0" index="1" bw="257" slack="2"/>
<pin id="450" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_V_12/11 "/>
</bind>
</comp>

<comp id="451" class="1004" name="t_V_11_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="257" slack="0"/>
<pin id="454" dir="0" index="2" bw="257" slack="1"/>
<pin id="455" dir="1" index="3" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_11/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln13_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="257" slack="0"/>
<pin id="459" dir="0" index="1" bw="257" slack="10"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/11 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="257" slack="0"/>
<pin id="464" dir="0" index="1" bw="256" slack="11"/>
<pin id="465" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_V_13/12 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln1031_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="258" slack="1"/>
<pin id="469" dir="0" index="1" bw="256" slack="12"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031_3/13 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln1031_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="9"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1031_3/13 "/>
</bind>
</comp>

<comp id="476" class="1004" name="m_V_14_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="257" slack="1"/>
<pin id="479" dir="0" index="2" bw="257" slack="0"/>
<pin id="480" dir="1" index="3" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_14/13 "/>
</bind>
</comp>

<comp id="483" class="1004" name="m_V_15_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="9"/>
<pin id="485" dir="0" index="1" bw="257" slack="0"/>
<pin id="486" dir="0" index="2" bw="257" slack="3"/>
<pin id="487" dir="1" index="3" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_15/13 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln13_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="257" slack="1"/>
<pin id="491" dir="0" index="1" bw="257" slack="13"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/14 "/>
</bind>
</comp>

<comp id="493" class="1005" name="lhs_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="257" slack="0"/>
<pin id="495" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="500" class="1005" name="lhs_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="257" slack="0"/>
<pin id="502" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="i_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="0"/>
<pin id="509" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="514" class="1005" name="shr_i_34_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="256" slack="0"/>
<pin id="516" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="shr_i_34 "/>
</bind>
</comp>

<comp id="521" class="1005" name="conv_i167_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="258" slack="2"/>
<pin id="523" dir="1" index="1" bw="258" slack="2"/>
</pin_list>
<bind>
<opset="conv_i167 "/>
</bind>
</comp>

<comp id="533" class="1005" name="zext_ln1496_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="257" slack="2"/>
<pin id="535" dir="1" index="1" bw="257" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1496 "/>
</bind>
</comp>

<comp id="548" class="1005" name="lhs_load_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="257" slack="1"/>
<pin id="550" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="lhs_load_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="zext_ln186_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="258" slack="1"/>
<pin id="559" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="zext_ln186_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="258" slack="1"/>
<pin id="564" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="ret_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="258" slack="1"/>
<pin id="569" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="572" class="1005" name="m_V_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="257" slack="1"/>
<pin id="574" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="578" class="1005" name="icmp_ln1035_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035 "/>
</bind>
</comp>

<comp id="583" class="1005" name="t_V_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="257" slack="1"/>
<pin id="585" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="m_V_16_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="257" slack="1"/>
<pin id="591" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="m_V_16 "/>
</bind>
</comp>

<comp id="596" class="1005" name="t_V_12_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="257" slack="1"/>
<pin id="598" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="t_V_12 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="4"/>
<pin id="612" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_3_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="7"/>
<pin id="618" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="622" class="1005" name="zext_ln186_3_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="258" slack="1"/>
<pin id="624" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_3 "/>
</bind>
</comp>

<comp id="627" class="1005" name="zext_ln186_4_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="258" slack="1"/>
<pin id="629" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_4 "/>
</bind>
</comp>

<comp id="632" class="1005" name="ret_V_2_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="258" slack="1"/>
<pin id="634" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="m_V_4_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="257" slack="1"/>
<pin id="639" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="m_V_4 "/>
</bind>
</comp>

<comp id="643" class="1005" name="icmp_ln1035_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="t_V_4_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="257" slack="1"/>
<pin id="650" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 "/>
</bind>
</comp>

<comp id="654" class="1005" name="m_V_17_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="257" slack="1"/>
<pin id="656" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="m_V_17 "/>
</bind>
</comp>

<comp id="661" class="1005" name="t_V_13_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="257" slack="1"/>
<pin id="663" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="t_V_13 "/>
</bind>
</comp>

<comp id="669" class="1005" name="zext_ln186_5_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="258" slack="1"/>
<pin id="671" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_5 "/>
</bind>
</comp>

<comp id="674" class="1005" name="zext_ln186_6_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="258" slack="1"/>
<pin id="676" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_6 "/>
</bind>
</comp>

<comp id="679" class="1005" name="icmp_ln1035_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035_2 "/>
</bind>
</comp>

<comp id="684" class="1005" name="t_V_7_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="257" slack="1"/>
<pin id="686" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="t_V_7 "/>
</bind>
</comp>

<comp id="690" class="1005" name="ret_V_4_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="258" slack="1"/>
<pin id="692" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="695" class="1005" name="m_V_8_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="257" slack="1"/>
<pin id="697" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="m_V_8 "/>
</bind>
</comp>

<comp id="701" class="1005" name="t_V_14_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="257" slack="1"/>
<pin id="703" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="t_V_14 "/>
</bind>
</comp>

<comp id="709" class="1005" name="m_V_18_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="257" slack="1"/>
<pin id="711" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="m_V_18 "/>
</bind>
</comp>

<comp id="716" class="1005" name="icmp_ln1035_3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="t_V_10_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="257" slack="1"/>
<pin id="723" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="t_V_10 "/>
</bind>
</comp>

<comp id="727" class="1005" name="zext_ln186_7_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="258" slack="1"/>
<pin id="729" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_7 "/>
</bind>
</comp>

<comp id="732" class="1005" name="zext_ln186_8_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="258" slack="1"/>
<pin id="734" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_8 "/>
</bind>
</comp>

<comp id="737" class="1005" name="ret_V_6_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="258" slack="1"/>
<pin id="739" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="742" class="1005" name="m_V_12_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="257" slack="1"/>
<pin id="744" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="m_V_12 "/>
</bind>
</comp>

<comp id="748" class="1005" name="m_V_15_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="257" slack="1"/>
<pin id="750" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="m_V_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="68" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="62" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="62" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="74" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="83" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="80" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="80" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="126" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="115" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="80" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="143" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="198" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="194" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<<<<<<< HEAD:rsa_optimized1/rsa_opt1_hls/solution2-dataflow-nopipeline/.autopilot/db/mod_product.verbose.bind.rpt
<net id="207"><net_src comp="195" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="203" pin=1"/></net>
=======
<net id="214"><net_src comp="164" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="194" pin="1"/><net_sink comp="215" pin=0"/></net>
>>>>>>> origin/branch2:rsa_optimized1/baseline/solution1/.autopilot/db/mod_product.verbose.bind.rpt

<net id="221"><net_src comp="208" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="186" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="191" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="191" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="191" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="191" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="252" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="291"><net_src comp="283" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="322"><net_src comp="314" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="287" pin="2"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="309" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="342" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="354" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="375" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="380" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="400" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="24" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="28" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="435" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="456"><net_src comp="430" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="447" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="462" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="476" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="496"><net_src comp="46" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="503"><net_src comp="50" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="510"><net_src comp="54" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="517"><net_src comp="58" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="524"><net_src comp="87" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="532"><net_src comp="521" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="536"><net_src comp="91" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="544"><net_src comp="533" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="551"><net_src comp="80" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="560"><net_src comp="129" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="565"><net_src comp="133" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="570"><net_src comp="137" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="575"><net_src comp="143" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="581"><net_src comp="176" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="586"><net_src comp="181" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="592"><net_src comp="215" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="599"><net_src comp="222" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="603"><net_src comp="596" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="607"><net_src comp="228" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="613"><net_src comp="236" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="619"><net_src comp="244" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="625"><net_src comp="271" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="630"><net_src comp="274" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="635"><net_src comp="277" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="640"><net_src comp="283" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="646"><net_src comp="299" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="651"><net_src comp="304" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="657"><net_src comp="330" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="664"><net_src comp="336" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="667"><net_src comp="661" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="672"><net_src comp="342" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="677"><net_src comp="345" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="682"><net_src comp="365" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="687"><net_src comp="370" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="693"><net_src comp="348" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="698"><net_src comp="354" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="704"><net_src comp="385" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="708"><net_src comp="701" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="712"><net_src comp="407" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="719"><net_src comp="420" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="724"><net_src comp="425" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="730"><net_src comp="435" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="735"><net_src comp="438" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="740"><net_src comp="441" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="745"><net_src comp="447" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="751"><net_src comp="483" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="489" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mod_product : a | {1 }
	Port: mod_product : b | {1 }
	Port: mod_product : N | {1 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
	State 2
		tmp : 1
		br_ln13 : 2
		zext_ln186_1 : 1
		zext_ln186_2 : 1
		ret_V : 2
		m_V : 1
		i_3 : 1
		store_ln13 : 2
		trunc_ln186 : 1
		ret_ln33 : 2
	State 3
		m_V_1 : 1
		icmp_ln1035 : 1
	State 4
		trunc_ln1497 : 1
		and_ln1031 : 2
		m_V_2 : 2
		m_V_16 : 3
		t_V_12 : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		r_V : 1
		zext_ln1669 : 2
		store_ln13 : 3
	State 5
		ret_V_2 : 1
	State 6
		m_V_5 : 1
		icmp_ln1035_1 : 1
	State 7
		and_ln1031_1 : 1
		m_V_6 : 1
		m_V_17 : 2
		t_V_13 : 1
	State 8
		ret_V_4 : 1
		icmp_ln1035_2 : 1
	State 9
		m_V_9 : 1
		t_V_14 : 1
	State 10
		and_ln1031_2 : 1
		m_V_10 : 1
		m_V_18 : 2
		icmp_ln1035_3 : 1
	State 11
		ret_V_6 : 1
		t_V_11 : 1
		store_ln13 : 2
	State 12
		m_V_13 : 1
	State 13
		and_ln1031_3 : 1
		m_V_14 : 1
		m_V_15 : 2
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      grp_fu_137      |   580   |   132   |
|          |      grp_fu_143      |   580   |   132   |
|          |      i_3_fu_149      |    0    |    14   |
|          |      grp_fu_277      |   580   |   132   |
|    add   |      grp_fu_283      |   580   |   132   |
|          |      grp_fu_348      |   580   |   132   |
|          |      grp_fu_354      |   580   |   132   |
|          |      grp_fu_441      |   580   |   132   |
|          |      grp_fu_447      |   580   |   132   |
|----------|----------------------|---------|---------|
|          |      grp_fu_164      |   580   |   132   |
|          |      grp_fu_186      |   580   |   132   |
|          |      grp_fu_287      |   580   |   132   |
|    sub   |      grp_fu_309      |   580   |   132   |
|          |      grp_fu_375      |   580   |   132   |
|          |      grp_fu_380      |   580   |   132   |
|          |      grp_fu_430      |   580   |   132   |
|          |      grp_fu_462      |   580   |   132   |
|----------|----------------------|---------|---------|
|          |     m_V_2_fu_208     |    0    |   257   |
|          |     m_V_16_fu_215    |    0    |   257   |
|          |     t_V_12_fu_222    |    0    |   257   |
|          |     m_V_6_fu_323     |    0    |   257   |
|          |     m_V_17_fu_330    |    0    |   257   |
|  select  |     t_V_13_fu_336    |    0    |   257   |
|          |     t_V_14_fu_385    |    0    |   257   |
|          |     m_V_10_fu_400    |    0    |   257   |
|          |     m_V_18_fu_407    |    0    |   257   |
|          |     t_V_11_fu_451    |    0    |   257   |
|          |     m_V_14_fu_476    |    0    |   257   |
|          |     m_V_15_fu_483    |    0    |   257   |
|----------|----------------------|---------|---------|
|          |  icmp_ln1035_fu_176  |    0    |    93   |
|          |  icmp_ln1031_fu_198  |    0    |    93   |
|          | icmp_ln1035_1_fu_299 |    0    |    93   |
|   icmp   | icmp_ln1031_1_fu_314 |    0    |    93   |
|          | icmp_ln1035_2_fu_365 |    0    |    93   |
|          | icmp_ln1031_2_fu_391 |    0    |    93   |
|          | icmp_ln1035_3_fu_420 |    0    |    93   |
|          | icmp_ln1031_3_fu_467 |    0    |    93   |
|----------|----------------------|---------|---------|
|          |   and_ln1031_fu_202  |    0    |    2    |
|    and   |  and_ln1031_1_fu_318 |    0    |    2    |
|          |  and_ln1031_2_fu_395 |    0    |    2    |
|          |  and_ln1031_3_fu_471 |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   N_read_read_fu_62  |    0    |    0    |
|   read   |   b_read_read_fu_68  |    0    |    0    |
|          |   a_read_read_fu_74  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln186_fu_83   |    0    |    0    |
|          |    conv_i167_fu_87   |    0    |    0    |
|          |   zext_ln1496_fu_91  |    0    |    0    |
|          |  zext_ln186_1_fu_129 |    0    |    0    |
|          |  zext_ln186_2_fu_133 |    0    |    0    |
|   zext   |  zext_ln1669_fu_262  |    0    |    0    |
|          |  zext_ln186_3_fu_271 |    0    |    0    |
|          |  zext_ln186_4_fu_274 |    0    |    0    |
|          |  zext_ln186_5_fu_342 |    0    |    0    |
|          |  zext_ln186_6_fu_345 |    0    |    0    |
|          |  zext_ln186_7_fu_435 |    0    |    0    |
|          |  zext_ln186_8_fu_438 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_118      |    0    |    0    |
| bitselect|     tmp_1_fu_228     |    0    |    0    |
|          |     tmp_2_fu_236     |    0    |    0    |
|          |     tmp_3_fu_244     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln186_fu_160  |    0    |    0    |
|          |  trunc_ln1497_fu_194 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    ret_V_1_fu_169    |    0    |    0    |
|bitconcatenate|    ret_V_3_fu_292    |    0    |    0    |
|          |    ret_V_5_fu_358    |    0    |    0    |
|          |    ret_V_7_fu_413    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     t_V_1_fu_181     |    0    |    0    |
|    shl   |     t_V_4_fu_304     |    0    |    0    |
|          |     t_V_7_fu_370     |    0    |    0    |
|          |     t_V_10_fu_425    |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      r_V_fu_252      |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   9280  |   5962  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  conv_i167_reg_521  |   258  |
|      i_reg_507      |    9   |
|icmp_ln1035_1_reg_643|    1   |
|icmp_ln1035_2_reg_679|    1   |
|icmp_ln1035_3_reg_716|    1   |
| icmp_ln1035_reg_578 |    1   |
|    lhs_1_reg_500    |   257  |
|  lhs_load_1_reg_548 |   257  |
|     lhs_reg_493     |   257  |
|    m_V_12_reg_742   |   257  |
|    m_V_15_reg_748   |   257  |
|    m_V_16_reg_589   |   257  |
|    m_V_17_reg_654   |   257  |
|    m_V_18_reg_709   |   257  |
|    m_V_4_reg_637    |   257  |
|    m_V_8_reg_695    |   257  |
|     m_V_reg_572     |   257  |
|   ret_V_2_reg_632   |   258  |
|   ret_V_4_reg_690   |   258  |
|   ret_V_6_reg_737   |   258  |
|    ret_V_reg_567    |   258  |
|   shr_i_34_reg_514  |   256  |
|    t_V_10_reg_721   |   257  |
|    t_V_12_reg_596   |   257  |
|    t_V_13_reg_661   |   257  |
|    t_V_14_reg_701   |   257  |
|    t_V_1_reg_583    |   257  |
|    t_V_4_reg_648    |   257  |
|    t_V_7_reg_684    |   257  |
|    tmp_1_reg_604    |    1   |
|    tmp_2_reg_610    |    1   |
|    tmp_3_reg_616    |    1   |
| zext_ln1496_reg_533 |   257  |
| zext_ln186_1_reg_557|   258  |
| zext_ln186_2_reg_562|   258  |
| zext_ln186_3_reg_622|   258  |
| zext_ln186_4_reg_627|   258  |
| zext_ln186_5_reg_669|   258  |
| zext_ln186_6_reg_674|   258  |
| zext_ln186_7_reg_727|   258  |
| zext_ln186_8_reg_732|   258  |
+---------------------+--------+
|        Total        |  8509  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_137 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_137 |  p1  |   2  |  257 |   514  ||    9    |
| grp_fu_143 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_164 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_186 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_277 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_277 |  p1  |   2  |  257 |   514  ||    9    |
| grp_fu_287 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_309 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_348 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_348 |  p1  |   2  |  257 |   514  ||    9    |
| grp_fu_375 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_380 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_430 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_441 |  p0  |   2  |  257 |   514  ||    9    |
| grp_fu_441 |  p1  |   2  |  257 |   514  ||    9    |
| grp_fu_462 |  p0  |   2  |  257 |   514  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  8738  ||  26.996 ||   153   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  9280  |  5962  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   26   |    -   |   153  |
|  Register |    -   |  8509  |    -   |
+-----------+--------+--------+--------+
|   Total   |   26   |  17789 |  6115  |
+-----------+--------+--------+--------+
