/**
 * Copyright (c) 2017 Jean-Christophe Dubois
 * All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2, or (at your option)
 * any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 *
 * @file
 * @author Jean-Christophe Dubois (jcd@tribudubois.net)
 * @brief
 */

#ifndef __MOTH_SPARC_MMU_H__
#define __MOTH_SPARC_MMU_H__

#include <types.h>

#ifdef __cplusplus
extern "C" {
#endif

/**
 * @{
 * @name PTD/PTE ET field
 * (cf SPARC V8 Manual, page 247)
 */
#define MM_ET_INVALID 0x0 /**< Invalid */
#define MM_ET_PTD 0x1     /**< Page Table Descriptor */
#define MM_ET_PTE 0x2     /**< Page Table Entry */
/** @} */

/**
 * @{
 * @name PTE ACC field
 * Acces permisions. (cf SPARC V8 Manual, page 248)
 */
#define MM_ACC_R (0x0 << 2)      /**< All Read only */
#define MM_ACC_RW (0x1 << 2)     /**< All Read Write */
#define MM_ACC_RE (0x2 << 2)     /**< All Read Execute */
#define MM_ACC_RWE (0x3 << 2)    /**< All Read Write Execute */
#define MM_ACC_E (0x4 << 2)      /**< All Execute only */
#define MM_ACC_R_S_RW (0x5 << 2) /**< User Read only, Supervisor Read Write */

#define MM_ACC_S_RE (0x6 << 2)  /**< Supervisor Read Execute */
#define MM_ACC_S_RWE (0x7 << 2) /**< Supervisor Read Write Execute */
/** @} */

/**
 * @{
 * @name PTE misc fields
 * (cf SPARC V8 Manual, page 248)
 */
#define MM_CACHEABLE (1 << 7)
#define MM_NOCACHE (0 << 7)
#define MM_MODIFIED (1 << 6)
#define MM_REFERENCED (1 << 5)
/** @} */

/**
 * @{
 * @name MMU levels utils
 */

#define MM_LVL3_ENTRIES_NBR 64 /**< Number of entries in 3rd level table */
#define MM_LVL3_PAGE_SIZE (4 * 1024) /**< 4 KiloBytes */

#define MM_LVL2_ENTRIES_NBR 64 /**< Number of entries in 2nd level table */
#define MM_LVL2_PAGE_SIZE                                                      \
  (MM_LVL3_ENTRIES_NBR * MM_LVL3_PAGE_SIZE) /**< 256 KiloBytes */

#define MM_LVL1_ENTRIES_NBR 256 /**< Number of entries in 1st level table */
#define MM_LVL1_PAGE_SIZE                                                      \
  (MM_LVL2_ENTRIES_NBR * MM_LVL2_PAGE_SIZE) /**< 16 MegaBytes */

#define MM_LVL0_CTX_NBR 256 /**< Maximum number of contexts */
/** @} */

/**
 * @{
 * @name MMU ASI and registers
 */
#define ASI_LEON_DFLUSH 0x11  /* not sparc v8 compliant */
#define ASI_LEON_MMUREGS 0x19 /* not sparc v8 compliant */
#define MMU_CTRL_REG 0x00000000
#define MMU_CTXTBL_PTR 0x00000100
#define MMU_CTX_REG 0x00000200
#define MMU_FAULT_STATUS 0x00000300
#define MMU_FAULT_ADDR 0x00000400
/** @} */

#define MMU_CTRL_REG_ENABLE 0x01

void os_arch_mmu_table_init(void);

uint32_t *os_arch_mmu_get_ctx_table(void);

#ifdef __cplusplus
}
#endif

#endif /* !__MOTH_SPARC_MMU_H__ */
