Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Aug  9 13:30:15 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPU_TEST_timing_summary_routed.rpt -pb GPU_TEST_timing_summary_routed.pb -rpx GPU_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : GPU_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.945        0.000                      0                  104        0.215        0.000                      0                  104        3.000        0.000                       0                  2386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_65M_clk_wiz_0   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_65M_clk_wiz_0         3.945        0.000                      0                  104        0.215        0.000                      0                  104        6.442        0.000                       0                  2382  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65M_clk_wiz_0
  To Clock:  clk_65M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 GPU/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.296ns  (logic 1.768ns (15.651%)  route 9.528ns (84.349%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 13.841 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.624    -0.888    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y28          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  GPU/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=186, routed)         1.299     0.867    GPU/inst/timing_generator/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  GPU/inst/timing_generator/vcount[8]_i_2/O
                         net (fo=11, routed)          0.537     1.528    GPU/inst/timing_generator/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I3_O)        0.124     1.652 f  GPU/inst/timing_generator/vcount[9]_i_5/O
                         net (fo=1, routed)           0.263     1.915    GPU/inst/timing_generator/vcount[9]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.039 f  GPU/inst/timing_generator/vcount[9]_i_4/O
                         net (fo=28, routed)          1.339     3.377    GPU/inst/timing_generator/vcount[9]_i_4_n_0
    SLICE_X5Y47          LUT3 (Prop_lut3_I1_O)        0.118     3.495 r  GPU/inst/timing_generator/texture_data_reg_6144_6207_6_8_i_1/O
                         net (fo=96, routed)          2.066     5.561    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7552_7615_6_8/ADDRA5
    SLICE_X2Y77          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.326     5.887 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7552_7615_6_8/RAMA/O
                         net (fo=1, routed)           1.159     7.046    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7552_7615_6_8_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.124     7.170 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[6]_i_30/O
                         net (fo=1, routed)           0.633     7.803    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[6]_i_30_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I3_O)        0.124     7.927 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[6]_i_8/O
                         net (fo=1, routed)           1.438     9.366    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[6]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124     9.490 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[6]_i_3/O
                         net (fo=1, routed)           0.795    10.285    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[6]_i_3_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.124    10.409 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    10.409    GPU/inst/block_generator/D[6]
    SLICE_X9Y48          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.451    13.841    GPU/inst/block_generator/vga_clk
    SLICE_X9Y48          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[6]/C
                         clock pessimism              0.564    14.404    
                         clock uncertainty           -0.079    14.325    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.029    14.354    GPU/inst/block_generator/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 GPU/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.949ns  (logic 1.959ns (17.892%)  route 8.990ns (82.108%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 13.837 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.624    -0.888    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y28          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  GPU/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=186, routed)         1.299     0.867    GPU/inst/timing_generator/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  GPU/inst/timing_generator/vcount[8]_i_2/O
                         net (fo=11, routed)          0.537     1.528    GPU/inst/timing_generator/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I3_O)        0.124     1.652 r  GPU/inst/timing_generator/vcount[9]_i_5/O
                         net (fo=1, routed)           0.263     1.915    GPU/inst/timing_generator/vcount[9]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.039 r  GPU/inst/timing_generator/vcount[9]_i_4/O
                         net (fo=28, routed)          1.059     3.098    GPU/inst/timing_generator/vcount[9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     3.222 r  GPU/inst/timing_generator/block_data_reg_0_63_6_8_i_1/O
                         net (fo=120, routed)         0.577     3.799    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_320_383_12_14/ADDRA5
    SLICE_X6Y29          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     3.923 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_320_383_12_14/RAMA/O
                         net (fo=1, routed)           0.808     4.732    GPU/inst/timing_generator/rgb_out[11]_i_37_4
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.124     4.856 r  GPU/inst/timing_generator/rgb_out[11]_i_66/O
                         net (fo=1, routed)           1.172     6.027    GPU/inst/timing_generator/rgb_out[11]_i_66_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.151 r  GPU/inst/timing_generator/rgb_out[11]_i_37/O
                         net (fo=1, routed)           0.000     6.151    GPU/inst/timing_generator/rgb_out[11]_i_37_n_0
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     6.363 r  GPU/inst/timing_generator/rgb_out_reg[11]_i_14/O
                         net (fo=24, routed)          2.304     8.667    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out_reg[0]_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I4_O)        0.299     8.966 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[10]_i_2/O
                         net (fo=1, routed)           0.972     9.938    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[10]_i_2_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124    10.062 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    10.062    GPU/inst/block_generator/D[10]
    SLICE_X28Y45         FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.447    13.837    GPU/inst/block_generator/vga_clk
    SLICE_X28Y45         FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[10]/C
                         clock pessimism              0.564    14.400    
                         clock uncertainty           -0.079    14.321    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.029    14.350    GPU/inst/block_generator/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 GPU/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.936ns  (logic 1.572ns (14.375%)  route 9.364ns (85.625%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 13.838 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.624    -0.888    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y28          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  GPU/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=186, routed)         1.299     0.867    GPU/inst/timing_generator/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  GPU/inst/timing_generator/vcount[8]_i_2/O
                         net (fo=11, routed)          0.537     1.528    GPU/inst/timing_generator/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I3_O)        0.124     1.652 f  GPU/inst/timing_generator/vcount[9]_i_5/O
                         net (fo=1, routed)           0.263     1.915    GPU/inst/timing_generator/vcount[9]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.039 f  GPU/inst/timing_generator/vcount[9]_i_4/O
                         net (fo=28, routed)          2.212     4.251    GPU/inst/timing_generator/vcount[9]_i_4_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.375 r  GPU/inst/timing_generator/texture_data_reg_2048_2111_9_11_i_1/O
                         net (fo=96, routed)          1.273     5.648    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_3776_3839_9_11/ADDRA5
    SLICE_X34Y66         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     5.772 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_3776_3839_9_11/RAMA/O
                         net (fo=1, routed)           0.798     6.571    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_3776_3839_9_11_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.695 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[9]_i_13/O
                         net (fo=1, routed)           1.224     7.919    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[9]_i_13_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.043 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[9]_i_4/O
                         net (fo=1, routed)           0.854     8.897    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[9]_i_4_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I0_O)        0.124     9.021 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[9]_i_2/O
                         net (fo=1, routed)           0.903     9.924    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[9]_i_2_n_0
    SLICE_X28Y48         LUT4 (Prop_lut4_I1_O)        0.124    10.048 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000    10.048    GPU/inst/block_generator/D[9]
    SLICE_X28Y48         FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.448    13.838    GPU/inst/block_generator/vga_clk
    SLICE_X28Y48         FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[9]/C
                         clock pessimism              0.564    14.401    
                         clock uncertainty           -0.079    14.322    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)        0.029    14.351    GPU/inst/block_generator/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 GPU/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 1.572ns (14.456%)  route 9.302ns (85.544%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 13.837 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.624    -0.888    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y28          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  GPU/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=186, routed)         1.299     0.867    GPU/inst/timing_generator/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  GPU/inst/timing_generator/vcount[8]_i_2/O
                         net (fo=11, routed)          0.537     1.528    GPU/inst/timing_generator/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I3_O)        0.124     1.652 f  GPU/inst/timing_generator/vcount[9]_i_5/O
                         net (fo=1, routed)           0.263     1.915    GPU/inst/timing_generator/vcount[9]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.039 f  GPU/inst/timing_generator/vcount[9]_i_4/O
                         net (fo=28, routed)          2.212     4.251    GPU/inst/timing_generator/vcount[9]_i_4_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.375 r  GPU/inst/timing_generator/texture_data_reg_2048_2111_9_11_i_1/O
                         net (fo=96, routed)          1.123     5.498    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2432_2495_9_11/ADDRC5
    SLICE_X38Y63         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     5.622 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2432_2495_9_11/RAMC/O
                         net (fo=1, routed)           0.985     6.608    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2432_2495_9_11_n_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.732 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.968     7.700    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[11]_i_29_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.124     7.824 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.952     8.776    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[11]_i_11_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.900 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[11]_i_4/O
                         net (fo=1, routed)           0.963     9.863    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[11]_i_4_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     9.987 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[11]_i_2/O
                         net (fo=1, routed)           0.000     9.987    GPU/inst/block_generator/D[11]
    SLICE_X28Y45         FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.447    13.837    GPU/inst/block_generator/vga_clk
    SLICE_X28Y45         FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[11]/C
                         clock pessimism              0.564    14.400    
                         clock uncertainty           -0.079    14.321    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.031    14.352    GPU/inst/block_generator/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 GPU/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.710ns  (logic 1.959ns (18.292%)  route 8.751ns (81.708%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 13.842 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.624    -0.888    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y28          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  GPU/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=186, routed)         1.299     0.867    GPU/inst/timing_generator/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  GPU/inst/timing_generator/vcount[8]_i_2/O
                         net (fo=11, routed)          0.537     1.528    GPU/inst/timing_generator/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I3_O)        0.124     1.652 r  GPU/inst/timing_generator/vcount[9]_i_5/O
                         net (fo=1, routed)           0.263     1.915    GPU/inst/timing_generator/vcount[9]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.039 r  GPU/inst/timing_generator/vcount[9]_i_4/O
                         net (fo=28, routed)          1.059     3.098    GPU/inst/timing_generator/vcount[9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     3.222 r  GPU/inst/timing_generator/block_data_reg_0_63_6_8_i_1/O
                         net (fo=120, routed)         0.577     3.799    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_320_383_12_14/ADDRA5
    SLICE_X6Y29          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     3.923 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_320_383_12_14/RAMA/O
                         net (fo=1, routed)           0.808     4.732    GPU/inst/timing_generator/rgb_out[11]_i_37_4
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.124     4.856 r  GPU/inst/timing_generator/rgb_out[11]_i_66/O
                         net (fo=1, routed)           1.172     6.027    GPU/inst/timing_generator/rgb_out[11]_i_66_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.151 r  GPU/inst/timing_generator/rgb_out[11]_i_37/O
                         net (fo=1, routed)           0.000     6.151    GPU/inst/timing_generator/rgb_out[11]_i_37_n_0
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     6.363 r  GPU/inst/timing_generator/rgb_out_reg[11]_i_14/O
                         net (fo=24, routed)          2.238     8.601    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out_reg[0]_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I4_O)        0.299     8.900 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[8]_i_3/O
                         net (fo=1, routed)           0.798     9.698    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[8]_i_3_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.822 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000     9.822    GPU/inst/block_generator/D[8]
    SLICE_X11Y48         FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.452    13.842    GPU/inst/block_generator/vga_clk
    SLICE_X11Y48         FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[8]/C
                         clock pessimism              0.564    14.405    
                         clock uncertainty           -0.079    14.326    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.029    14.355    GPU/inst/block_generator/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 GPU/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.671ns  (logic 1.959ns (18.358%)  route 8.712ns (81.642%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 13.841 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.624    -0.888    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y28          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  GPU/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=186, routed)         1.299     0.867    GPU/inst/timing_generator/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  GPU/inst/timing_generator/vcount[8]_i_2/O
                         net (fo=11, routed)          0.537     1.528    GPU/inst/timing_generator/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I3_O)        0.124     1.652 r  GPU/inst/timing_generator/vcount[9]_i_5/O
                         net (fo=1, routed)           0.263     1.915    GPU/inst/timing_generator/vcount[9]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.039 r  GPU/inst/timing_generator/vcount[9]_i_4/O
                         net (fo=28, routed)          1.059     3.098    GPU/inst/timing_generator/vcount[9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     3.222 r  GPU/inst/timing_generator/block_data_reg_0_63_6_8_i_1/O
                         net (fo=120, routed)         0.577     3.799    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_320_383_12_14/ADDRA5
    SLICE_X6Y29          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     3.923 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_320_383_12_14/RAMA/O
                         net (fo=1, routed)           0.808     4.732    GPU/inst/timing_generator/rgb_out[11]_i_37_4
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.124     4.856 r  GPU/inst/timing_generator/rgb_out[11]_i_66/O
                         net (fo=1, routed)           1.172     6.027    GPU/inst/timing_generator/rgb_out[11]_i_66_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.151 r  GPU/inst/timing_generator/rgb_out[11]_i_37/O
                         net (fo=1, routed)           0.000     6.151    GPU/inst/timing_generator/rgb_out[11]_i_37_n_0
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     6.363 r  GPU/inst/timing_generator/rgb_out_reg[11]_i_14/O
                         net (fo=24, routed)          2.148     8.512    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out_reg[0]_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I4_O)        0.299     8.811 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[7]_i_3/O
                         net (fo=1, routed)           0.849     9.659    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[7]_i_3_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.124     9.783 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000     9.783    GPU/inst/block_generator/D[7]
    SLICE_X9Y48          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.451    13.841    GPU/inst/block_generator/vga_clk
    SLICE_X9Y48          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[7]/C
                         clock pessimism              0.564    14.404    
                         clock uncertainty           -0.079    14.325    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.031    14.356    GPU/inst/block_generator/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 GPU/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.578ns  (logic 1.572ns (14.861%)  route 9.006ns (85.139%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 13.823 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.624    -0.888    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y28          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  GPU/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=186, routed)         1.299     0.867    GPU/inst/timing_generator/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  GPU/inst/timing_generator/vcount[8]_i_2/O
                         net (fo=11, routed)          0.537     1.528    GPU/inst/timing_generator/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I3_O)        0.124     1.652 f  GPU/inst/timing_generator/vcount[9]_i_5/O
                         net (fo=1, routed)           0.263     1.915    GPU/inst/timing_generator/vcount[9]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.039 f  GPU/inst/timing_generator/vcount[9]_i_4/O
                         net (fo=28, routed)          1.108     3.146    GPU/inst/timing_generator/vcount[9]_i_4_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.124     3.270 r  GPU/inst/timing_generator/vcount[0]_i_1/O
                         net (fo=97, routed)          1.542     4.812    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_3776_3839_0_2/ADDRC5
    SLICE_X6Y3           RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     4.936 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_3776_3839_0_2/RAMC/O
                         net (fo=1, routed)           1.138     6.074    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_3776_3839_0_2_n_2
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[2]_i_13/O
                         net (fo=1, routed)           0.812     7.010    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[2]_i_13_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124     7.134 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[2]_i_4/O
                         net (fo=1, routed)           1.224     8.358    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[2]_i_4_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.482 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[2]_i_2/O
                         net (fo=1, routed)           1.084     9.566    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[2]_i_2_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.690 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.690    GPU/inst/block_generator/D[2]
    SLICE_X9Y25          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.433    13.823    GPU/inst/block_generator/vga_clk
    SLICE_X9Y25          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[2]/C
                         clock pessimism              0.564    14.386    
                         clock uncertainty           -0.079    14.307    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)        0.031    14.338    GPU/inst/block_generator/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 GPU/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.768ns (16.795%)  route 8.759ns (83.205%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 13.833 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.624    -0.888    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y28          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  GPU/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=186, routed)         1.299     0.867    GPU/inst/timing_generator/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  GPU/inst/timing_generator/vcount[8]_i_2/O
                         net (fo=11, routed)          0.537     1.528    GPU/inst/timing_generator/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I3_O)        0.124     1.652 f  GPU/inst/timing_generator/vcount[9]_i_5/O
                         net (fo=1, routed)           0.263     1.915    GPU/inst/timing_generator/vcount[9]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.039 f  GPU/inst/timing_generator/vcount[9]_i_4/O
                         net (fo=28, routed)          1.821     3.860    GPU/inst/timing_generator/vcount[9]_i_4_n_0
    SLICE_X35Y30         LUT3 (Prop_lut3_I1_O)        0.118     3.978 r  GPU/inst/timing_generator/texture_data_reg_0_63_3_5_i_1/O
                         net (fo=96, routed)          1.061     5.039    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_896_959_3_5/ADDRA5
    SLICE_X30Y22         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.326     5.365 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_896_959_3_5/RAMA/O
                         net (fo=1, routed)           0.935     6.299    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_896_959_3_5_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.423 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[3]_i_24/O
                         net (fo=1, routed)           0.796     7.220    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[3]_i_24_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.344 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[3]_i_7/O
                         net (fo=1, routed)           1.192     8.536    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[3]_i_7_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[3]_i_2/O
                         net (fo=1, routed)           0.856     9.516    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[3]_i_2_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I1_O)        0.124     9.640 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.640    GPU/inst/block_generator/D[3]
    SLICE_X9Y33          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.443    13.833    GPU/inst/block_generator/vga_clk
    SLICE_X9Y33          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[3]/C
                         clock pessimism              0.564    14.396    
                         clock uncertainty           -0.079    14.317    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.029    14.346    GPU/inst/block_generator/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 GPU/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 1.572ns (15.194%)  route 8.774ns (84.806%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 13.823 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.624    -0.888    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y28          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  GPU/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=186, routed)         1.299     0.867    GPU/inst/timing_generator/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  GPU/inst/timing_generator/vcount[8]_i_2/O
                         net (fo=11, routed)          0.537     1.528    GPU/inst/timing_generator/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I3_O)        0.124     1.652 f  GPU/inst/timing_generator/vcount[9]_i_5/O
                         net (fo=1, routed)           0.263     1.915    GPU/inst/timing_generator/vcount[9]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.039 f  GPU/inst/timing_generator/vcount[9]_i_4/O
                         net (fo=28, routed)          1.116     3.155    GPU/inst/timing_generator/vcount[9]_i_4_n_0
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     3.279 r  GPU/inst/timing_generator/texture_data_reg_6144_6207_0_2_i_2/O
                         net (fo=96, routed)          1.707     4.986    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7104_7167_0_2/ADDRA5
    SLICE_X30Y9          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     5.110 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7104_7167_0_2/RAMA/O
                         net (fo=1, routed)           1.134     6.244    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7104_7167_0_2_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.368 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[0]_i_32/O
                         net (fo=1, routed)           1.092     7.460    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[0]_i_32_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.584 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[0]_i_9/O
                         net (fo=1, routed)           1.058     8.643    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[0]_i_9_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.767 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[0]_i_3/O
                         net (fo=1, routed)           0.568     9.335    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[0]_i_3_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I3_O)        0.124     9.459 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.459    GPU/inst/block_generator/D[0]
    SLICE_X9Y25          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.433    13.823    GPU/inst/block_generator/vga_clk
    SLICE_X9Y25          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[0]/C
                         clock pessimism              0.564    14.386    
                         clock uncertainty           -0.079    14.307    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)        0.031    14.338    GPU/inst/block_generator/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 GPU/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.270ns  (logic 1.572ns (15.306%)  route 8.698ns (84.694%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 13.823 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.624    -0.888    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y28          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  GPU/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=186, routed)         1.299     0.867    GPU/inst/timing_generator/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  GPU/inst/timing_generator/vcount[8]_i_2/O
                         net (fo=11, routed)          0.537     1.528    GPU/inst/timing_generator/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I3_O)        0.124     1.652 f  GPU/inst/timing_generator/vcount[9]_i_5/O
                         net (fo=1, routed)           0.263     1.915    GPU/inst/timing_generator/vcount[9]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     2.039 f  GPU/inst/timing_generator/vcount[9]_i_4/O
                         net (fo=28, routed)          1.108     3.146    GPU/inst/timing_generator/vcount[9]_i_4_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.124     3.270 r  GPU/inst/timing_generator/vcount[0]_i_1/O
                         net (fo=97, routed)          2.075     5.346    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_4032_4095_0_2/ADDRB5
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     5.470 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_4032_4095_0_2/RAMB/O
                         net (fo=1, routed)           0.638     6.108    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_4032_4095_0_2_n_1
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     6.232 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[1]_i_12/O
                         net (fo=1, routed)           0.778     7.009    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[1]_i_12_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.133 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[1]_i_4/O
                         net (fo=1, routed)           1.005     8.138    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[1]_i_4_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124     8.262 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[1]_i_2/O
                         net (fo=1, routed)           0.997     9.259    GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[1]_i_2_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.383 r  GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.383    GPU/inst/block_generator/D[1]
    SLICE_X9Y25          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        1.433    13.823    GPU/inst/block_generator/vga_clk
    SLICE_X9Y25          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[1]/C
                         clock pessimism              0.564    14.386    
                         clock uncertainty           -0.079    14.307    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)        0.029    14.336    GPU/inst/block_generator/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  4.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 GPU/inst/timing_generator/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/timing_generator/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.091%)  route 0.134ns (41.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.589    -0.592    GPU/inst/timing_generator/vga_clk
    SLICE_X4Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  GPU/inst/timing_generator/hcount_reg[8]/Q
                         net (fo=200, routed)         0.134    -0.317    GPU/inst/timing_generator/hcount_reg[9]_0[8]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.045    -0.272 r  GPU/inst/timing_generator/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.272    GPU/inst/timing_generator/hcount[10]_i_2_n_0
    SLICE_X5Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.858    -0.832    GPU/inst/timing_generator/vga_clk
    SLICE_X5Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[10]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.092    -0.487    GPU/inst/timing_generator/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 GPU/inst/timing_generator/hblank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/hblank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.390%)  route 0.192ns (57.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.589    -0.592    GPU/inst/timing_generator/vga_clk
    SLICE_X4Y35          FDRE                                         r  GPU/inst/timing_generator/hblank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  GPU/inst/timing_generator/hblank_out_reg/Q
                         net (fo=2, routed)           0.192    -0.260    GPU/inst/block_generator/hblank_timing
    SLICE_X3Y40          FDRE                                         r  GPU/inst/block_generator/hblank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.865    -0.825    GPU/inst/block_generator/vga_clk
    SLICE_X3Y40          FDRE                                         r  GPU/inst/block_generator/hblank_out_reg/C
                         clock pessimism              0.274    -0.550    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.070    -0.480    GPU/inst/block_generator/hblank_out_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 GPU/inst/timing_generator/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/timing_generator/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.295%)  route 0.157ns (45.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.589    -0.592    GPU/inst/timing_generator/vga_clk
    SLICE_X5Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  GPU/inst/timing_generator/hcount_reg[6]/Q
                         net (fo=203, routed)         0.157    -0.295    GPU/inst/timing_generator/hcount_reg[9]_0[6]
    SLICE_X4Y34          LUT4 (Prop_lut4_I2_O)        0.045    -0.250 r  GPU/inst/timing_generator/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    GPU/inst/timing_generator/hcount[8]_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.858    -0.832    GPU/inst/timing_generator/vga_clk
    SLICE_X4Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[8]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.091    -0.488    GPU/inst/timing_generator/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 GPU/inst/block_generator/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/text_generator/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.008%)  route 0.227ns (54.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.564    -0.617    GPU/inst/block_generator/vga_clk
    SLICE_X9Y38          FDRE                                         r  GPU/inst/block_generator/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  GPU/inst/block_generator/rgb_out_reg[4]/Q
                         net (fo=1, routed)           0.227    -0.249    GPU/inst/color_clocker/rgb_out_reg[11][4]
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.045    -0.204 r  GPU/inst/color_clocker/rgb_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.204    GPU/inst/text_generator/D[4]
    SLICE_X7Y38          FDRE                                         r  GPU/inst/text_generator/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.862    -0.828    GPU/inst/text_generator/vga_clk
    SLICE_X7Y38          FDRE                                         r  GPU/inst/text_generator/rgb_out_reg[4]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.091    -0.462    GPU/inst/text_generator/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 GPU/inst/timing_generator/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/timing_generator/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.588    -0.593    GPU/inst/timing_generator/vga_clk
    SLICE_X1Y31          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  GPU/inst/timing_generator/vcount_reg[8]/Q
                         net (fo=9, routed)           0.192    -0.261    GPU/inst/timing_generator/vcount[8]
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  GPU/inst/timing_generator/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    GPU/inst/timing_generator/vcount_nxt[8]
    SLICE_X1Y31          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.857    -0.833    GPU/inst/timing_generator/vga_clk
    SLICE_X1Y31          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091    -0.502    GPU/inst/timing_generator/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 GPU/inst/timing_generator/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/timing_generator/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.868%)  route 0.229ns (55.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.589    -0.592    GPU/inst/timing_generator/vga_clk
    SLICE_X5Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  GPU/inst/timing_generator/hcount_reg[10]/Q
                         net (fo=21, routed)          0.229    -0.223    GPU/inst/timing_generator/hcount_timing__0[10]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.045    -0.178 r  GPU/inst/timing_generator/vcount[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    GPU/inst/timing_generator/vcount_nxt[10]
    SLICE_X3Y33          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.859    -0.831    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y33          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[10]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092    -0.464    GPU/inst/timing_generator/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 GPU/inst/timing_generator/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/timing_generator/hblank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.946%)  route 0.210ns (53.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.589    -0.592    GPU/inst/timing_generator/vga_clk
    SLICE_X4Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  GPU/inst/timing_generator/hcount_reg[9]/Q
                         net (fo=199, routed)         0.210    -0.241    GPU/inst/timing_generator/hcount_reg[9]_0[9]
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  GPU/inst/timing_generator/hblank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.196    GPU/inst/timing_generator/hblank_nxt
    SLICE_X4Y35          FDRE                                         r  GPU/inst/timing_generator/hblank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.859    -0.831    GPU/inst/timing_generator/vga_clk
    SLICE_X4Y35          FDRE                                         r  GPU/inst/timing_generator/hblank_out_reg/C
                         clock pessimism              0.253    -0.577    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.091    -0.486    GPU/inst/timing_generator/hblank_out_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 GPU/inst/timing_generator/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/timing_generator/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.589    -0.592    GPU/inst/timing_generator/vga_clk
    SLICE_X5Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  GPU/inst/timing_generator/hcount_reg[6]/Q
                         net (fo=203, routed)         0.216    -0.236    GPU/inst/timing_generator/hcount_reg[9]_0[6]
    SLICE_X5Y34          LUT2 (Prop_lut2_I1_O)        0.045    -0.191 r  GPU/inst/timing_generator/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    GPU/inst/timing_generator/hcount[6]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.858    -0.832    GPU/inst/timing_generator/vga_clk
    SLICE_X5Y34          FDRE                                         r  GPU/inst/timing_generator/hcount_reg[6]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.091    -0.501    GPU/inst/timing_generator/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 GPU/inst/timing_generator/vblank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/block_generator/vblank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.275%)  route 0.259ns (64.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.590    -0.591    GPU/inst/timing_generator/vga_clk
    SLICE_X3Y33          FDRE                                         r  GPU/inst/timing_generator/vblank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  GPU/inst/timing_generator/vblank_out_reg/Q
                         net (fo=2, routed)           0.259    -0.192    GPU/inst/block_generator/vblank_timing
    SLICE_X3Y40          FDRE                                         r  GPU/inst/block_generator/vblank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.865    -0.825    GPU/inst/block_generator/vga_clk
    SLICE_X3Y40          FDRE                                         r  GPU/inst/block_generator/vblank_out_reg/C
                         clock pessimism              0.253    -0.571    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.066    -0.505    GPU/inst/block_generator/vblank_out_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 GPU/inst/timing_generator/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            GPU/inst/timing_generator/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.927%)  route 0.202ns (47.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.588    -0.593    GPU/inst/timing_generator/vga_clk
    SLICE_X1Y31          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  GPU/inst/timing_generator/vcount_reg[7]/Q
                         net (fo=12, routed)          0.202    -0.263    GPU/inst/timing_generator/vcount[7]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.164 r  GPU/inst/timing_generator/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    GPU/inst/timing_generator/vcount_nxt[9]
    SLICE_X1Y32          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=2380, routed)        0.858    -0.832    GPU/inst/timing_generator/vga_clk
    SLICE_X1Y32          FDRE                                         r  GPU/inst/timing_generator/vcount_reg[9]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091    -0.487    GPU/inst/timing_generator/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65M_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y40      GPU/inst/block_generator/hblank_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y21      GPU/inst/block_generator/hcount_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y19      GPU/inst/block_generator/hcount_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y21      GPU/inst/block_generator/hcount_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y21      GPU/inst/block_generator/hcount_out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y25      GPU/inst/block_generator/rgb_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X28Y45     GPU/inst/block_generator/rgb_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X28Y45     GPU/inst/block_generator/rgb_out_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X34Y50     GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_6976_7039_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X46Y47     GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_5312_5375_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X46Y47     GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_5312_5375_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X14Y62     GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7040_7103_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X14Y62     GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7040_7103_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X14Y62     GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7040_7103_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X6Y72      GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7616_7679_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X6Y72      GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_7616_7679_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X46Y47     GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_5312_5375_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X46Y47     GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_5312_5375_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X6Y19      GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X6Y19      GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X6Y19      GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X6Y19      GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X6Y19      GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X6Y19      GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X6Y19      GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X6Y19      GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X10Y33     GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X10Y33     GPU/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



