{"vcs1":{"timestamp_begin":1730656301.953531670, "rt":2.23, "ut":0.51, "st":0.35}}
{"vcselab":{"timestamp_begin":1730656304.295740547, "rt":1.13, "ut":0.27, "st":0.24}}
{"link":{"timestamp_begin":1730656305.502863082, "rt":0.35, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730656301.011292449}
{"VCS_COMP_START_TIME": 1730656301.011292449}
{"VCS_COMP_END_TIME": 1730656367.519496504}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331716}}
{"stitch_vcselab": {"peak_mem": 223372}}
