$date
	Sun Nov  5 15:55:23 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Verilog_104_148 $end
$var wire 1 ! internal_light $end
$var wire 1 " light_left $end
$var wire 1 # light_right $end
$var reg 1 $ clk $end
$var reg 4 % door [0:3] $end
$var reg 1 & key $end
$var reg 2 ' select_ext [0:1] $end
$var reg 2 ( select_int [0:1] $end
$scope module car_lights $end
$var wire 1 ) clk $end
$var wire 4 * door [0:3] $end
$var wire 1 + key $end
$var wire 1 ! light $end
$var wire 1 " light_left $end
$var wire 1 # light_right $end
$var wire 2 , select_ext [0:1] $end
$var wire 2 - select_int [0:1] $end
$scope module int_light $end
$var wire 4 . door [0:3] $end
$var wire 1 + key $end
$var wire 2 / select [0:1] $end
$var reg 1 0 light $end
$upscope $end
$scope module ext_light $end
$var wire 1 ) clk $end
$var wire 2 1 select [0:1] $end
$var reg 1 2 light_left $end
$var reg 1 3 light_right $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
b0 1
10
b0 /
b0 .
b0 -
b0 ,
0+
b0 *
1)
b0 (
b0 '
0&
b0 %
1$
0#
0"
1!
$end
#5000
0$
0)
#10000
1$
1)
#15000
0$
0)
#20000
1$
1)
#25000
0$
0)
#30000
1$
1)
#35000
0$
0)
#40000
13
1#
1$
1)
b1 '
b1 ,
b1 1
b1 (
b1 -
b1 /
b100 %
b100 *
b100 .
#45000
03
0#
0$
0)
#50000
13
1#
1$
1)
#55000
03
0#
0$
0)
#60000
13
1#
1$
1)
#65000
03
0#
0$
0)
#70000
13
1#
1$
1)
#75000
03
0#
0$
0)
#80000
12
1"
00
0!
1$
1)
b10 '
b10 ,
b10 1
b0 %
b0 *
b0 .
#85000
02
0"
0$
0)
#90000
12
1"
1$
1)
#95000
02
0"
0$
0)
#100000
12
1"
1$
1)
#105000
02
0"
0$
0)
#110000
12
1"
1$
1)
#115000
02
0"
0$
0)
#120000
10
1!
1$
1)
b0 '
b0 ,
b0 1
1&
1+
#125000
0$
0)
#130000
1$
1)
#135000
0$
0)
#140000
1$
1)
#145000
0$
0)
#150000
1$
1)
#155000
0$
0)
#160000
13
1#
12
1"
00
0!
1$
1)
b11 '
b11 ,
b11 1
b11 (
b11 -
b11 /
b101 %
b101 *
b101 .
#165000
03
0#
02
0"
0$
0)
#170000
13
1#
12
1"
1$
1)
#175000
03
0#
02
0"
0$
0)
#180000
13
1#
12
1"
1$
1)
#185000
03
0#
02
0"
0$
0)
#190000
13
1#
12
1"
1$
1)
#195000
03
0#
02
0"
0$
0)
#200000
13
1#
12
1"
1$
1)
