$date
	Tue Jun  2 15:15:45 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module read_data_memory_tb $end
$var wire 64 ! read_data [63:0] $end
$var reg 1 " MemRead $end
$var reg 1 # MemWrite $end
$var reg 64 $ address [63:0] $end
$var reg 6 % opcode [5:0] $end
$var reg 64 & write_data [63:0] $end
$scope module testerboi $end
$var wire 1 " MemRead $end
$var wire 1 # MemWrite $end
$var wire 64 ' address [63:0] $end
$var wire 6 ( opcode [5:0] $end
$var wire 64 ) write_data [63:0] $end
$var reg 64 * read_data [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b1101111111101001 )
b100110 (
b0 '
b1101111111101001 &
b100110 %
b0 $
1#
0"
bx !
$end
#10
b0 &
b0 )
b1101 $
b1101 '
b101100 %
b101100 (
#20
b1111111111 &
b1111111111 )
b1 $
b1 '
b100100 %
b100100 (
#30
b11101001 !
b11101001 *
b0 $
b0 '
b100010 %
b100010 (
0#
1"
#40
b0 !
b0 *
b1101 $
b1101 '
b101000 %
b101000 (
#50
b1111111111 !
b1111111111 *
b1 $
b1 '
b100000 %
b100000 (
#60
