.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, g++ 7.4.0-1ubuntu1~18.04.1 -O2)
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 5 0
000000000000000010
000000000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000001000000100
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001100
000100000000001100
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000010000011100110000000000000000
000000000000000000000010000000011011110000000000000000
001000000000000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
110100000000000000000110000000011101110000000000000000
110000000000000000000000000000011010110000000000000000
000000000000000001100000001001101101101001010101000000
000000000000000000010000000001001100010100100000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100011101001101000101001010100000000
000000000000000000000000000001011101010100100000000010
000000000000000000000011100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000011000111000011100000000000001000000000
000000000000000000100100000000100000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000100010110000001000000000000000000000
000000000100000000000000000000001001001000011000000000
000000000000000000000000001011001001000100100000000001
000000001110000000000010100000001000001000011000000000
000000000000000000000100001111001001000100100000000000
000000000110000000000000000000001001001000011000000000
000000000000000000000010111011001011000100100000000000
000000000000000000000010100000001000001000011000000000
000000000000000000000100001111001000000100100000000000
000000000000000000000000000000001001001000011000000000
000000000000000000000010111011001110000100100000000000
000000000000001101100000000011001001001000010000000000
000000000000000101000000000000101110001000010000000000
.logic_tile 7 1
000000000000000111100110010000011001110000000000000000
000000000000000000100011110000011010110000000000000000
001000000000001000000111111101111110100000000000000001
000000000000001101000010110101011011000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100011010000000000000000000000000000
000000000000001001100110110000011001110000000000000000
000000000000000001000010100000011010110000000000000000
000000000000001000000000001001001001101001010100000000
000000000000000001000000000001011011010100100000000000
000000000000000000000000001101001101101001010100000000
000000000000000000000000000111001011010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000010010100000000000000000000000000000
100000000000000111000100000000000000000000000000000000
.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
001000000000000000
000000000000000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 2
000000000000000000000000000001101100000000000000000000
000000000000000000000000001111111010111111000000000000
001000000000000000000110010000011000110000000000000000
000000000000000000000011110000011100110000000000000000
110000000000000001100000000111001101000110100000000000
010000000000000000000010110000101001000110100000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001100001101100010100000001100000000110000000000
000000000000000001000011000000011010000000110000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101100111010101101110000000010000000000
000000000000000000000011010000111110000000010000100000
010000000000000000000000000000001100000000110100000000
100000000000000000000000000000001011000000110000000000
.logic_tile 6 2
000010000000000011100110010101011000000110100000000000
000000000000000001100011111011101011001111110000000000
001000000000001001100110111001111011100000000000000000
000000000000000001000010000011111000000000000000000000
010000100000001011100111010000011001001100110000000000
010001000000000001100010100000011010110011000000000000
000000000000000001100110110000001011110000000000000000
000000000000000101000010000000011011110000000000000000
000000000000001000000000010000001111110000000000000000
000000000000001011000010000000001111110000000000000000
000000000000000001100000000011001010101001000100000000
000000000000000000100000000000001010101001000000000000
000000000000001000000000000001001000101001010100000000
000000000000000011000010110011011000010100100000000000
010000000000000000000110000101011001101001010100000000
100000000000000000000000001111001010010100100000000000
.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000101000000
010000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
.ramb_tile 3 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 3
000000000000000000000011010000001000000000110000000000
000000000000000001000110000000011111000000110001000000
001000000000001001100110000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
110000000000000011100011010000001001000000110000000011
010000000000000000000110000000011001000000110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110100001101100100000010000000000
000000000000000000000010011001111010000110100000000000
000100000000000000000111010001011101001001000000000000
000000001000000000000010001101011001000010100000000000
000000000000000000000111000001111010000000000100000100
000000000000000000000100001111011011010100100000100000
000000000000000000000000001001111000000000000101000100
000000000000000000000000001011011001010100100000000000
.logic_tile 6 3
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001001011101000010100000000
000000001110000000000000000000111111101000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 8 3
000000000000000000000011100101101001100000000010000010
000000000000000000000000000000111011100000000000000000
001000000000000000000000000000001010000011000000000000
000000000000000000000000000000011011000011000001100000
000000000000000000000110010000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000000000110011000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000000000000
.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110001000000
000000000000000000000000000000010000000011110000000000
.ramb_tile 10 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
111000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 4
010000000000000000000110010001100000000000001000000000
000000000000001101000010000000000000000000000000001000
001000000000000001100000010000000001000000001000000000
000000000000000000000010000000001011000000000000000000
110000000000000000000000000000001000000100101100000000
111000000000000000000000000001001001001000010000000000
000001000000000001100000010001001000000100100100000000
000010100000000000000010000000001001000100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000010
000000000000000000000000000000000000000011110000000000
000000000000000000000111000000011001000100100100000000
000000000000000000000000000001001001001000010000000001
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 5 4
010000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001010000000000101000000010000000000000000000000000000
000001000100000000100010000000000000000000000000000000
010011100000000111000110000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000000000000000000000000000000001010001111110000100111
000000000000000000000000000000001111001111110000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001111011000010100000100000000
000000001010000000000011101001101001000110000000100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000001011001111110000000100
000000000000000000000100000000001001001111110000000000
000000000000000001000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000111001100111110110000000000
000000000000000000000000000000011101111110110000000000
000000100000000000000111110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000000001000111100000011100110000000100000000
000000000000000000000000000000011111110000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 9 4
010000000000000000000011000001111000100000000000000000
000000000000000000000000001101101010000000000000000000
001001100000000011000110010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
110000000000001011000110110001001111100000000011000000
101000000000001111000110000000101001100000000010000100
000000000000000000000000010000011000001100110000000000
000000000000000000000010000000011001110011000010000000
000000001010000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000000000011010000000110101000000
000000000000000001000000000000011100000000110000000000
010000000000000000000000000011001110001001010101000000
101000000000000000000000000101001011000000000000000000
.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 4
000000000000000000000000000101000000000000001000000000
000000100000000000000011000000000000000000000000001000
000001000000000000000000000000000001000000001000000000
000010100000000000000000000000001110000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000011000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001001110011000001000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000001000000000010000001001001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000001101100000000000001000001100111000000000
000000000000000101000000000000001111110011000000000000
.logic_tile 12 4
010000000000000000000110101001101110001001010101000000
000010000000001111000000000101001011000000000000000000
001000001111000111100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000011011001101110001001010100000000
101000000000000000000110101101001011000000000000000000
000000000000000101100110100001001100001001010101000000
000000000000000000000000001001001100000000000000000000
000000000000000111100000000001101110001001010100100000
000000000000000011100000001111001011000000000000000000
000000000000000000000000000001001100001001010100100000
000000000000000000000000001101001100000000000000000000
000000000000000000000111101001101110001001010100000000
000000000000000011000100001001001011000000000000000000
010000000000000000000000000000000000000000000000000000
101001000000000000000000000000000000000000000000000000
.io_tile 13 4
000000000000000010
000000000000000000
000010000000000000
000011110000000001
000000000000000010
000000000000110000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 0 5
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
010000000000000000000110010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000001001100110010000000001000000001000000000
000000000000000001000010000000001111000000000000000000
010010100000000000000111000000001000000100101100000000
111000000000000000000000001011001001001000010000000000
000000000000000000000000000000001000000100101100000000
000000000000000000000000001111001001001000010000000000
000000000000000000000000010000001001000100101100000000
000000000000000000000010101011001000001000010000000000
000000000000000000000110100000001001000100101100000000
000000001100000000000000001111001000001000010000000000
000000000000000000000000010000001001000100101100000000
000000000000000000000010101011001001001000010000000010
010000000000000000000000010000001001000100101101000000
100000000000000000000010101111001001001000010000000000
.logic_tile 2 5
010000000000000011000010011001111000100000000001000000
000000000000000000000111110101011011000000000000000000
001000000000001101100110010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
010000000000000000000110110101101000100000000000000000
011000000000000000000010100000011111100000000000000100
000000000000001011100110000101111001100000000001000000
000000000000000001100000000001001000000000000000000000
000000000000000000000000010101011001100000000000000000
000000000000000000000010001101111001000000000010000000
000000000000000000000000000001111000100000000000100000
000000000000000000000000000001011011000000000000000000
000000000000000000000110000000011001000100100100000000
000000000000000000000000001011011001001000010000000000
010000000000000000000000000000011010000011110100000000
100000000000000000000000000000010000000011110000000000
.ramb_tile 3 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 5
010000000000000000000000000101001100100000000000000000
000000000000000000000011011101101100000000000000100000
000000000000000001000010000001011100100000000010000000
000000000000000000100111010111111010000000000011000000
000000000001001001000010100101111001000010000000000000
001000000000101111000010100101111110000000000000100000
000000000000000101000010101001111100000000010011000000
001000000000000011100110110101111010000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010100000001110111111000000000000
000000000000000000000010000000011101111111000001000000
000000000000001111100010100011111001110110100000000100
000000000000000111100000000111101011101001010000000000
000000000000000101100000000000011010111111000000000000
000000000000000000000000000000001101111111000000100000
.logic_tile 5 5
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001010100000000001000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
010000000010001000000000000101111001111101110000000000
011000001100000111000000000000101011111101110000000000
000000000010000011000010100000000000000000000000000000
000000001000000000000111110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000000000000000000000101111111111111100100100000
001000000000000000000000000101001001101001010000000011
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 6 5
010000000000001111100111010000011101000000110000000000
000000000000000001100110000000001111000000110000000001
001000000000001001100110000111111010000000010001000000
000000000000000001000000000000001011000000010000000000
000000000000000111100110000001111111000001000000000000
001000000000000000100011100000111100000001000000000100
001000100000000111000000001011111010010110100000000000
000000000000000000000000001011101011101001000000000000
000000000010000000000110100011011111000010000000000000
000000000000000000000000000000111100000010000000000100
000000000000001111000110110001001110000000010000000000
001000000000000101000011110000111000000000010000000000
000000000000000000000110100001101001010110100010000000
000000000000000000000000000001111000000000010000000000
000000000000000111000110111101001011101001010100000001
000000001000000000000010100001011100010111100000100000
.logic_tile 7 5
010000000000000000000110010101011001000000000000000000
000000000000000000000011110111001010000110100001000000
001000000000000011000110111001101001000000000000000000
000000000000001101000010000111011101000110100000000000
000000000000000001100110010011001010100000000000000000
001000000000001101000011100000011001100000000000000000
000000000000001011000110110011111010010110110100000000
000000000000000001100010000000011001010110110000000000
000000000000000011000000001101111001101001010100000000
000000000000000000100000000011011001010000000000000100
000000000000000000000111100000000000000000000000000000
001000001000001111000000000000000000000000000000000000
000000000000000111100011111001111010100000010100000000
000000000000000000100010100011111011010100000000000100
000000000000000000000000000101001110010110110100000000
001000000000001111000000000000011111010110110000000100
.logic_tile 8 5
010000000000001001000000011001011001001001010000000000
000000000000000001000010100001011100010110100000000000
001000000000000000000110000000000000000000000000000000
000000000000001001000011010000000000000000000000000000
000000000000000001000000010001101100001001010000000000
001000000000000000100010000000101010001001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001001011001100000000100100001
001000000000000001000000000101011011010110100000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000001111001000101000010100000010
000100000000000111000000000111011011000000000000000000
.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
.ramb_tile 10 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 5
010000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000010000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001101110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000001101000110100000001001001100111000000000
001000000000000101000000000000001001110011000000000001
.logic_tile 12 5
010000000000000101100000011001111010100000000000000000
000000000000000000000010000001111001000000000000000000
001000000000001001100110001101011000100000000000000000
000000000000000001000010100001111011000000000000100000
110000000000001111100110001111001101001001010100000000
101000000000000101100010101101101111000000000000000000
000000000000001101100111010011001111001001010100000000
000000000000000101000010000101101101000000000000000000
000000000000000011100000001111001101001001010100000000
000000000000000000100011100101101111000000000000000000
000000000000000000000111000011001111001001010100000000
000000000000000000000100000001101101000000000000000000
000000000000000011100000000111001101001001010100000000
000000000000000000100011100101101111000000000000000000
010000000000000000000111001011001111001001010100000000
101000000000000000000100000101101101000000000000000000
.io_tile 13 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000001001100110010000001000000100101100000000
000000000000000001000010000101001000001000010000010000
001000000000000000000000000000001000000100101100000000
000000000000000000000000001101001000001000010000000000
110000000000000001000000010000001000000100101100000000
010000000000000000100010010101001001001000010000000000
000000000000000000000000000101001000000100100100000000
000000000000000000000000000000001001000100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000010000011001001111110011000000
000000000000000000000011100000011010001111110010000000
010000000000001101100110110101001010100000000000000001
010000000000000101000010101101101010000000000000000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramt_tile 3 6
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 6
000000000000000001100000011101111000111101010000000000
000000000000000000000010001001001001111001110000000001
001000000000000001100000011101111011010000000000000000
000000000000001011100010000101101100101001010000000000
110000000000000011100110010000001101000000110000000000
010000000000000101100010000000011100000000110000000000
000000000000000011100110000000001000110000000000000000
000000000000001011000000000000011010110000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001001100000000001111000000000010000000001
000000000000001111000000000000101011000000010000000001
000000000000000000000000001101111000010100000100000000
000000000000000000000000001001001011000110000000000000
010000000000000000000000000000001010000000110110000011
100000000000000000000000000000001000000000110010000000
.logic_tile 5 6
000000000000000001100000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
001000000001000000000010001111111111010110100000000000
000000000000100000000100001111011010111111010000000000
000000100000000000000110000001111101001111110000000000
000000000000000000000000001101111011001001010000000000
001001000000001101100110000000001001000000110101000000
000010000000000001100000000000011111000000110000000011
001000000000000000000000001001011111110110100110100000
000000000000000000000000000101011100010000000000000000
000000000001011000000111000000000000000000000000000000
000000001000100001000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000011100111000101111111010110110100000000
000001000000000000100011101111111111101001010000000000
.logic_tile 6 6
000010100000000011000111011001001001000010000000000000
000001000000000000100010111101011000000000000000000010
001000000110001011100110011101011001010110100000000000
000000000000100101100110011011111010000001000000000000
110000000110001111000111000011011000010110100000000000
000000000000000111000000001001001011111111010000000000
000000000000001001100110000101101011100000000000000000
000000000000001001000100000000001111100000000000000000
000000000001001101000111101111011110011111110000000000
000000000000001011000100001101011010101001010000000000
000000000000001000000110010000001101110000000000000000
000000000000001111000011010000001001110000000010000000
000000000000001001110000000011001011000110100000000000
000000000000001011000000000000001101000110100001100000
010000000001001000010000001011101110010111100100000010
100000000000000001000010000111001101111111110000000000
.logic_tile 7 6
000000000000000111100010010001111010101001010000000000
000000000000001001100010000001111111010100100000000000
001000000000000001000010100011101111010100100000000000
000000000000001011000011100000101111010100100001000000
010010100000000001000010000001111001111101110000000000
010000000000000000100100000000101000111101110000000000
000000000001000001100010100001111010000010000000000000
000000000000000000000010000000001110000010000000000000
110000000000000000000110010001011100001001010000000000
110000000010000000000010010000011011001001010000000000
001000000101000000000010010101111000001001010000000000
000010000100000000000111000000111001001001010000000000
001000000000001011000111110001011100010110100000000000
000000000000001001100110101011011011100000000000000100
010000000001010000000110000111101010101001010100000010
100000000000000000000011001111101101111111100010000000
.logic_tile 8 6
000000000000000000000000001111011100010110100000000001
000000000000000000000010000001111111001001010000000000
001000000001001001100110010101111011000010000001000000
000000000000000001000010000000011011000010000000000100
000000000000000000000000000000001011110000000000000001
000000000000000000000010010000011001110000000000000000
000000000000000001100110010101111011000000000000100000
000000000000000000000010001011011011000010000000000000
000000000000000000000111101001111001000000000000000000
000000000000000000000000001011011001000010000000000000
000000000000000111100111001001011011100000010100000000
000001000000000000000010000011101001010100000000000100
000000000000000000000011011101011011100000010100000000
000000000000000000000011100111111010010100000000000100
000000000000000111110000001001011011110110110100000000
000000000000000000000000000011111011111101010000000100
.logic_tile 9 6
000000000000000000000111000000000000000000000000000000
000000001000001001000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000010000000000000000000000000000
100000000000000000100011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001001011001001010101000000
100000000000000000000000001101001010000000000000000000
.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 6
000000000000001001000000000000001001001100111000000000
000000000000000001100010000000001001110011000000010000
001000000000000000000110010000001000001100111000000000
000000000000000000000010000000001011110011000001000000
110000000000000000000000000000001000001100111000000000
100000000000000000000011000000001111110011000000000000
000000000000000000000010000000001001001100111001000000
000000000000000000000100000000001110110011000000000000
000000000000000001000000010000001001001100110000000000
000000000000000000100010100000001101110011000000000000
000000000000000000000000010001111111100000000000000000
000000000000000000000010101101101001000000000000000000
000000000000000000000110110111101110001001010100000000
000000000000000000000010100001111001000000000000000000
010000000000001101100000010101101100001001010100000000
100000000000000101000011000001111100000000000000000000
.logic_tile 12 6
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001000000000010001101011100000000000000000
000000000000000101000010000000111010100000000000000000
110000000000000011000110011001001011100000000000000100
100000000000000101100010100101001011000000000001100000
000000000000001101100111000111101000001001010100000000
000000000000000001000000001101111111000000000000000000
000000000000000000000000010011111110001001010100000000
000000000000000000000011000101101101000000000000000000
000000000000000000000111001111101000001001010100000000
000000000000000000000000001111111111000000000000000000
000000000000000000000000011011111110001001010100000000
000000000000000000000011000001101101000000000000000000
010000000000001000000111010000000000000000000000000000
100000000000000111000010010000000000000000000000000000
.io_tile 13 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000000
000000000000001111000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 7
000000000000000000000011100000001000111111000010000000
000000000000001001000100000000011000111111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 7
000000000000000000000000000111111101010110110000000000
000000000000010000000010010000101000010110110000000001
001000000000000000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000110000000011111001100110101000000
100000100000000000000111010000011001001100110000000010
.logic_tile 6 7
000000000000001001100111101101001100111000100000000000
000000000000001111000000001001111011010110100000000000
001000000000001101000110010101101110010110100000000000
000000000000001011000010001001011011000000010000000000
110000000000001011100010110111111001000010000000000000
000000000000000001000010000000001000000010000000000000
000000000000001001100110001101001101000110100001000000
000000000000000001000011001001111010010000100000000000
000000000000000000000110011011011001000000000000000000
000000000000000000000111011101101000101011010000000000
000000000000000000000000000101001010111111100100000100
000000000000000000000011100000011000111111100000000000
000000000000000000000110000000001010111111000100000000
000000000000000000000100000000001010111111000000000010
010000000000001000000000001001011101111110110100000000
100000000000001001000000001101011001101001010010000001
.logic_tile 7 7
000000000000000011100110000001011011000110100000000000
000000000000000000100011010000001011000110100000000010
001000000000001101000111000011011111000000010000000000
010000000000000001000000000000011100000000010000000000
010001000000001001100011100001101011010110000000000001
010010100000000011000111000000001011010110000000100000
000000000000001000000111010000011010110000000010000000
000000000000000011000011000000011010110000000001000000
000000000000000000000000001001111000101001010000000000
000000000000000111000011111011101011010100100000000000
000000000000000111000000000011011011111110110000100000
000000000000000000000011000000111011111110110000000000
000000000000000000000000000001001010010110000000000000
000000000000000000000000001101111010000000000000000000
010000000000000000000010000000011000111100110100000010
100000000000000000000000000000001001111100110000000000
.logic_tile 8 7
000000000000000000000000010000001110111111000000000000
000000000000000001000010000000011000111111000000100000
000000000000000101000010100000001100111111000000000001
000000000000000000000000000000001011111111000000000000
000000000000000000000110000000011101110000000000000000
000000000000000000000010000000001010110000000000000000
000000000000000011000010101011111011010110100000000000
000000001010000000000010101101111000101000010000000000
000000000000000000000000000011111110001001010000000000
000000000000000001000000000000111011001001010001000000
000000000000000001000111010001011111110110100000000000
000000000000000000010111100000011001110110100001000000
000000000000000000000000001111111001000011010000000000
000000000000000000000011000111001011000111000000000000
000000000000000001000110010000001001110000000000000000
000000000000001111000010000000011101110000000000000010
.logic_tile 9 7
000000000000010001000010100001100000000000001000000000
000000000000100000100110010000000000000000000000001000
001000000000000001000000000000000001000000001000000000
000000000000101101100000000000001011000000000000000000
010000000000000111000011100000000000000000001000000000
110000000000001001000000000000001010000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000111111000000000010
000000001000000000000000000000001010111111000000000001
000000000000000000000000000000011000110011000000000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000010000000
.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000001100000001000111100000000000000000000000000000
000000000000000000100110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000110000011111010000001000001000000
000000000000001101100000000000111001000001000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011011100000000000000000
000000000000000000000000000001101010000000000010000000
.ramt_tile 3 8
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 8
000000000000001111100000000001101101010110000000000000
000000000000001111000010000000011011010110000000000000
001000000000001001100110011001111111100000010000000000
000000000000000111000010001011011100010100000001000000
010000000000001001000110000011011001001111000000000000
100000000000000001000010011001011010001011100000000000
000000000000000001100010010011101010000000010000000000
000000000000000000000010000000101011000000010000000000
000000000000000001000111110011101100010110110010000000
000000000000000000100010000111101001101001010000000000
000000000000000011100110111011101100000110000100000000
000000000000001001000111101101011010000010101000000010
000000000000000001000000011001001100010100000100000001
000000000000000000000011101001011011000110000000000001
010000000000000000000110000001011101101001010100000000
100000000000000000000000001111001011010111100000000000
.logic_tile 5 8
000000001110001000000111001001011000101001110110000001
000000000000000011000010001001101100000000110000000000
001000000001010011100000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
010000000000011011100111000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000001010000000000000101001010101001110100000000
000000000000000000000000000101101101000000110000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000100000010000000000000000000000000000000000
000000000000000000000000000001011001101001110100000000
000000000000000000000000000001101001000000110010000010
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000010000000100000
000000000000000000000000000000000000000000000000000010
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000001000000000000000001111000000110100000000
000000000000000101000000000000001001000000110000000100
011000000001000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
.logic_tile 7 8
000000000000000000000110001001011010000000000000000010
000000000000000000000011100001111001010010100001000000
001000000000001001100000000111111101110110100010000000
000000001000000011000010101011011000101001010000000000
110000000000000011100010010001011010010010100000000000
000000000000000101100111100000111001010010100010000000
000000000000000111100110000111101111100001010000000000
000000000000010001100010010000001101100001010000000000
000000000000000111000111011011111010110110100000000000
000000000000000000100110001111001011101001010000000100
000000000001000011100111110000011010000000110000000001
000000000000100000000111110000001100000000110000000000
000000001110000111000000011111101010011111110100000000
000000000000000000100010001001111101101001010000000100
010000000000000011100111010101101010011111110100000000
100000000000000000000010000101101111101001010010000000
.logic_tile 8 8
000000001010000000000000011111011011000011010000000000
000000000000000000000011001101011000000111000000000010
001000000000001000010000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000110101111100110010111011111010111100000000000
000000000001001011100010100000101100010111100000000010
000000000000001001000010010101101000101001010000000000
000000000000000001000011000011011101000000100000000000
000000000000001111000111110101101010011111110100000000
000000000000001001000110011101011101101001010000000100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000010111101010011111110100000000
000000000000000111000011000011101010101001010000000100
010001000100001000000000010000000000000000000000000000
100000100000010111000010000000000000000000000000000000
.logic_tile 9 8
000000000000000111100000000101000000000000001000000000
000000000000001101100000000000100000000000000000001000
001000000000001001100000000000000001000000001000000000
000000000000000111000000000000001010000000000000000000
110000000000000000000000000000001000110011001000100000
010000000000000000000010110000001000110011000000000000
000000000000000000000110000000001001110011001000000000
000000000000001101000000000000001000110011000000000000
000000000000000000000000000000001000000011110000000000
000000001110000000000011100000000000000011110000000000
000010000000000000000000000000011010000011110000000000
000010000000000000000000000000010000000011110000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
010000000000000000000000000000000000000000000100000000
100000001000000000000000000001000000000010000000100000
.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110110100000
000000000000000000000000000000010000000011110100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 12 8
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 8
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000110001001100000000000000001000000001000000000
000000000000000001000000000000001010000000000000000000
110000000000000000000000001000001000000100101100000000
110000000000000000000000001101001001001000010000000000
000000000000001001100010100101101000000100100100000001
000000000000000001000000000000101001000100100000000000
000000000000000000000000001000011001000100100100000000
000000000000000000000000001101001000001000010000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 9
000000000000000001000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000000000000000000000001000001111110000000000
000000000000000000000010100000011000001111110001000000
000000000000000000000000000000011011000000110010000100
000000000000000000000000000000011001000000110000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 9
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001001100000010001101100101001110100000000
000000000000000001000011001101101000000000110000000000
010000000000000000000010110101101110101001110100000000
010000000000000000000010001101101101000000110000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000011101101111101001110100100000
000000000000000111000010001011101000000000110000000000
000000000000000000000000010001101101101001110100100000
000000000000000000000010000001101000000000110000000000
000000000000000000000000001101101111101001110101000000
000000000000000111000000000101101101000000110000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 6 9
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000001000000000000000000101000000
010000000000000000000000000101000000000010000000000000
000000000000001101100000001000000000000000000101000000
000000000000000101000000000101000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000001000000000000000000100000100
000000000000001011000000001101000000000010000000000000
010000000000000000000011101000000000000000000100000001
110000000000000011000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000000100000
.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 9
000000000000000000000011000000011000000011110000000000
000000000000000000000100000000000000000011110000000000
001000000000000011000011000101011011000010000000000000
000000000000000000100010101001111000000000000000000000
110000000000000000000111000000001000000011110000000000
110000000000000000000000000000010000000011110000000010
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111100000011000000011110000000000
000000000000000000000100000000010000000011110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000001101111100110000000000
000000000000000000000000000000001001111100110010000100
010000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000100000
.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 9
000000111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000010000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 10
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000000110101000000
000000000000000000000000000000011001000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 5 10
000000000000001011000010000101101011100000010000000000
000000000000000001100000001011111000010100000000000000
001000000000001000000000000001111000100000010000000000
000000000000000001000010011111101010010100000000000000
010000000000100001100000010001011011101001010100000000
100000000001001001000010000001001010010111100000000000
000000000000001011100000000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000000000000000000000010001011011101001010100000000
000000000000000000010010010101101010010111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 6 10
000000000000001001000111100001011111100000010000000000
000000000000001111000100000111001010010100000000000000
001000000000000001100000000101001110100000010000000000
000000000000000000000000000011011011010100000000000001
010000000000001001000111110001011000100000010000000000
100000000000001111100111110111001111010100000000000000
000000000000001001100111000101101010101001010100000000
000000000000000011000000001011111010010111100000000000
000000000000001111100010000101101000101001010110000000
000000000000000001000100000011011000010111100000000000
000000000000000000000000010011101010101001010100000000
000000000000000000000010111111111010010111100000000000
000000000000000111100110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
.logic_tile 7 10
000000000000000001100000011011011000100000010000000000
000000000000000000000011010011001011010100000000000000
001001000000001001100000001111001011100000010000000000
000000000000000011000000000111011010010100000000000000
010000000000001000000110001011011011100000010000000000
100000000000000001000010110011001101010100000000000010
000000000000001001000000000001101101101001010100000000
000000000000000001000000000001011100010111100000000000
000010100000000011100000001101001111101001010100000000
000001000000000000000010100101111110010111100000000000
000000000000001111000000000001001101101001010100000000
000000000000001111100010110101111100010111100000000000
000101000000000011100000000000000000000000000000000000
000110100000000000000010100000000000000000000000000000
010000000000001111000000000000000000000000000000000000
100000000000001111100000000000000000000000000000000000
.logic_tile 8 10
000001000000100001000000000001011011100000010000000000
000010000001011111100010110001011010010100000000000010
001000000000001001100000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
010000000000001001000000000001011001100000010000000000
100000000000000011000010110001001001010100000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000001101000101001010100000000
000000000000000000000000001111011110010111100001000000
000000000000001000000000010101001010101001010100000000
000000000000001111000010000101011100010111100000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101101111010000010000001000000
000000000000000000000000001001101100000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000001010000011110000100000
000010100000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110001000000
000000000000000000000000000000010000000011110000000000
.ramt_tile 10 10
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 10
000000000000000000000111000001100000000000001000000000
000000000000000000000011000000100000000000000000001000
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010100000000011000000000000001000110011001000000000
000001000000000000000000000000001001110011000000000000
000000000000000000000110000000001001110011001000000000
000000000000000000000011010000001011110011000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000011011110011000000000000
000000000000000000000000000000011111110011000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000001010000011110000000000
000000000000000000000010000000000000000011110000000000
.logic_tile 12 10
000000000000000000000110110001100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000001101100110100000000001000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000001100110010000000000000000001000000000
000000000000000000000011010000001001000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001001111111000000000000
000000000000000000000000000000001011111111000000000100
000000000000000000000000001111001101100000000000000000
000000000000001111000000000101011011000000000000000000
000000000000000000000000000000001011111100110000000000
000000000000000000000000000000001011111100110000000000
.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 11
000000000000001001100110000000011100000000110101000000
000000000000000001000000000000011000000000110000000000
001000000000000000000000000000011110000000110100000000
000000000000000000000000000000001000000000110000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000000110100000000
000000000000000000000000000000001001000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 5 11
000000000000001101100110100111111011001011100000000000
000000001000001011000000000000101011001011100000000000
001000000000000011100110110000000000000000000000000000
000000000000000000100110000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000110011111011001100000010000000000
000000000000000001000011100001111010010100000000000000
000000100000101000000000000001101000010100000100000000
000000000001000001000000000001111100000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000001011000101001010100000000
000000000000000000000000001101011000010111100000000010
010000000000000000000000001101101111101001010100000000
100000000000000000010010001101111000010110110000000000
.logic_tile 6 11
000000000000000000000011100000000000000000000000000000
000000000000001011000010000000000000000000000000000000
001000000000001111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000011000010010000000000000000000000000000
000000000000000111100110010011111010100000010000000000
000000000000000011100010001101011111010100000000000000
000000000000000000000110000001011011100000010000100000
000000000000000000000000001001111011010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110110101101011101001010100000000
000000000000000000000010010001001010010111100000000000
010000000000000000000000000111011001101001010100000000
100000000000000000000000001011101000010111100000000000
.logic_tile 7 11
000000000000000000000110010101101110000001000001000000
000000000000000000000010000000111100000001000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000001100000000110100000000
000000000000000000000000000000011001000000110000000000
000000000000000000000000010000001110000000110100000000
000000000000000000000010000000011001000000110000000000
000000000000001000000011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000001101000000110100000000
000000000000000000000010100000011001000000110000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
100000000000000000000000000000000000000010000001100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 11
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000001010000000010
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 6 12
010000000000000000000000000000011000000011110000000000
001000000000000000000000000000000000000011110000000000
111000000000001001100000000000011110000011110000000000
000000000000001111000000000000000000000011110000000000
010000000000001000000000000000001100000011110000000000
001000000000000001000000000000010000000011110000000000
000000000000000000000000000000011000000011110000000000
001000000000000000000000000000000000000011110000000000
000000000000000000000010100000011110000011110000000000
000000000000000000000100000000000000000011110000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
.logic_tile 7 12
010000000000001101100110100101000000000000001000000000
000000000000001011000000000000000000000000000000001000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000001000000000010000000000000000001000000000
001000000000000101000010100000001100000000000000000000
000000000000000000000000000000000000000000001000000000
001000000110000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000110110000001111000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001111000000000000000000
.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011001100110100000000
001000000000000000000000000000011001110011000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 12
000010000000000010
000010110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000011010000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 13
000000000000000000000110010001100000000000001000000000
001000000000000000000010000000000000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000000000001100010000000001110000000000000000000
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000010
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000111000000000000001001110011000000000000
.logic_tile 6 13
000000000000001000000111000000001010000011110000000000
000000000000001111000100000000010000000011110000000000
000000000000000101000110110000001110000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000110110000011000000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000001101011000000000000000000001
000000000000001101000000001111101000000010000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000010100000011110000011110000100000
000000000000000000000100000000000000000011110000000000
000000000000000000000111001001101010000000000000000010
000000000000001101000000001001111001000010000000000000
.logic_tile 7 13
000000000000000101100000000011000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000001000000000010000000001000000001000000000
000000000000001101000011010000001100000000000000000000
000000000000000000000000000011000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000101100011000111000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000000100100000000001101000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000001101000000000000001110000000000000000000
.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000110000000000100000
000000000000000000000000000000011011110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 13
010000000000000000000111100000011010110000000000000000
000000000000000000000000000000011011110000000000000001
001000000000000000000110010011111101000010000000000000
000000000000000000000010000111101100000000000001000000
000000000000001000000010100000001100000011110001000000
001000000000000001000100000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110110000011010110000000000000010
000000000000000000000110100000011011110000000000000000
000000000000001101100000010011011001000010000000000000
000000000000000101000010101001111001000000000001000000
000000000000000000000000000000001011000011000100000000
000000000000000101000000000000001001000011000100000000
010000000000000000000000000000011001000100100100000000
100000000000000000000000000101011001001000010100000000
.logic_tile 12 13
010000000000001000000110010101100000000000001000000000
000000000000000101000010000000100000000000000000001000
001000000000001001100110110000000001000000001000000000
000000000000000001000010000000001001000000000000000000
000000000000001000000000000000001000000100101100000000
001000000000000101000000000001001001001000010100000000
000000000000000000000000010000001000000100101110000000
000000000000000000000010100101001001001000010100000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000000001001000001000010100000000
000000000000000000000110000000001001000100101100000000
000000000000000000000000000101001000001000010100000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000000001001001001000010100000000
010000000000000000000000000000001001000100101100000000
100000000000000000000000000101001101001000010100000000
.io_tile 13 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110010000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 14
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
010000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 6 14
000000000000001000000111001011011101100000000000000010
000000000000000101000000001011101100000000000000000000
000000000000001101100110110000011000000011110000000000
000000000000000101000010100000010000000011110000000010
000000000000000101100110110000011110000011110000000000
000000000000000000000010100000000000000011110000000000
000000000000000101100000001001111001000000000000000000
000000000000000000000000001001101000000010000000000000
000000000000000000000110000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000011000000010000001010000011110000000000
000000000000000001000010000000000000000011110000000000
000000000000000000000000000101001000000000010000000000
000000000000000000000000001101111000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000001101000000000000000000000011110000000000
.logic_tile 7 14
000000000000000000000000010111100000000000001000000000
000000000000000000000010100000001111000000000000010000
000000000000000001000010100011100001000000001000000000
000000000000001101000110110000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000011100000001000000000000000000000
110000000000000000000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001111100000000000000001000000001000000000
000000000000000011100000000000001100000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000011000000000000001001000000000000000000
.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000010111101101000010000000000000
000000000000000000000010000011111110000000000000000000
000000000000001101000000001101111000100000000000000000
000000000000000001100000000101011011000000000000000000
000000000000000000000110101111011000100000000000000000
000000000000000101000000000011111110000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 12 14
000000000000001001100110010000001000000100101100000000
000000000000000001000010000011001000001000010100010000
001000000000001001100110010000001000000100101100000000
000000000000000001000010000111001000001000010100000000
000000000000000000000000000000001000000100101100000000
000000000000000000000000000011001001001000010100000000
000000000000000000000000000000001000000100101100000000
000000000000000000000000000111001001001000010100000000
000000000000001000000000000000001001000100101100000000
000000000000001001000000000011001000001000010100000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000000111001000001000010100000000
000000000000001000000000000000001001000100101100000000
000000000000001001000000000011001001001000010100000000
010000000000000000000000000000001001000100101100000000
100000000000000000000000000111001001001000010100000000
.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110000100000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 15
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010010
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
010000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000100
000000000000000000000000000000001001110011000000000010
000001000000000000000000000000001001001100111100000000
000010100000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
.logic_tile 6 15
000000000000001101100111111001011000000000000000000000
000000000000000101000110101001101101000010000000000000
000000000000000101100110110000001100000011110000000000
000000000000000011000010100000010000000011110000000000
000000000000001011100111000011011000000010000001000000
000000000000000001000000000000011100000010000000000000
000000000000001000000110000000001010000011110000000000
000000000000000101000000000000000000000011110000000000
000000000000000101000000001101011101100000000000000000
000000000000001101100010111101011000000000000000000000
000000000000000000000011000000001010000011110000000000
000000000000000000000000000000010000000011110000000010
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000001001001000000000010000000000
000000000000000000000000000101011000000000000000000000
.logic_tile 7 15
000000000000000000000110000000000001000000001000000000
000000000000000000000011000000001011000000000000010000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000000000011010000001000111100000000000000
000000000000000000000110100000000000111100000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000011000000000110000000000
000000000000000000000000000000001001000000110000000100
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001000000000000000001000000011110000000000
000000000000000111000000000000010000000011110000000000
.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100110111011111010100000000000000000
000000000000000101000010101011011101000000000000000000
000000000000000000000000001011101100000010000000000000
000000000000000000000000001011001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 15
000000000000001011100110010000001000000100101100000000
000000000000000001100010000101001000001000010100010000
001000000000001001100110010000001000000100101100000000
000000000000000001000010000001001100001000010100000000
000000000000000011100000000000001000000100101100000000
000000000000000000100000000101001001001000010100000000
000000000000000000000000000000001000000100101100000000
000000000000000000000000000001001001001000010100000000
000000000000000001100000000000001001000100101100000000
000000000000000000000000000101001000001000010100000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000000001001000001000010100000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000000101001001001000010100000000
010000000000000000000000000101001001000100100100000000
100000000000000000000000000000001001000100100100000000
.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 16
000000000000001001100000010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
010000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.sym 0 clk_in$2
.sym 1 SPI.C0.clk$2
.sym 2 count_SB_DFFE_Q_E$2
.sym 3 genStart.RST$2
.sym 4 SPI.C1.sdo_SB_DFFESS_Q_E$2
.sym 6 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O$2
.sym 7 clk_in$2$2
.sym 8 SPI.C0.hold_count_SB_DFFESR_Q_E$2
.sym 407 SPI.C0.break_count[2]
.sym 408 SPI.C0.break_count[3]
.sym 409 SPI.C0.break_count[4]
.sym 410 SPI.C0.break_count[5]
.sym 411 SPI.C0.break_count[6]
.sym 412 SPI.C0.break_count[7]
.sym 519 SPI.C0.break_count[8]
.sym 520 SPI.C0.break_count[9]
.sym 521 SPI.C0.break_count[10]
.sym 522 SPI.C0.break_count[11]
.sym 830 clk_in$2
.sym 836 clk_in$2
.sym 944 SPI.C1.sdo_SB_DFFESS_Q_E
.sym 1848 $false
.sym 2236 SPI.C1.SCLKSTATE[1]
.sym 2373 SPI.C0.done_configure
.sym 2504 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 2506 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2507 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 2508 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 2509 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_I1
.sym 2510 SPI.C0.break_count[1]
.sym 2511 SPI.C0.break_count[0]
.sym 2552 $true
.sym 2589 SPI.C0.break_count[0]$2
.sym 2590 $false
.sym 2591 SPI.C0.break_count[0]
.sym 2592 $false
.sym 2593 $false
.sym 2595 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 2597 $false
.sym 2598 SPI.C0.break_count[1]
.sym 2601 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 2602 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2603 $false
.sym 2604 SPI.C0.break_count[2]
.sym 2605 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 2607 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 2608 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2609 $false
.sym 2610 SPI.C0.break_count[3]
.sym 2611 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 2613 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 2614 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2615 $false
.sym 2616 SPI.C0.break_count[4]
.sym 2617 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 2619 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 2620 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2621 $false
.sym 2622 SPI.C0.break_count[5]
.sym 2623 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 2625 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 2626 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2627 $false
.sym 2628 SPI.C0.break_count[6]
.sym 2629 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 2631 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 2632 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2633 $false
.sym 2634 SPI.C0.break_count[7]
.sym 2635 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 2636 SPI.C0.break_count_SB_DFFESR_Q_E
.sym 2637 SPI.C0.clk$2
.sym 2638 genStart.RST$2
.sym 2640 SPI.C1.done_SB_DFFESR_Q_E
.sym 2641 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 2643 SPI.C1.RxSTATE[1]
.sym 2687 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 2724 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 2725 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2726 $false
.sym 2727 SPI.C0.break_count[8]
.sym 2728 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 2730 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 2731 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2732 $false
.sym 2733 SPI.C0.break_count[9]
.sym 2734 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 2736 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 2737 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2738 $false
.sym 2739 SPI.C0.break_count[10]
.sym 2740 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 2743 $false
.sym 2744 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 2745 SPI.C0.break_count[11]
.sym 2746 SPI.C0.break_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 2771 SPI.C0.break_count_SB_DFFESR_Q_E
.sym 2772 SPI.C0.clk$2
.sym 2773 genStart.RST$2
.sym 2777 SPI.C0.end_configure
.sym 2912 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 2916 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 3046 SPI.C1.tx_count[2]
.sym 3047 SPI.C1.tx_count[3]
.sym 3048 SPI.C1.tx_count[1]
.sym 3049 SPI.C1.tx_count[0]
.sym 4211 $true$2
.sym 4610 $false
.sym 4611 $false
.sym 4612 $false
.sym 4613 $false
.sym 4644 SPI.C1.SCLKSTATE_SB_DFFESR_Q_E
.sym 4645 SPI.C0.clk$2
.sym 4646 genStart.RST$2
.sym 4745 count[19]
.sym 4746 $false
.sym 4747 $false
.sym 4748 $false
.sym 4767 SPI.C0.done_configure_SB_DFFE_Q_E
.sym 4768 SPI.C0.clk$2
.sym 4769 $false
.sym 4844 SPI.C0.break_count[6]
.sym 4845 SPI.C0.break_count[5]
.sym 4846 SPI.C0.break_count[3]
.sym 4847 SPI.C0.break_count[0]
.sym 4856 $false
.sym 4857 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 4858 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 4859 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 4862 SPI.C0.break_count[7]
.sym 4863 SPI.C0.break_count[6]
.sym 4864 SPI.C0.break_count[5]
.sym 4865 SPI.C0.break_count[4]
.sym 4868 SPI.C0.break_count[3]
.sym 4869 SPI.C0.break_count[2]
.sym 4870 SPI.C0.break_count[1]
.sym 4871 SPI.C0.break_count[0]
.sym 4874 SPI.C0.break_count[7]
.sym 4875 SPI.C0.break_count[4]
.sym 4876 SPI.C0.break_count[2]
.sym 4877 SPI.C0.break_count[1]
.sym 4880 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 4881 $false
.sym 4882 SPI.C0.break_count[1]
.sym 4883 SPI.C0.break_count[0]
.sym 4886 $false
.sym 4887 $false
.sym 4888 $false
.sym 4889 SPI.C0.break_count[0]
.sym 4890 SPI.C0.break_count_SB_DFFESR_Q_E
.sym 4891 SPI.C0.clk$2
.sym 4892 genStart.RST$2
.sym 4973 $false
.sym 4974 $false
.sym 4975 SPI.C1.RxSTATE[1]
.sym 4976 count[19]
.sym 4979 SPI.C0.break_count[11]
.sym 4980 SPI.C0.break_count[10]
.sym 4981 SPI.C0.break_count[9]
.sym 4982 SPI.C0.break_count[8]
.sym 4991 $false
.sym 4992 $false
.sym 4993 $false
.sym 4994 $false
.sym 5013 SPI.C1.done_SB_DFFESR_Q_E
.sym 5014 SPI.C0.clk$2
.sym 5015 genStart.RST$2
.sym 5108 count[19]
.sym 5109 $false
.sym 5110 $false
.sym 5111 $false
.sym 5136 SPI.C0.end_configure_SB_DFFE_Q_E
.sym 5137 SPI.C0.clk$2
.sym 5138 $false
.sym 5231 $false
.sym 5232 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 5233 SPI.C1.sdo_SB_LUT4_I2_I1
.sym 5234 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 5255 SPI.C1.tx_count[3]
.sym 5256 SPI.C1.tx_count[2]
.sym 5257 SPI.C1.tx_count[1]
.sym 5258 SPI.C1.tx_count[0]
.sym 5298 $true
.sym 5335 SPI.C1.tx_count[0]$2
.sym 5336 $false
.sym 5337 SPI.C1.tx_count[0]
.sym 5338 $false
.sym 5339 $false
.sym 5341 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5343 $false
.sym 5344 SPI.C1.tx_count[1]
.sym 5347 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5348 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 5349 $false
.sym 5350 SPI.C1.tx_count[2]
.sym 5351 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5354 $false
.sym 5355 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 5356 SPI.C1.tx_count[3]
.sym 5357 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5360 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 5361 $false
.sym 5362 SPI.C1.tx_count[1]
.sym 5363 SPI.C1.tx_count[0]
.sym 5366 $false
.sym 5367 $false
.sym 5368 $false
.sym 5369 SPI.C1.tx_count[0]
.sym 5382 SPI.C1.tx_count_SB_DFFESR_Q_E
.sym 5383 SPI.C0.clk$2
.sym 5384 genStart.RST$2
.sym 6664 SPI.C1.rx_count[2]
.sym 6665 SPI.C1.rx_count[3]
.sym 6667 SPI.C1.rx_count[0]
.sym 6668 SPI.C1.rx_count[1]
.sym 6764 SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 6765 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 6766 SPI.C1.done_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 6767 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 6769 SPI.C0.break_count_SB_DFFESR_Q_E
.sym 6770 SPI.C0.done_configure_SB_DFFE_Q_E
.sym 6771 SPI.C1.rx_count_SB_DFFESR_Q_E
.sym 6866 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 6867 SPI.C1.done_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 6868 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6869 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 6871 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 6872 SPI.C1.RxSTATE[0]
.sym 6873 SPI.C1.done
.sym 6968 SPI.C0.end_configure_SB_DFFE_Q_E
.sym 7070 SPI.C1.sdo_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 7071 SPI.C1.tx_shift_register_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 7072 SPI.C1.sdo_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 7073 SPI.C1.TxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 7074 SPI.C1.tx_count_SB_DFFESR_Q_E
.sym 7075 SPI.C1.sdo
.sym 7076 SPI.C1.TxSTATE[0]
.sym 7077 SPI.C1.tx_shift_register[15]
.sym 7173 SPI.C1.sdo_SB_DFFESS_Q_E
.sym 7174 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 7277 SPI.C0.txdata[4]
.sym 7376 SPI.C0.txdata[6]
.sym 7377 SPI.C0.txdata[2]
.sym 7379 SPI.C0.txdata[1]
.sym 7686 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 7788 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 8096 genStart.RST
.sym 8118 SPI.C1.clk_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 8120 SPI.C1.clk_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 8121 SPI.C1.clk_count[5]
.sym 8123 SPI.C1.clk_count[3]
.sym 8246 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 8247 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8248 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8250 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8252 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 8253 SPI.C1.clk_count[0]
.sym 8405 SPI.C1.clk_edge_buffer_SB_DFFE_Q_E
.sym 8407 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 8409 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8410 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8411 SPI.C1.sdo_SB_LUT4_I2_I1
.sym 8412 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 8531 SPI.C1.SCLKSTATE_SB_DFFESR_Q_E
.sym 8534 SPI.C1.SCLKSTATE[0]
.sym 8564 $true
.sym 8601 SPI.C1.rx_count[0]$2
.sym 8602 $false
.sym 8603 SPI.C1.rx_count[0]
.sym 8604 $false
.sym 8605 $false
.sym 8607 SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8609 $false
.sym 8610 SPI.C1.rx_count[1]
.sym 8613 SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8614 SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8615 $false
.sym 8616 SPI.C1.rx_count[2]
.sym 8617 SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8620 $false
.sym 8621 SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8622 SPI.C1.rx_count[3]
.sym 8623 SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8632 $false
.sym 8633 $false
.sym 8634 $false
.sym 8635 SPI.C1.rx_count[0]
.sym 8638 SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8639 $false
.sym 8640 SPI.C1.rx_count[1]
.sym 8641 SPI.C1.rx_count[0]
.sym 8648 SPI.C1.rx_count_SB_DFFESR_Q_E
.sym 8649 SPI.C0.clk$2
.sym 8650 genStart.RST$2
.sym 8653 SPI.C0.transmit_SB_DFFESR_Q_E
.sym 8656 SPI.C0.transmit
.sym 8725 SPI.C1.rx_count[3]
.sym 8726 SPI.C1.rx_count[2]
.sym 8727 SPI.C1.rx_count[1]
.sym 8728 SPI.C1.rx_count[0]
.sym 8731 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 8732 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 8733 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 8734 SPI.C0.finish_SB_LUT4_I3_O
.sym 8737 SPI.C1.SCLKSTATE[0]
.sym 8738 SPI.C1.RxSTATE[0]
.sym 8739 SPI.C0.transmit
.sym 8740 SPI.C1.SCLKSTATE[1]
.sym 8743 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 8744 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_I1
.sym 8745 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 8746 SPI.C0.finish_SB_LUT4_I3_O
.sym 8755 $false
.sym 8756 $false
.sym 8757 count[19]
.sym 8758 SPI.C0.STATE[5]
.sym 8761 count[19]
.sym 8762 SPI.C0.STATE[1]
.sym 8763 SPI.C1.done
.sym 8764 SPI.C0.end_configure
.sym 8767 $false
.sym 8768 $false
.sym 8769 count[19]
.sym 8770 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 8775 SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 8776 SPI.C0.STATE_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 8777 SPI.C0.STATE[5]
.sym 8778 SPI.C0.STATE[6]
.sym 8781 SPI.C0.STATE[1]
.sym 8848 SPI.C1.RxSTATE[0]
.sym 8849 SPI.C1.RxSTATE[1]
.sym 8850 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8851 SPI.C0.transmit
.sym 8854 SPI.C1.RxSTATE[1]
.sym 8855 SPI.C1.done
.sym 8856 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 8857 SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8860 $false
.sym 8861 $false
.sym 8862 SPI.C1.sdo_SB_LUT4_I2_I1
.sym 8863 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 8866 $false
.sym 8867 $false
.sym 8868 SPI.C1.rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8869 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8878 $false
.sym 8879 SPI.C1.RxSTATE[0]
.sym 8880 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8881 SPI.C1.RxSTATE[1]
.sym 8884 SPI.C1.RxSTATE[0]
.sym 8885 SPI.C1.RxSTATE[1]
.sym 8886 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 8887 SPI.C0.transmit
.sym 8890 $false
.sym 8891 $false
.sym 8892 SPI.C1.done_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 8893 SPI.C1.done_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8894 SPI.C1.done_SB_DFFESR_Q_E
.sym 8895 SPI.C0.clk$2
.sym 8896 genStart.RST$2
.sym 8897 SPI.C0.register_select_SB_DFFESR_Q_E
.sym 8904 SPI.C0.register_select
.sym 8971 $false
.sym 8972 $false
.sym 8973 count[19]
.sym 8974 SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9020 SPI.C1.rx_shift_register[1]
.sym 9023 SPI.C1.rx_shift_register[2]
.sym 9026 SPI.C1.rx_shift_register[0]
.sym 9094 $false
.sym 9095 SPI.C1.sdo
.sym 9096 SPI.C1.done
.sym 9097 SPI.C0.transmit
.sym 9100 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 9101 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 9102 SPI.C1.tx_shift_register[14]
.sym 9103 SPI.C1.tx_shift_register[15]
.sym 9106 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 9107 SPI.C1.sdo_SB_LUT4_I2_I1
.sym 9108 SPI.C1.sdo
.sym 9109 SPI.C1.tx_shift_register[15]
.sym 9112 $false
.sym 9113 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 9114 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 9115 SPI.C1.sdo_SB_LUT4_I2_I1
.sym 9118 count[19]
.sym 9119 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 9120 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 9121 SPI.C1.sdo_SB_LUT4_I2_I1
.sym 9124 SPI.C1.TxSTATE[0]
.sym 9125 SPI.C1.TxSTATE[1]
.sym 9126 SPI.C1.sdo_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 9127 SPI.C1.sdo_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 9130 SPI.C1.TxSTATE[0]
.sym 9131 SPI.C1.TxSTATE[1]
.sym 9132 SPI.C1.TxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 9133 SPI.C0.transmit
.sym 9136 SPI.C1.tx_shift_register_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 9137 SPI.C0.txdata[15]
.sym 9138 SPI.C1.TxSTATE[0]
.sym 9139 SPI.C1.TxSTATE[1]
.sym 9140 SPI.C1.sdo_SB_DFFESS_Q_E$2
.sym 9141 SPI.C0.clk$2
.sym 9142 genStart.RST$2
.sym 9144 SPI.C1.rx_shift_register[4]
.sym 9145 SPI.C1.rx_shift_register[3]
.sym 9147 SPI.C1.rx_shift_register[7]
.sym 9148 SPI.C1.rx_shift_register[5]
.sym 9149 SPI.C1.rx_shift_register[6]
.sym 9223 $false
.sym 9224 $false
.sym 9225 SPI.C1.TxSTATE[1]
.sym 9226 count[19]
.sym 9229 $false
.sym 9230 $false
.sym 9231 SPI.C1.TxSTATE[0]
.sym 9232 SPI.C1.TxSTATE[1]
.sym 9266 SPI.C1.tx_shift_register_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 9267 SPI.C1.tx_shift_register_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 9268 SPI.C1.tx_shift_register[4]
.sym 9270 SPI.C1.tx_shift_register[3]
.sym 9358 $false
.sym 9359 $false
.sym 9360 SPI.C0.txdata[4]
.sym 9361 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 9386 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O$2
.sym 9387 SPI.C0.clk$2
.sym 9388 genStart.RST$2
.sym 9389 SPI.C1.tx_shift_register_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 9392 SPI.C1.tx_shift_register_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 9393 SPI.C1.tx_shift_register[1]
.sym 9395 SPI.C1.tx_shift_register[2]
.sym 9396 SPI.C1.tx_shift_register[0]
.sym 9463 $false
.sym 9464 $false
.sym 9465 SPI.C0.txdata[6]
.sym 9466 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 9469 $false
.sym 9470 $false
.sym 9471 SPI.C0.txdata[2]
.sym 9472 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 9481 $false
.sym 9482 $false
.sym 9483 SPI.C0.txdata[1]
.sym 9484 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 9509 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O$2
.sym 9510 SPI.C0.clk$2
.sym 9511 genStart.RST$2
.sym 9637 count[2]
.sym 9638 count[3]
.sym 9639 count[4]
.sym 9640 count[5]
.sym 9641 count[6]
.sym 9642 count[7]
.sym 9758 count[8]
.sym 9759 count[9]
.sym 9760 count[10]
.sym 9761 count[11]
.sym 9762 count[12]
.sym 9763 count[13]
.sym 9764 count[14]
.sym 9765 count[15]
.sym 9856 $false
.sym 9857 $false
.sym 9858 $false
.sym 9859 count[21]
.sym 9881 count[16]
.sym 9882 count[17]
.sym 9883 count[18]
.sym 9884 count[19]
.sym 9885 count[20]
.sym 9886 count[21]
.sym 9887 count[22]
.sym 9888 count[23]
.sym 9979 $false
.sym 9980 $false
.sym 9981 $false
.sym 9982 count[24]
.sym 10004 count[24]
.sym 10005 count[25]
.sym 10006 count[26]
.sym 10201 SPI.C0.clk
.sym 10228 SPI.C1.clk_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 10229 SPI.C1.clk_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 10230 SPI.C1.clk_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 10231 SPI.C1.clk_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 10232 SPI.C1.clk_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 10233 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 10301 $false
.sym 10302 $false
.sym 10303 SPI.C1.clk_count[5]
.sym 10304 SPI.C1.done
.sym 10313 $false
.sym 10314 $false
.sym 10315 SPI.C1.clk_count[3]
.sym 10316 SPI.C1.done
.sym 10319 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 10320 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10321 SPI.C1.clk_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 10322 SPI.C1.clk_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10331 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 10332 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10333 SPI.C1.clk_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 10334 SPI.C1.clk_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10347 SPI.C1.SCLKSTATE_SB_DFFESR_Q_E
.sym 10348 SPI.C0.clk$2
.sym 10349 genStart.RST$2
.sym 10352 SPI.C0.clk
.sym 10354 SPI.C1.clk_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 10355 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10356 SPI.C1.clk_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10357 SPI.C1.clk_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10358 SPI.C1.clk_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10359 SPI.C1.clk_count[1]
.sym 10360 SPI.C1.clk_count[2]
.sym 10361 SPI.C1.clk_count[4]
.sym 10464 SPI.C1.done
.sym 10465 SPI.C1.clk_count[0]
.sym 10466 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10467 SPI.C1.clk_edge_buffer
.sym 10470 $false
.sym 10471 $false
.sym 10472 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10473 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10476 $false
.sym 10477 SPI.C1.done
.sym 10478 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10479 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10488 $false
.sym 10489 $false
.sym 10490 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10491 SPI.C1.clk_edge_buffer
.sym 10500 $false
.sym 10501 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10502 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10503 SPI.C1.done
.sym 10506 $false
.sym 10507 $false
.sym 10508 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 10509 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10510 SPI.C1.SCLKSTATE_SB_DFFESR_Q_E
.sym 10511 SPI.C0.clk$2
.sym 10512 genStart.RST$2
.sym 10516 SPI.C1.clk_edge_buffer
.sym 10587 $false
.sym 10588 $false
.sym 10589 count[19]
.sym 10590 SPI.C1.SCLKSTATE[1]
.sym 10599 $false
.sym 10600 $false
.sym 10601 SPI.C1.SCLKSTATE[0]
.sym 10602 SPI.C1.SCLKSTATE[1]
.sym 10611 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 10612 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 10613 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 10614 SPI.C1.clk_edge_buffer
.sym 10617 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 10618 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 10619 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 10620 SPI.C1.sdo_SB_LUT4_I2_I1
.sym 10623 count[19]
.sym 10624 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10625 SPI.C1.SCLKSTATE[1]
.sym 10626 SPI.C1.SCLKSTATE[0]
.sym 10629 count[19]
.sym 10630 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10631 SPI.C1.SCLKSTATE[1]
.sym 10632 SPI.C1.SCLKSTATE[0]
.sym 10633 SPI.C1.SCLKSTATE_SB_DFFESR_Q_E
.sym 10634 SPI.C0.clk$2
.sym 10635 $false
.sym 10637 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 10728 $false
.sym 10729 $false
.sym 10730 SPI.C1.SCLKSTATE[1]
.sym 10731 count[19]
.sym 10746 SPI.C1.SCLKSTATE[0]
.sym 10747 SPI.C1.SCLKSTATE[1]
.sym 10748 SPI.C1.done
.sym 10749 SPI.C0.transmit
.sym 10756 SPI.C1.SCLKSTATE_SB_DFFESR_Q_E
.sym 10757 SPI.C0.clk$2
.sym 10758 genStart.RST$2
.sym 10759 SPI.C0.finish_SB_LUT4_I0_I2
.sym 10760 SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 10761 SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10762 SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 10763 SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10764 SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0
.sym 10765 SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 10766 SPI.C0.STATE[4]
.sym 10845 $false
.sym 10846 SPI.C0.STATE[2]
.sym 10847 SPI.C0.STATE[1]
.sym 10848 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O$2
.sym 10863 SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 10864 SPI.C0.STATE[2]
.sym 10865 SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 10866 SPI.C0.transmit
.sym 10879 SPI.C0.transmit_SB_DFFESR_Q_E
.sym 10880 SPI.C0.clk$2
.sym 10881 genStart.RST$2
.sym 10882 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 10883 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10884 SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 10885 SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10886 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 10887 SPI.C0.done_configure_SB_LUT4_I3_1_O
.sym 10888 SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 10889 SPI.C0.txdata[13]
.sym 10962 count[19]
.sym 10963 SPI.C0.STATE[2]
.sym 10964 SPI.C0.STATE[6]
.sym 10965 SPI.C1.done
.sym 10968 SPI.C0.STATE[5]
.sym 10969 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I1_O
.sym 10970 SPI.C0.STATE[1]
.sym 10971 SPI.C1.done
.sym 10974 $false
.sym 10975 $false
.sym 10976 count[19]
.sym 10977 SPI.C0.STATE_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 10980 SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 10981 SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 10982 SPI.C0.STATE[6]
.sym 10983 count[19]
.sym 10998 SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 10999 SPI.C0.STATE[1]
.sym 11000 count[19]
.sym 11001 SPI.C1.done
.sym 11002 $true
.sym 11003 SPI.C0.clk$2
.sym 11004 $false
.sym 11005 SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 11006 SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 11007 SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11008 SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 11009 SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11010 SPI.C0.txdata[12]
.sym 11011 SPI.C0.txdata[15]
.sym 11012 SPI.C0.txdata[9]
.sym 11079 $false
.sym 11080 count[19]
.sym 11081 SPI.C0.STATE[6]
.sym 11082 SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 11121 $false
.sym 11122 $false
.sym 11123 SPI.C0.register_select
.sym 11124 SPI.C1.done
.sym 11125 SPI.C0.register_select_SB_DFFESR_Q_E
.sym 11126 SPI.C0.clk$2
.sym 11127 genStart.RST$2
.sym 11130 $true$2
.sym 11134 SPI.C0.txdata[14]
.sym 11202 SPI.C1.rx_shift_register[0]
.sym 11203 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11204 SPI.C1.rx_shift_register[1]
.sym 11205 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11220 SPI.C1.rx_shift_register[1]
.sym 11221 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11222 SPI.C1.rx_shift_register[2]
.sym 11223 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11238 SDI$2
.sym 11239 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11240 SPI.C1.rx_shift_register[0]
.sym 11241 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11248 SPI.C1.done_SB_DFFESR_Q_E
.sym 11249 SPI.C0.clk$2
.sym 11250 genStart.RST$2
.sym 11251 SPI.C0.x_axis_data[6]
.sym 11253 SPI.C0.x_axis_data[5]
.sym 11254 SPI.C0.x_axis_data[7]
.sym 11331 SPI.C1.rx_shift_register[3]
.sym 11332 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11333 SPI.C1.rx_shift_register[4]
.sym 11334 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11337 SPI.C1.rx_shift_register[2]
.sym 11338 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11339 SPI.C1.rx_shift_register[3]
.sym 11340 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11349 SPI.C1.rx_shift_register[6]
.sym 11350 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11351 SPI.C1.rx_shift_register[7]
.sym 11352 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11355 SPI.C1.rx_shift_register[4]
.sym 11356 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11357 SPI.C1.rx_shift_register[5]
.sym 11358 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11361 SPI.C1.rx_shift_register[5]
.sym 11362 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11363 SPI.C1.rx_shift_register[6]
.sym 11364 SPI.C1.RxSTATE_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11371 SPI.C1.done_SB_DFFESR_Q_E
.sym 11372 SPI.C0.clk$2
.sym 11373 genStart.RST$2
.sym 11374 SPI.C1.tx_shift_register_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 11375 SPI.C1.tx_shift_register_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 11376 SPI.C1.tx_shift_register_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 11377 SPI.C1.tx_shift_register[12]
.sym 11378 SPI.C1.tx_shift_register[14]
.sym 11379 SPI.C1.tx_shift_register[13]
.sym 11448 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 11449 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 11450 SPI.C1.tx_shift_register[3]
.sym 11451 SPI.C1.tx_shift_register[4]
.sym 11454 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 11455 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 11456 SPI.C1.tx_shift_register[2]
.sym 11457 SPI.C1.tx_shift_register[3]
.sym 11460 SPI.C1.tx_shift_register_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 11461 SPI.C0.txdata[4]
.sym 11462 SPI.C1.TxSTATE[0]
.sym 11463 SPI.C1.TxSTATE[1]
.sym 11472 SPI.C1.tx_shift_register_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 11473 SPI.C0.txdata[3]
.sym 11474 SPI.C1.TxSTATE[0]
.sym 11475 SPI.C1.TxSTATE[1]
.sym 11494 SPI.C1.sdo_SB_DFFESS_Q_E$2
.sym 11495 SPI.C0.clk$2
.sym 11496 genStart.RST$2
.sym 11500 SPI.C1.tx_shift_register_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 11501 SPI.C1.tx_shift_register_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 11503 SPI.C1.tx_shift_register[6]
.sym 11504 SPI.C1.tx_shift_register[5]
.sym 11571 $false
.sym 11572 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 11573 SPI.C1.tx_shift_register[0]
.sym 11574 SPI.C1.tx_shift_register[1]
.sym 11589 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 11590 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 11591 SPI.C1.tx_shift_register[1]
.sym 11592 SPI.C1.tx_shift_register[2]
.sym 11595 SPI.C1.TxSTATE[0]
.sym 11596 SPI.C1.TxSTATE[1]
.sym 11597 SPI.C1.tx_shift_register_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 11598 SPI.C0.txdata[1]
.sym 11607 SPI.C1.tx_shift_register_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 11608 SPI.C0.txdata[2]
.sym 11609 SPI.C1.TxSTATE[0]
.sym 11610 SPI.C1.TxSTATE[1]
.sym 11613 SPI.C1.tx_shift_register_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 11614 SPI.C1.tx_shift_register[0]
.sym 11615 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 11616 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 11617 SPI.C1.sdo_SB_DFFESS_Q_E$2
.sym 11618 SPI.C0.clk$2
.sym 11619 genStart.RST$2
.sym 11620 count_SB_DFFE_Q_D[0]
.sym 11621 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11622 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 11623 count_SB_DFFE_Q_D_SB_CARRY_CI_I1
.sym 11624 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11625 count[0]
.sym 11743 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 11744 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 11745 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11746 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11747 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11748 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 11749 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 11750 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11779 $true
.sym 11816 count[0]$2
.sym 11817 $false
.sym 11818 count[0]
.sym 11819 $false
.sym 11820 $false
.sym 11822 count_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 11824 $false
.sym 11825 count[1]
.sym 11828 count_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 11829 $false
.sym 11830 $false
.sym 11831 count[2]
.sym 11832 count_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 11834 count_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 11835 $false
.sym 11836 $false
.sym 11837 count[3]
.sym 11838 count_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 11840 count_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 11841 $false
.sym 11842 $false
.sym 11843 count[4]
.sym 11844 count_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 11846 count_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 11847 $false
.sym 11848 $false
.sym 11849 count[5]
.sym 11850 count_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 11852 count_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 11853 $false
.sym 11854 $false
.sym 11855 count[6]
.sym 11856 count_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 11858 count_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 11859 $false
.sym 11860 $false
.sym 11861 count[7]
.sym 11862 count_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 11863 count_SB_DFFE_Q_E$2
.sym 11864 clk_in$2$2
.sym 11865 $false
.sym 11866 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11867 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 11868 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 11869 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11870 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 11871 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11872 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 11873 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 11902 count_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 11939 count_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 11940 $false
.sym 11941 $false
.sym 11942 count[8]
.sym 11943 count_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 11945 count_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 11946 $false
.sym 11947 $false
.sym 11948 count[9]
.sym 11949 count_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 11951 count_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 11952 $false
.sym 11953 $false
.sym 11954 count[10]
.sym 11955 count_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 11957 count_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 11958 $false
.sym 11959 $false
.sym 11960 count[11]
.sym 11961 count_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 11963 count_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 11964 $false
.sym 11965 $false
.sym 11966 count[12]
.sym 11967 count_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 11969 count_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 11970 $false
.sym 11971 $false
.sym 11972 count[13]
.sym 11973 count_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 11975 count_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 11976 $false
.sym 11977 $false
.sym 11978 count[14]
.sym 11979 count_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 11981 count_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 11982 $false
.sym 11983 $false
.sym 11984 count[15]
.sym 11985 count_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 11986 count_SB_DFFE_Q_E$2
.sym 11987 clk_in$2$2
.sym 11988 $false
.sym 11989 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11990 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 11991 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11992 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 11993 count_SB_DFFE_Q_E_SB_LUT4_O_I3
.sym 11994 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 11995 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 11996 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12025 count_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 12062 count_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 12063 $false
.sym 12064 $false
.sym 12065 count[16]
.sym 12066 count_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 12068 count_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 12069 $false
.sym 12070 $false
.sym 12071 count[17]
.sym 12072 count_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 12074 count_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 12075 $false
.sym 12076 $false
.sym 12077 count[18]
.sym 12078 count_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 12080 count_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 12081 $false
.sym 12082 $false
.sym 12083 count[19]
.sym 12084 count_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 12086 count_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 12087 $false
.sym 12088 $false
.sym 12089 count[20]
.sym 12090 count_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 12092 count_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 12093 $false
.sym 12094 $false
.sym 12095 count[21]
.sym 12096 count_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 12098 count_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 12099 $false
.sym 12100 $false
.sym 12101 count[22]
.sym 12102 count_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 12104 count_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 12105 $false
.sym 12106 $false
.sym 12107 count[23]
.sym 12108 count_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 12109 count_SB_DFFE_Q_E$2
.sym 12110 clk_in$2$2
.sym 12111 $false
.sym 12148 count_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 12185 count_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 12186 $false
.sym 12187 $false
.sym 12188 count[24]
.sym 12189 count_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 12191 count_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 12192 $false
.sym 12193 $false
.sym 12194 count[25]
.sym 12195 count_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 12198 $false
.sym 12199 $false
.sym 12200 count[26]
.sym 12201 count_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 12232 count_SB_DFFE_Q_E$2
.sym 12233 clk_in$2$2
.sym 12234 $false
.sym 12309 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 12335 SPI.C1.clk_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 12336 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12338 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12339 SPI.C1.clk_count[7]
.sym 12340 SPI.C1.clk_count[6]
.sym 12372 $true
.sym 12409 SPI.C1.clk_count[0]$2
.sym 12410 $false
.sym 12411 SPI.C1.clk_count[0]
.sym 12412 $false
.sym 12413 $false
.sym 12415 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12417 $false
.sym 12418 SPI.C1.clk_count[1]
.sym 12421 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12422 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12423 $false
.sym 12424 SPI.C1.clk_count[2]
.sym 12425 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12427 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 12428 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12429 $false
.sym 12430 SPI.C1.clk_count[3]
.sym 12431 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12433 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 12434 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12435 $false
.sym 12436 SPI.C1.clk_count[4]
.sym 12437 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 12439 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 12440 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12441 $false
.sym 12442 SPI.C1.clk_count[5]
.sym 12443 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 12445 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 12446 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12447 $false
.sym 12448 SPI.C1.clk_count[6]
.sym 12449 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 12452 $false
.sym 12453 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12454 SPI.C1.clk_count[7]
.sym 12455 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 12573 SPI.C1.clk_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12574 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12575 SPI.C1.done
.sym 12576 SPI.C1.clk_count[1]
.sym 12579 SPI.C1.clk_count[3]
.sym 12580 SPI.C1.clk_count[2]
.sym 12581 SPI.C1.clk_count[1]
.sym 12582 SPI.C1.clk_count[0]
.sym 12585 $false
.sym 12586 $false
.sym 12587 SPI.C1.clk_count[1]
.sym 12588 SPI.C1.clk_count[0]
.sym 12591 $false
.sym 12592 $false
.sym 12593 SPI.C1.clk_count[2]
.sym 12594 SPI.C1.done
.sym 12597 $false
.sym 12598 $false
.sym 12599 SPI.C1.clk_count[4]
.sym 12600 SPI.C1.done
.sym 12603 $false
.sym 12604 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 12605 SPI.C1.clk_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 12606 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12609 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 12610 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12611 SPI.C1.clk_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 12612 SPI.C1.clk_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 12615 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 12616 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12617 SPI.C1.clk_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 12618 SPI.C1.clk_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 12619 SPI.C1.SCLKSTATE_SB_DFFESR_Q_E
.sym 12620 SPI.C0.clk$2
.sym 12621 genStart.RST$2
.sym 12714 $false
.sym 12715 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 12716 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 12717 SPI.C1.clk_edge_buffer
.sym 12742 SPI.C1.clk_edge_buffer_SB_DFFE_Q_E
.sym 12743 SPI.C0.clk$2
.sym 12744 $false
.sym 12825 $false
.sym 12826 $false
.sym 12827 count[19]
.sym 12828 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 12868 SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 12869 SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 12870 SPI.C0.STATE_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 12871 SPI.C0.CONFIGUREsel[0]
.sym 12872 SPI.C0.CONFIGUREsel[1]
.sym 12874 SPI.C0.CONFIGUREsel[2]
.sym 12875 SPI.C0.STATE[0]
.sym 12942 $false
.sym 12943 $false
.sym 12944 SPI.C0.STATE[0]
.sym 12945 SPI.C0.done_configure
.sym 12948 $false
.sym 12949 SPI.C0.done_configure
.sym 12950 SPI.C0.STATE[5]
.sym 12951 SPI.C0.sample_done
.sym 12954 $false
.sym 12955 SPI.C0.STATE[4]
.sym 12956 SPI.C0.CONFIGUREsel[1]
.sym 12957 SPI.C0.CONFIGUREsel[2]
.sym 12960 SPI.C0.STATE[0]
.sym 12961 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 12962 SPI.C0.STATE[5]
.sym 12963 SPI.C0.sample_done
.sym 12966 $false
.sym 12967 SPI.C0.CONFIGUREsel[0]
.sym 12968 SPI.C0.CONFIGUREsel[1]
.sym 12969 SPI.C0.CONFIGUREsel[2]
.sym 12972 $false
.sym 12973 SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12974 count[19]
.sym 12975 SPI.C0.CONFIGUREsel[0]
.sym 12978 SPI.C0.finish_SB_LUT4_I0_I2
.sym 12979 SPI.C0.STATE[4]
.sym 12980 SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12981 SPI.C0.transmit
.sym 12984 SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0
.sym 12985 count[19]
.sym 12986 SPI.C0.done_configure
.sym 12987 SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 12988 $true
.sym 12989 SPI.C0.clk$2
.sym 12990 $false
.sym 12991 SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12992 SPI.C0.finish_SB_LUT4_I3_O
.sym 12993 SPI.C0.sample_done_SB_DFFESR_Q_E
.sym 12994 SPI.C0.sample_done_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 12995 SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12996 SPI.C0.finish_SB_LUT4_I0_I3
.sym 12997 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 12998 SPI.C0.sample_done
.sym 13065 SPI.C0.STATE[0]
.sym 13066 SPI.C0.STATE[5]
.sym 13067 SPI.C0.STATE[6]
.sym 13068 SPI.C0.STATE[4]
.sym 13071 SPI.C0.txdata[13]
.sym 13072 SPI.C0.STATE[4]
.sym 13073 SPI.C0.CONFIGUREsel[1]
.sym 13074 SPI.C0.CONFIGUREsel[2]
.sym 13077 count[19]
.sym 13078 SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13079 SPI.C0.STATE[4]
.sym 13080 SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13083 $false
.sym 13084 SPI.C0.done_configure_SB_LUT4_I3_1_O
.sym 13085 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 13086 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 13089 SPI.C0.STATE[0]
.sym 13090 SPI.C0.done_configure
.sym 13091 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 13092 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 13095 $false
.sym 13096 $false
.sym 13097 SPI.C0.STATE[0]
.sym 13098 SPI.C0.done_configure
.sym 13101 $false
.sym 13102 SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13103 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13104 SPI.C0.STATE[5]
.sym 13107 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 13108 SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13109 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 13110 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 13111 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O$2
.sym 13112 SPI.C0.clk$2
.sym 13113 genStart.RST$2
.sym 13114 SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 13115 SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13116 SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 13117 SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13118 SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13119 SPI.C0.finish_SB_DFFESR_Q_E
.sym 13120 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 13121 SPI.C0.finish
.sym 13188 SPI.C0.txdata[15]
.sym 13189 SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13190 SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 13191 SPI.C0.STATE[5]
.sym 13194 SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13195 SPI.C0.txdata[12]
.sym 13196 SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13197 SPI.C0.STATE[5]
.sym 13200 $false
.sym 13201 SPI.C0.STATE[6]
.sym 13202 SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13203 SPI.C0.done_configure_SB_LUT4_I3_1_O
.sym 13206 SPI.C0.txdata[9]
.sym 13207 SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 13208 SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13209 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13212 SPI.C0.txdata[9]
.sym 13213 SPI.C0.STATE[5]
.sym 13214 SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13215 SPI.C0.done_configure_SB_LUT4_I3_1_O
.sym 13218 $false
.sym 13219 SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13220 SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 13221 SPI.C0.txdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 13224 $false
.sym 13225 $false
.sym 13226 SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13227 SPI.C0.txdata_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13230 SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 13231 SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 13232 SPI.C0.txdata[9]
.sym 13233 SPI.C1.done
.sym 13234 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O$2
.sym 13235 SPI.C0.clk$2
.sym 13236 genStart.RST$2
.sym 13237 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 13238 SPI.C0.x_axis_data_SB_DFFESR_Q_4_E
.sym 13239 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 13240 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 13241 SPI.C0.z_axis_data_SB_DFFESR_Q_4_E
.sym 13242 SPI.C0.z_axis_data_SB_DFFESR_Q_4_E_SB_LUT4_O_I2
.sym 13243 SPI.C0.txdata[8]
.sym 13244 SPI.C0.txdata[3]
.sym 13323 $false
.sym 13324 $false
.sym 13325 $false
.sym 13326 $false
.sym 13347 $false
.sym 13348 $false
.sym 13349 SPI.C0.txdata[14]
.sym 13350 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 13357 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O$2
.sym 13358 SPI.C0.clk$2
.sym 13359 genStart.RST$2
.sym 13361 SPI.C0.z_axis_data[5]
.sym 13362 SPI.C0.z_axis_data[7]
.sym 13367 SPI.C0.z_axis_data[6]
.sym 13434 SPI.C1.rx_shift_register[6]
.sym 13435 $false
.sym 13436 $false
.sym 13437 $false
.sym 13446 SPI.C1.rx_shift_register[5]
.sym 13447 $false
.sym 13448 $false
.sym 13449 $false
.sym 13452 SPI.C1.rx_shift_register[7]
.sym 13453 $false
.sym 13454 $false
.sym 13455 $false
.sym 13480 SPI.C0.x_axis_data_SB_DFFESR_Q_4_E
.sym 13481 SPI.C0.clk$2
.sym 13482 genStart.RST$2
.sym 13483 SPI.C1.tx_shift_register_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 13484 SPI.C1.tx_shift_register_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 13485 SPI.C1.tx_shift_register_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 13486 SPI.C1.tx_shift_register[8]
.sym 13487 SPI.C1.tx_shift_register[7]
.sym 13488 SPI.C1.tx_shift_register[9]
.sym 13557 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 13558 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13559 SPI.C1.tx_shift_register[13]
.sym 13560 SPI.C1.tx_shift_register[14]
.sym 13563 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 13564 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13565 SPI.C1.tx_shift_register[11]
.sym 13566 SPI.C1.tx_shift_register[12]
.sym 13569 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 13570 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13571 SPI.C1.tx_shift_register[12]
.sym 13572 SPI.C1.tx_shift_register[13]
.sym 13575 SPI.C1.tx_shift_register_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 13576 SPI.C0.txdata[12]
.sym 13577 SPI.C1.TxSTATE[0]
.sym 13578 SPI.C1.TxSTATE[1]
.sym 13581 SPI.C1.tx_shift_register_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 13582 SPI.C0.txdata[14]
.sym 13583 SPI.C1.TxSTATE[0]
.sym 13584 SPI.C1.TxSTATE[1]
.sym 13587 SPI.C1.tx_shift_register_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 13588 SPI.C0.txdata[13]
.sym 13589 SPI.C1.TxSTATE[0]
.sym 13590 SPI.C1.TxSTATE[1]
.sym 13603 SPI.C1.sdo_SB_DFFESS_Q_E$2
.sym 13604 SPI.C0.clk$2
.sym 13605 genStart.RST$2
.sym 13606 SPI.C1.tx_shift_register_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 13608 SPI.C0.txdata[7]
.sym 13609 SPI.C0.txdata[5]
.sym 13612 SPI.C0.txdata[0]
.sym 13698 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 13699 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13700 SPI.C1.tx_shift_register[4]
.sym 13701 SPI.C1.tx_shift_register[5]
.sym 13704 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 13705 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13706 SPI.C1.tx_shift_register[5]
.sym 13707 SPI.C1.tx_shift_register[6]
.sym 13716 SPI.C1.tx_shift_register_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 13717 SPI.C0.txdata[6]
.sym 13718 SPI.C1.TxSTATE[0]
.sym 13719 SPI.C1.TxSTATE[1]
.sym 13722 SPI.C1.tx_shift_register_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 13723 SPI.C0.txdata[5]
.sym 13724 SPI.C1.TxSTATE[0]
.sym 13725 SPI.C1.TxSTATE[1]
.sym 13726 SPI.C1.sdo_SB_DFFESS_Q_E$2
.sym 13727 SPI.C0.clk$2
.sym 13728 genStart.RST$2
.sym 13803 $false
.sym 13804 $false
.sym 13805 $false
.sym 13806 count[0]
.sym 13809 $false
.sym 13810 $false
.sym 13811 $false
.sym 13812 count[5]
.sym 13815 $false
.sym 13816 $false
.sym 13817 $false
.sym 13818 count[3]
.sym 13821 $false
.sym 13822 $false
.sym 13823 $false
.sym 13824 count[1]
.sym 13827 $false
.sym 13828 $false
.sym 13829 $false
.sym 13830 count[4]
.sym 13833 count_SB_DFFE_Q_D[0]
.sym 13834 $false
.sym 13835 $false
.sym 13836 $false
.sym 13849 count_SB_DFFE_Q_E$2
.sym 13850 clk_in$2$2
.sym 13851 $false
.sym 13926 $false
.sym 13927 $false
.sym 13928 $false
.sym 13929 count[2]
.sym 13932 $false
.sym 13933 $false
.sym 13934 $false
.sym 13935 count[11]
.sym 13938 $false
.sym 13939 $false
.sym 13940 $false
.sym 13941 count[7]
.sym 13944 $false
.sym 13945 $false
.sym 13946 $false
.sym 13947 count[6]
.sym 13950 count[19]
.sym 13951 count[2]
.sym 13952 count[1]
.sym 13953 count[0]
.sym 13956 $false
.sym 13957 $false
.sym 13958 $false
.sym 13959 count[8]
.sym 13962 $false
.sym 13963 $false
.sym 13964 $false
.sym 13965 count[12]
.sym 13968 count[7]
.sym 13969 count[6]
.sym 13970 count[5]
.sym 13971 count[3]
.sym 14049 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14050 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14051 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14052 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14055 $false
.sym 14056 $false
.sym 14057 $false
.sym 14058 count[14]
.sym 14061 $false
.sym 14062 $false
.sym 14063 $false
.sym 14064 count[20]
.sym 14067 count[15]
.sym 14068 count[14]
.sym 14069 count[13]
.sym 14070 count[12]
.sym 14073 $false
.sym 14074 $false
.sym 14075 $false
.sym 14076 count[15]
.sym 14079 $false
.sym 14080 $false
.sym 14081 $false
.sym 14082 count[9]
.sym 14085 count[11]
.sym 14086 count[10]
.sym 14087 count[8]
.sym 14088 count[9]
.sym 14091 $false
.sym 14092 $false
.sym 14093 $false
.sym 14094 count[13]
.sym 14101 count_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 14102 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 14103 count_SB_DFFE_Q_E
.sym 14104 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 14105 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 14172 count[22]
.sym 14173 count[4]
.sym 14174 count[26]
.sym 14175 count[21]
.sym 14178 $false
.sym 14179 $false
.sym 14180 $false
.sym 14181 count[26]
.sym 14184 $false
.sym 14185 count[25]
.sym 14186 count[24]
.sym 14187 count[23]
.sym 14190 $false
.sym 14191 $false
.sym 14192 $false
.sym 14193 count[16]
.sym 14196 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14197 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14198 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14199 count_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14202 $false
.sym 14203 $false
.sym 14204 $false
.sym 14205 count[17]
.sym 14208 $false
.sym 14209 $false
.sym 14210 $false
.sym 14211 count[25]
.sym 14214 count[20]
.sym 14215 count[16]
.sym 14216 count[17]
.sym 14217 count[18]
.sym 14418 SPI.C0.clk
.sym 14519 $false
.sym 14520 $false
.sym 14521 SPI.C1.clk_count[6]
.sym 14522 SPI.C1.done
.sym 14525 SPI.C1.clk_count[7]
.sym 14526 SPI.C1.clk_count[6]
.sym 14527 SPI.C1.clk_count[5]
.sym 14528 SPI.C1.clk_count[4]
.sym 14537 $false
.sym 14538 $false
.sym 14539 SPI.C1.clk_count[7]
.sym 14540 SPI.C1.done
.sym 14543 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 14544 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14545 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 14546 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14549 SPI.C1.clk_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 14550 SPI.C1.clk_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14551 SPI.C1.clk_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 14552 SPI.C1.clk_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14565 SPI.C1.SCLKSTATE_SB_DFFESR_Q_E
.sym 14566 SPI.C0.clk$2
.sym 14567 genStart.RST$2
.sym 14731 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 14732 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 14733 SPI.C0.prevstart[3]
.sym 14734 SPI.C0.prevstart[2]
.sym 14737 SPI.C0.prevstart[1]
.sym 14738 SPI.C0.prevstart[0]
.sym 14857 SS_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 14860 SS_SB_LUT4_O_I3
.sym 14977 SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 14979 SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 14982 SPI.C0.STATE[2]
.sym 14984 SPI.C0.STATE[3]
.sym 15051 SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 15052 SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15053 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15054 SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 15057 count[19]
.sym 15058 SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15059 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15060 SPI.C0.STATE[5]
.sym 15063 $false
.sym 15064 SPI.C0.sample_done
.sym 15065 SPI.C0.STATE[5]
.sym 15066 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15069 $false
.sym 15070 count[19]
.sym 15071 SPI.C0.CONFIGUREsel[0]
.sym 15072 SPI.C0.STATE[4]
.sym 15075 count[19]
.sym 15076 SPI.C0.CONFIGUREsel[1]
.sym 15077 SPI.C0.CONFIGUREsel[2]
.sym 15078 SPI.C0.STATE[4]
.sym 15087 count[19]
.sym 15088 SPI.C0.STATE[4]
.sym 15089 SPI.C0.CONFIGUREsel[0]
.sym 15090 SPI.C0.CONFIGUREsel[2]
.sym 15093 $false
.sym 15094 SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 15095 SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 15096 genStart.CLKOUT
.sym 15097 $true
.sym 15098 SPI.C0.clk$2
.sym 15099 $false
.sym 15100 SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15101 SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 15102 SPI.C0.sample_done_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 15103 SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15104 SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 15105 SPI.C0.DATA[2]
.sym 15106 SPI.C0.DATA[1]
.sym 15107 SPI.C0.DATA[0]
.sym 15174 SPI.C0.transmit
.sym 15175 SPI.C0.STATE[0]
.sym 15176 SPI.C0.STATE[5]
.sym 15177 SPI.C0.transmit_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15180 $false
.sym 15181 genStart.CLKOUT
.sym 15182 SPI.C0.sample_done
.sym 15183 SPI.C0.finish
.sym 15186 $false
.sym 15187 SPI.C0.STATE[0]
.sym 15188 SPI.C0.STATE[6]
.sym 15189 SPI.C0.hold_count_SB_DFFESR_Q_E$2
.sym 15192 $false
.sym 15193 SPI.C0.STATE[6]
.sym 15194 SPI.C0.finish_SB_LUT4_I0_I2
.sym 15195 SPI.C0.finish_SB_LUT4_I0_I3
.sym 15198 $false
.sym 15199 SPI.C0.done_configure_SB_LUT4_I3_1_O
.sym 15200 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 15201 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 15204 $false
.sym 15205 SPI.C0.STATE[0]
.sym 15206 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 15207 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 15210 SPI.C0.STATE_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15211 SPI.C0.done_configure_SB_LUT4_I3_1_O
.sym 15212 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 15213 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 15216 SPI.C0.sample_done_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 15217 SPI.C0.sample_done
.sym 15218 SPI.C0.sample_done_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 15219 SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 15220 SPI.C0.sample_done_SB_DFFESR_Q_E
.sym 15221 SPI.C0.clk$2
.sym 15222 genStart.RST$2
.sym 15223 SPI.C0.hold_count_SB_DFFESR_Q_E
.sym 15224 SPI.C0.z_axis_data_SB_DFFESR_Q_E
.sym 15225 SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15226 SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15227 SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 15228 SPI.C0.x_axis_data_SB_DFFESR_Q_E
.sym 15229 SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15230 SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 15297 $false
.sym 15298 SPI.C0.finish_SB_LUT4_I0_I2
.sym 15299 SPI.C0.STATE[4]
.sym 15300 SPI.C0.CONFIGUREsel[2]
.sym 15303 $false
.sym 15304 SPI.C0.STATE[6]
.sym 15305 SPI.C1.done
.sym 15306 SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 15309 $false
.sym 15310 SPI.C0.finish_SB_LUT4_I0_I3
.sym 15311 SPI.C0.STATE[4]
.sym 15312 SPI.C0.CONFIGUREsel[1]
.sym 15315 $false
.sym 15316 $false
.sym 15317 SPI.C0.CONFIGUREsel[1]
.sym 15318 SPI.C0.STATE[4]
.sym 15321 SPI.C0.finish
.sym 15322 SPI.C0.STATE[4]
.sym 15323 SPI.C0.finish_SB_LUT4_I0_I2
.sym 15324 SPI.C0.finish_SB_LUT4_I0_I3
.sym 15327 $false
.sym 15328 count[19]
.sym 15329 SPI.C0.STATE[0]
.sym 15330 SPI.C0.STATE[4]
.sym 15333 SPI.C0.finish_SB_LUT4_I0_I2
.sym 15334 SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 15335 SPI.C0.STATE_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15336 SPI.C0.register_select
.sym 15339 $false
.sym 15340 $false
.sym 15341 SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 15342 SPI.C0.finish_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 15343 SPI.C0.finish_SB_DFFESR_Q_E
.sym 15344 SPI.C0.clk$2
.sym 15345 genStart.RST$2
.sym 15346 SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15348 SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15349 SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 15350 SPI.C0.txdata[10]
.sym 15352 SPI.C0.txdata[11]
.sym 15420 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 15421 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 15422 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15423 SPI.C0.STATE[5]
.sym 15426 count[19]
.sym 15427 SPI.C0.STATE[6]
.sym 15428 SPI.C0.z_axis_data_SB_DFFESR_Q_4_E_SB_LUT4_O_I2
.sym 15429 SPI.C0.DATA[0]
.sym 15432 $false
.sym 15433 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 15434 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15435 SPI.C0.STATE[5]
.sym 15438 $false
.sym 15439 SPI.C0.STATE[6]
.sym 15440 SPI.C0.STATE_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 15441 SPI.C1.done
.sym 15444 count[19]
.sym 15445 SPI.C0.STATE[6]
.sym 15446 SPI.C0.z_axis_data_SB_DFFESR_Q_4_E_SB_LUT4_O_I2
.sym 15447 SPI.C0.DATA[1]
.sym 15450 $false
.sym 15451 $false
.sym 15452 SPI.C1.done
.sym 15453 SPI.C0.register_select
.sym 15456 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 15457 SPI.C0.txdata[8]
.sym 15458 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 15459 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 15462 SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 15463 SPI.C0.txdata[3]
.sym 15464 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 15465 SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 15466 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O$2
.sym 15467 SPI.C0.clk$2
.sym 15468 genStart.RST$2
.sym 15472 genStart.RST
.sym 15549 SPI.C1.rx_shift_register[5]
.sym 15550 $false
.sym 15551 $false
.sym 15552 $false
.sym 15555 SPI.C1.rx_shift_register[7]
.sym 15556 $false
.sym 15557 $false
.sym 15558 $false
.sym 15585 SPI.C1.rx_shift_register[6]
.sym 15586 $false
.sym 15587 $false
.sym 15588 $false
.sym 15589 SPI.C0.z_axis_data_SB_DFFESR_Q_4_E
.sym 15590 SPI.C0.clk$2
.sym 15591 genStart.RST$2
.sym 15592 SPI.C1.tx_shift_register_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 15594 SPI.C1.tx_shift_register_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 15597 SPI.C1.tx_shift_register[11]
.sym 15598 SPI.C1.tx_shift_register[10]
.sym 15666 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 15667 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15668 SPI.C1.tx_shift_register[8]
.sym 15669 SPI.C1.tx_shift_register[9]
.sym 15672 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 15673 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15674 SPI.C1.tx_shift_register[7]
.sym 15675 SPI.C1.tx_shift_register[8]
.sym 15678 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 15679 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15680 SPI.C1.tx_shift_register[6]
.sym 15681 SPI.C1.tx_shift_register[7]
.sym 15684 SPI.C1.tx_shift_register_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 15685 SPI.C0.txdata[8]
.sym 15686 SPI.C1.TxSTATE[0]
.sym 15687 SPI.C1.TxSTATE[1]
.sym 15690 SPI.C1.tx_shift_register_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 15691 SPI.C0.txdata[7]
.sym 15692 SPI.C1.TxSTATE[0]
.sym 15693 SPI.C1.TxSTATE[1]
.sym 15696 SPI.C1.tx_shift_register_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 15697 SPI.C0.txdata[9]
.sym 15698 SPI.C1.TxSTATE[0]
.sym 15699 SPI.C1.TxSTATE[1]
.sym 15712 SPI.C1.sdo_SB_DFFESS_Q_E$2
.sym 15713 SPI.C0.clk$2
.sym 15714 genStart.RST$2
.sym 15717 SPI.C1.TxSTATE[1]
.sym 15789 $false
.sym 15790 SPI.C0.txdata[0]
.sym 15791 SPI.C1.TxSTATE[0]
.sym 15792 SPI.C1.TxSTATE[1]
.sym 15801 $false
.sym 15802 $false
.sym 15803 SPI.C0.txdata[7]
.sym 15804 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 15807 $false
.sym 15808 $false
.sym 15809 SPI.C0.txdata[5]
.sym 15810 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 15825 $false
.sym 15826 $false
.sym 15827 SPI.C0.txdata[0]
.sym 15828 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 15835 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O$2
.sym 15836 SPI.C0.clk$2
.sym 15837 genStart.RST$2
.sym 15844 count[1]
.sym 15874 $true
.sym 15911 count_SB_DFFE_Q_D[0]$2
.sym 15912 $false
.sym 15913 count_SB_DFFE_Q_D[0]
.sym 15914 $false
.sym 15915 $false
.sym 15917 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 15919 $false
.sym 15920 count_SB_DFFE_Q_D_SB_CARRY_CI_I1
.sym 15923 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15925 $false
.sym 15926 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 15929 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 15931 $false
.sym 15932 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 15935 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 15937 $false
.sym 15938 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 15941 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 15943 $false
.sym 15944 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 15947 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 15949 $false
.sym 15950 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15953 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 15955 $true$2
.sym 15956 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15997 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 16034 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 16036 $true$2
.sym 16037 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 16040 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[10]
.sym 16042 $false
.sym 16043 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16046 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[11]
.sym 16048 $true$2
.sym 16049 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 16052 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[12]
.sym 16054 $true$2
.sym 16055 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 16058 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[13]
.sym 16060 $false
.sym 16061 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 16064 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[14]
.sym 16066 $false
.sym 16067 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 16070 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[15]
.sym 16072 $false
.sym 16073 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 16076 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[16]
.sym 16078 $true$2
.sym 16079 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 16120 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[16]
.sym 16157 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[17]
.sym 16159 $true$2
.sym 16160 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 16163 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[18]
.sym 16165 $true$2
.sym 16166 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 16169 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[19]
.sym 16171 $false
.sym 16172 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 16175 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[20]
.sym 16177 $true$2
.sym 16178 genStart.RST$2
.sym 16181 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[21]
.sym 16183 $true$2
.sym 16184 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 16187 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[22]
.sym 16189 $false
.sym 16190 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 16193 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[23]
.sym 16195 $true$2
.sym 16196 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 16199 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[24]
.sym 16201 $false
.sym 16202 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 16243 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[24]
.sym 16280 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[25]
.sym 16282 $false
.sym 16283 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 16286 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI[26]
.sym 16288 $false
.sym 16289 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 16292 count_SB_DFFE_Q_E_SB_LUT4_O_I2$2
.sym 16294 $false
.sym 16295 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 16302 count_SB_DFFE_Q_E_SB_LUT4_O_I2$2
.sym 16305 $false
.sym 16306 $false
.sym 16307 $false
.sym 16308 count[18]
.sym 16311 $false
.sym 16312 $false
.sym 16313 count_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 16314 count_SB_DFFE_Q_E_SB_LUT4_O_I3
.sym 16317 $false
.sym 16318 $false
.sym 16319 $false
.sym 16320 count[22]
.sym 16323 $false
.sym 16324 $false
.sym 16325 $false
.sym 16326 count[23]
.sym 16497 count_SB_DFFE_Q_E
.sym 16847 SS$2
.sym 16914 $false
.sym 16915 SPI.C0.prevstart[1]
.sym 16916 SPI.C0.prevstart[0]
.sym 16917 genStart.CLKOUT
.sym 16920 $false
.sym 16921 $false
.sym 16922 SPI.C0.prevstart[3]
.sym 16923 SPI.C0.prevstart[2]
.sym 16926 SPI.C0.prevstart[2]
.sym 16927 $false
.sym 16928 $false
.sym 16929 $false
.sym 16932 SPI.C0.prevstart[1]
.sym 16933 $false
.sym 16934 $false
.sym 16935 $false
.sym 16950 SPI.C0.prevstart[0]
.sym 16951 $false
.sym 16952 $false
.sym 16953 $false
.sym 16956 genStart.CLKOUT
.sym 16957 $false
.sym 16958 $false
.sym 16959 $false
.sym 16960 $true
.sym 16961 SPI.C0.clk$2
.sym 16962 $false
.sym 16963 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16965 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 16966 SPI.C0.hold_count_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 16969 SPI.C0.hold_count[0]
.sym 16970 SPI.C0.hold_count[4]
.sym 17055 $false
.sym 17056 count[19]
.sym 17057 SPI.C0.transmit
.sym 17058 SPI.C1.done
.sym 17073 $false
.sym 17074 $false
.sym 17075 SPI.C0.transmit
.sym 17076 count[19]
.sym 17083 SS_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 17084 SPI.C0.clk$2
.sym 17085 $false
.sym 17160 SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17161 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 17162 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 17163 SPI.C0.STATE[3]
.sym 17172 $false
.sym 17173 SPI.C0.STATE[3]
.sym 17174 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 17175 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 17190 count[19]
.sym 17191 SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 17192 SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 17193 SPI.C0.finish_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17202 genStart.CLKOUT
.sym 17203 count[19]
.sym 17204 SPI.C0.STATE_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 17205 SPI.C0.STATE_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 17206 $true
.sym 17207 SPI.C0.clk$2
.sym 17208 $false
.sym 17213 SCLK$2
.sym 17216 SPI.C0.hold_count[17]
.sym 17283 SPI.C0.STATE_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 17284 SPI.C0.done_configure_SB_LUT4_I3_1_O
.sym 17285 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 17286 SPI.C0.finish_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 17289 $false
.sym 17290 SPI.C0.DATA[2]
.sym 17291 SPI.C0.DATA[1]
.sym 17292 SPI.C0.DATA[0]
.sym 17295 $false
.sym 17296 $false
.sym 17297 SPI.C0.DATA[1]
.sym 17298 SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 17301 SPI.C0.STATE[6]
.sym 17302 SPI.C0.DATA[2]
.sym 17303 SPI.C0.DATA[1]
.sym 17304 SPI.C0.DATA[0]
.sym 17307 SPI.C0.STATE[2]
.sym 17308 SPI.C0.DATA[2]
.sym 17309 SPI.C0.DATA[1]
.sym 17310 SPI.C0.DATA[0]
.sym 17313 count[19]
.sym 17314 SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 17315 SPI.C0.DATA[0]
.sym 17316 SPI.C0.DATA[2]
.sym 17319 count[19]
.sym 17320 SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 17321 SPI.C0.DATA[2]
.sym 17322 SPI.C0.DATA[1]
.sym 17325 count[19]
.sym 17326 SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 17327 SPI.C0.DATA[1]
.sym 17328 SPI.C0.DATA[0]
.sym 17329 $true
.sym 17330 SPI.C0.clk$2
.sym 17331 $false
.sym 17337 LED_MINUS[0]$2
.sym 17338 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 17339 SPI.C0.z_axis_data[9]
.sym 17406 $false
.sym 17407 $false
.sym 17408 count[19]
.sym 17409 SPI.C0.STATE[3]
.sym 17412 $false
.sym 17413 $false
.sym 17414 count[19]
.sym 17415 SPI.C0.sample_done_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 17418 $false
.sym 17419 $false
.sym 17420 SPI.C0.register_select
.sym 17421 SPI.C1.done
.sym 17424 SPI.C0.DATA[1]
.sym 17425 SPI.C0.txdata[9]
.sym 17426 SPI.C0.DATA[2]
.sym 17427 SPI.C0.DATA[0]
.sym 17430 $false
.sym 17431 SPI.C0.STATE[6]
.sym 17432 SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17433 SPI.C0.txdata_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17436 $false
.sym 17437 count[19]
.sym 17438 SPI.C0.DATA[0]
.sym 17439 SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 17442 SPI.C1.done
.sym 17443 SPI.C0.register_select
.sym 17444 SPI.C0.DATA[0]
.sym 17445 SPI.C0.DATA[2]
.sym 17448 $false
.sym 17449 $false
.sym 17450 SPI.C0.STATE[6]
.sym 17451 SPI.C0.DATA_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17457 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 17458 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 17459 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 17460 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17461 SPI.C0.x_axis_data[9]
.sym 17462 SPI.C0.x_axis_data[8]
.sym 17529 SPI.C1.done
.sym 17530 SPI.C0.register_select
.sym 17531 SPI.C0.DATA[1]
.sym 17532 SPI.C0.DATA[0]
.sym 17541 $false
.sym 17542 SPI.C0.STATE[6]
.sym 17543 SPI.C0.txdata[10]
.sym 17544 SPI.C1.done
.sym 17547 SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 17548 SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17549 SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17550 SPI.C0.DATA[2]
.sym 17553 SPI.C0.txdata_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 17554 SPI.C0.txdata[10]
.sym 17555 SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 17556 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 17565 SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 17566 SPI.C0.txdata[11]
.sym 17567 SPI.C0.txdata_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 17568 SPI.C0.txdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 17575 SPI.C0.txdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O$2
.sym 17576 SPI.C0.clk$2
.sym 17577 genStart.RST$2
.sym 17578 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 17579 LED_PLUS_SB_LUT4_O_1_I3
.sym 17580 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI
.sym 17582 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.sym 17584 LED_PLUS[0]$2
.sym 17585 SPI.C0.z_axis_data[8]
.sym 17670 $false
.sym 17671 $false
.sym 17672 $false
.sym 17673 count[19]
.sym 17702 LED_PLUS_SB_LUT4_O_I3
.sym 17706 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17708 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 17775 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 17776 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 17777 SPI.C1.tx_shift_register[9]
.sym 17778 SPI.C1.tx_shift_register[10]
.sym 17787 SPI.C1.tx_count_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 17788 SPI.C1.tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 17789 SPI.C1.tx_shift_register[10]
.sym 17790 SPI.C1.tx_shift_register[11]
.sym 17805 SPI.C1.tx_shift_register_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 17806 SPI.C0.txdata[11]
.sym 17807 SPI.C1.TxSTATE[0]
.sym 17808 SPI.C1.TxSTATE[1]
.sym 17811 SPI.C1.tx_shift_register_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 17812 SPI.C0.txdata[10]
.sym 17813 SPI.C1.TxSTATE[0]
.sym 17814 SPI.C1.TxSTATE[1]
.sym 17821 SPI.C1.sdo_SB_DFFESS_Q_E$2
.sym 17822 SPI.C0.clk$2
.sym 17823 genStart.RST$2
.sym 17910 $false
.sym 17911 $false
.sym 17912 $false
.sym 17913 $false
.sym 17944 SPI.C1.sdo_SB_DFFESS_Q_E$2
.sym 17945 SPI.C0.clk$2
.sym 17946 genStart.RST$2
.sym 18057 $false
.sym 18058 $false
.sym 18059 count[1]
.sym 18060 count[0]
.sym 18067 count_SB_DFFE_Q_E$2
.sym 18068 clk_in$2$2
.sym 18069 $false
.sym 18075 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 19064 $false
.sym 19065 $false
.sym 19066 $false
.sym 19067 SS_SB_LUT4_O_I3
.sym 19145 SPI.C0.hold_count[5]
.sym 19146 SPI.C0.hold_count[4]
.sym 19147 SPI.C0.hold_count[3]
.sym 19148 SPI.C0.hold_count[2]
.sym 19157 $false
.sym 19158 SPI.C0.hold_count[1]
.sym 19159 SPI.C0.hold_count[0]
.sym 19160 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19163 $false
.sym 19164 $false
.sym 19165 SPI.C0.hold_count[1]
.sym 19166 SPI.C0.hold_count[0]
.sym 19181 $false
.sym 19182 $false
.sym 19183 genStart.CLKOUT
.sym 19184 SPI.C0.hold_count[0]
.sym 19187 SPI.C0.hold_count_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 19188 genStart.CLKOUT
.sym 19189 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 19190 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 19191 SPI.C0.hold_count_SB_DFFESR_Q_E$2
.sym 19192 SPI.C0.clk$2
.sym 19193 genStart.RST$2
.sym 19415 $false
.sym 19416 $false
.sym 19417 $false
.sym 19418 SPI.C1.clk_edge_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 19433 SPI.C0.hold_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 19434 genStart.CLKOUT
.sym 19435 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 19436 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 19437 SPI.C0.hold_count_SB_DFFESR_Q_E$2
.sym 19438 SPI.C0.clk$2
.sym 19439 genStart.RST$2
.sym 19476 $true
.sym 19513 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI$2
.sym 19514 $false
.sym 19515 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI
.sym 19516 $false
.sym 19517 $false
.sym 19519 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[2]
.sym 19521 $false
.sym 19522 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 19525 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[3]
.sym 19527 $false
.sym 19528 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 19531 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[4]
.sym 19533 $false
.sym 19534 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 19537 LED_MINUS_SB_LUT4_O_1_I3
.sym 19539 $false
.sym 19540 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 19544 $false
.sym 19545 $false
.sym 19546 SPI.C0.x_axis_data[9]
.sym 19547 LED_MINUS_SB_LUT4_O_1_I3
.sym 19550 $false
.sym 19551 $false
.sym 19552 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.sym 19553 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI
.sym 19556 SPI.C1.rx_shift_register[1]
.sym 19557 $false
.sym 19558 $false
.sym 19559 $false
.sym 19560 SPI.C0.z_axis_data_SB_DFFESR_Q_E
.sym 19561 SPI.C0.clk$2
.sym 19562 genStart.RST$2
.sym 19599 $true
.sym 19636 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI$3
.sym 19637 $false
.sym 19638 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI
.sym 19639 $false
.sym 19640 $false
.sym 19642 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 19644 $false
.sym 19645 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.sym 19648 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 19649 $false
.sym 19650 $false
.sym 19651 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 19652 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 19654 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 19655 $false
.sym 19656 $false
.sym 19657 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 19658 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 19661 $false
.sym 19662 $false
.sym 19663 $false
.sym 19664 LED_MINUS_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 19667 $false
.sym 19668 $false
.sym 19669 $false
.sym 19670 SPI.C0.x_axis_data[8]
.sym 19673 SPI.C1.rx_shift_register[1]
.sym 19674 $false
.sym 19675 $false
.sym 19676 $false
.sym 19679 SPI.C1.rx_shift_register[0]
.sym 19680 $false
.sym 19681 $false
.sym 19682 $false
.sym 19683 SPI.C0.x_axis_data_SB_DFFESR_Q_E
.sym 19684 SPI.C0.clk$2
.sym 19685 genStart.RST$2
.sym 19760 $false
.sym 19761 $false
.sym 19762 $false
.sym 19763 SPI.C0.x_axis_data[7]
.sym 19766 SPI.C0.x_axis_data[5]
.sym 19767 SPI.C0.x_axis_data[8]
.sym 19768 SPI.C0.x_axis_data[7]
.sym 19769 SPI.C0.x_axis_data[6]
.sym 19772 $false
.sym 19773 $false
.sym 19774 $false
.sym 19775 SPI.C0.x_axis_data[5]
.sym 19784 $false
.sym 19785 $false
.sym 19786 $false
.sym 19787 SPI.C0.x_axis_data[6]
.sym 19796 $false
.sym 19797 $false
.sym 19798 SPI.C0.x_axis_data[9]
.sym 19799 LED_PLUS_SB_LUT4_O_1_I3
.sym 19802 SPI.C1.rx_shift_register[0]
.sym 19803 $false
.sym 19804 $false
.sym 19805 $false
.sym 19806 SPI.C0.z_axis_data_SB_DFFESR_Q_E
.sym 19807 SPI.C0.clk$2
.sym 19808 genStart.RST$2
.sym 19889 SPI.C0.z_axis_data[8]
.sym 19890 SPI.C0.z_axis_data[7]
.sym 19891 SPI.C0.z_axis_data[6]
.sym 19892 SPI.C0.z_axis_data[5]
.sym 19913 $false
.sym 19914 $false
.sym 19915 $false
.sym 19916 SPI.C0.z_axis_data[8]
.sym 19925 $false
.sym 19926 $false
.sym 19927 $false
.sym 19928 SPI.C0.z_axis_data[7]
.sym 20282 $false
.sym 20283 $false
.sym 20284 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20285 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21088 SPI.C0.hold_count_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 21089 SPI.C0.hold_count_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 21090 SPI.C0.hold_count_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 21091 SPI.C0.hold_count_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 21092 SPI.C0.hold_count_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 21093 SPI.C0.hold_count_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 21188 SPI.C0.hold_count_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 21189 SPI.C0.hold_count_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 21190 SPI.C0.hold_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 21191 SPI.C0.hold_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 21192 SPI.C0.hold_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 21193 SPI.C0.hold_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 21194 SPI.C0.hold_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 21195 SPI.C0.hold_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 21290 SPI.C0.hold_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 21291 SPI.C0.hold_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 21292 SPI.C0.hold_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 21293 SPI.C0.hold_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 21294 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 21295 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21296 SPI.C0.hold_count[16]
.sym 21297 SPI.C0.hold_count[15]
.sym 21497 genStart.CLKOUT
.sym 21700 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 21701 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 21702 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21703 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 21704 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.sym 21705 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI
.sym 22004 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22005 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22006 count_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 22008 genStart.CLKOUT_SB_DFFER_Q_E
.sym 22009 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22010 genStart.clkCount[0]
.sym 22011 genStart.clkCount[1]
.sym 22108 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22109 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22110 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22213 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22214 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22952 SPI.C0.hold_count[5]
.sym 22954 SPI.C0.hold_count[7]
.sym 22955 SPI.C0.hold_count[3]
.sym 22956 SPI.C0.hold_count[1]
.sym 22957 SPI.C0.hold_count[2]
.sym 22958 SPI.C0.hold_count[6]
.sym 22988 $true
.sym 23025 SPI.C0.hold_count[0]$2
.sym 23026 $false
.sym 23027 SPI.C0.hold_count[0]
.sym 23028 $false
.sym 23029 $false
.sym 23031 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23033 $false
.sym 23034 SPI.C0.hold_count[1]
.sym 23037 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23038 $false
.sym 23039 $false
.sym 23040 SPI.C0.hold_count[2]
.sym 23041 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23043 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 23044 $false
.sym 23045 $false
.sym 23046 SPI.C0.hold_count[3]
.sym 23047 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23049 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 23050 $false
.sym 23051 $false
.sym 23052 SPI.C0.hold_count[4]
.sym 23053 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 23055 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 23056 $false
.sym 23057 $false
.sym 23058 SPI.C0.hold_count[5]
.sym 23059 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 23061 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 23062 $false
.sym 23063 $false
.sym 23064 SPI.C0.hold_count[6]
.sym 23065 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 23067 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 23068 $false
.sym 23069 $false
.sym 23070 SPI.C0.hold_count[7]
.sym 23071 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 23075 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23076 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23077 SPI.C0.hold_count[11]
.sym 23078 SPI.C0.hold_count[8]
.sym 23079 SPI.C0.hold_count[13]
.sym 23080 SPI.C0.hold_count[9]
.sym 23081 SPI.C0.hold_count[10]
.sym 23082 SPI.C0.hold_count[12]
.sym 23111 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 23148 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 23149 $false
.sym 23150 $false
.sym 23151 SPI.C0.hold_count[8]
.sym 23152 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 23154 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 23155 $false
.sym 23156 $false
.sym 23157 SPI.C0.hold_count[9]
.sym 23158 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 23160 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 23161 $false
.sym 23162 $false
.sym 23163 SPI.C0.hold_count[10]
.sym 23164 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 23166 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 23167 $false
.sym 23168 $false
.sym 23169 SPI.C0.hold_count[11]
.sym 23170 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 23172 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 23173 $false
.sym 23174 $false
.sym 23175 SPI.C0.hold_count[12]
.sym 23176 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 23178 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 23179 $false
.sym 23180 $false
.sym 23181 SPI.C0.hold_count[13]
.sym 23182 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 23184 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 23185 $false
.sym 23186 $false
.sym 23187 SPI.C0.hold_count[14]
.sym 23188 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 23190 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 23191 $false
.sym 23192 $false
.sym 23193 SPI.C0.hold_count[15]
.sym 23194 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 23199 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23200 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 23201 SPI.C0.hold_count[18]
.sym 23202 SPI.C0.hold_count[19]
.sym 23203 SPI.C0.hold_count[14]
.sym 23204 SPI.C0.hold_count[20]
.sym 23234 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 23271 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 23272 $false
.sym 23273 $false
.sym 23274 SPI.C0.hold_count[16]
.sym 23275 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 23277 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 23278 $false
.sym 23279 $false
.sym 23280 SPI.C0.hold_count[17]
.sym 23281 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 23283 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[19]
.sym 23284 $false
.sym 23285 $false
.sym 23286 SPI.C0.hold_count[18]
.sym 23287 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 23289 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[20]
.sym 23290 $false
.sym 23291 $false
.sym 23292 SPI.C0.hold_count[19]
.sym 23293 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[19]
.sym 23296 $false
.sym 23297 $false
.sym 23298 SPI.C0.hold_count[20]
.sym 23299 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[20]
.sym 23302 SPI.C0.hold_count[17]
.sym 23303 SPI.C0.hold_count[16]
.sym 23304 SPI.C0.hold_count[15]
.sym 23305 SPI.C0.hold_count[14]
.sym 23308 SPI.C0.hold_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 23309 genStart.CLKOUT
.sym 23310 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 23311 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 23314 SPI.C0.hold_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 23315 genStart.CLKOUT
.sym 23316 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 23317 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 23318 SPI.C0.hold_count_SB_DFFESR_Q_E$2
.sym 23319 SPI.C0.clk$2
.sym 23320 genStart.RST$2
.sym 23536 $false
.sym 23537 $false
.sym 23538 $false
.sym 23539 genStart.CLKOUT
.sym 23564 genStart.CLKOUT_SB_DFFER_Q_E
.sym 23565 SPI.C0.clk$2
.sym 23566 genStart.RST$2
.sym 23695 LED_MINUS[1]$2
.sym 23696 LED$2
.sym 23697 LED_PLUS[1]$2
.sym 23726 $true
.sym 23763 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI$3
.sym 23764 $false
.sym 23765 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI
.sym 23766 $false
.sym 23767 $false
.sym 23769 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 23771 $false
.sym 23772 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.sym 23775 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 23776 $false
.sym 23777 $false
.sym 23778 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 23779 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 23781 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 23782 $false
.sym 23783 $false
.sym 23784 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 23785 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 23788 $false
.sym 23789 $false
.sym 23790 $false
.sym 23791 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 23794 $false
.sym 23795 $false
.sym 23796 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.sym 23797 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI
.sym 23800 $false
.sym 23801 $false
.sym 23802 $false
.sym 23803 SPI.C0.z_axis_data[6]
.sym 23806 $false
.sym 23807 $false
.sym 23808 $false
.sym 23809 SPI.C0.z_axis_data[5]
.sym 24061 genStart.clkCount[2]
.sym 24062 genStart.clkCount[3]
.sym 24063 genStart.clkCount[4]
.sym 24064 genStart.clkCount[5]
.sym 24065 genStart.clkCount[6]
.sym 24066 genStart.clkCount[7]
.sym 24133 $false
.sym 24134 $false
.sym 24135 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 24136 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 24139 genStart.clkCount[8]
.sym 24140 genStart.clkCount[6]
.sym 24141 genStart.clkCount[5]
.sym 24142 genStart.clkCount[4]
.sym 24145 $false
.sym 24146 $false
.sym 24147 $false
.sym 24148 count[10]
.sym 24157 $false
.sym 24158 $false
.sym 24159 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 24160 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 24163 genStart.clkCount[3]
.sym 24164 genStart.clkCount[2]
.sym 24165 genStart.clkCount[1]
.sym 24166 genStart.clkCount[0]
.sym 24169 $false
.sym 24170 $false
.sym 24171 genStart.clkCount[0]
.sym 24172 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24175 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24176 $false
.sym 24177 genStart.clkCount[1]
.sym 24178 genStart.clkCount[0]
.sym 24179 $true
.sym 24180 SPI.C0.clk$2
.sym 24181 genStart.RST$2
.sym 24182 genStart.clkCount[8]
.sym 24183 genStart.clkCount[9]
.sym 24184 genStart.clkCount[10]
.sym 24185 genStart.clkCount[11]
.sym 24186 genStart.clkCount[12]
.sym 24187 genStart.clkCount[13]
.sym 24188 genStart.clkCount[14]
.sym 24189 genStart.clkCount[15]
.sym 24268 genStart.clkCount[16]
.sym 24269 genStart.clkCount[14]
.sym 24270 genStart.clkCount[13]
.sym 24271 genStart.clkCount[11]
.sym 24274 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 24275 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24276 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24277 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24280 genStart.clkCount[12]
.sym 24281 genStart.clkCount[10]
.sym 24282 genStart.clkCount[9]
.sym 24283 genStart.clkCount[7]
.sym 24305 genStart.clkCount[16]
.sym 24306 genStart.clkCount[17]
.sym 24307 genStart.clkCount[18]
.sym 24308 genStart.clkCount[19]
.sym 24309 genStart.clkCount[20]
.sym 24310 genStart.clkCount[21]
.sym 24311 genStart.clkCount[22]
.sym 24312 genStart.clkCount[23]
.sym 24409 genStart.clkCount[23]
.sym 24410 genStart.clkCount[20]
.sym 24411 genStart.clkCount[19]
.sym 24412 genStart.clkCount[15]
.sym 24415 genStart.clkCount[22]
.sym 24416 genStart.clkCount[21]
.sym 24417 genStart.clkCount[18]
.sym 24418 genStart.clkCount[17]
.sym 25091 SDI$2
.sym 25195 SPI.C0.hold_count_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 25196 genStart.CLKOUT
.sym 25197 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25198 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25207 SPI.C0.hold_count_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 25208 genStart.CLKOUT
.sym 25209 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25210 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25213 SPI.C0.hold_count_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 25214 genStart.CLKOUT
.sym 25215 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25216 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25219 SPI.C0.hold_count_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 25220 genStart.CLKOUT
.sym 25221 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25222 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25225 SPI.C0.hold_count_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 25226 genStart.CLKOUT
.sym 25227 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25228 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25231 SPI.C0.hold_count_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 25232 genStart.CLKOUT
.sym 25233 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25234 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25241 SPI.C0.hold_count_SB_DFFESR_Q_E$2
.sym 25242 SPI.C0.clk$2
.sym 25243 genStart.RST$2
.sym 25350 SPI.C0.hold_count[13]
.sym 25351 SPI.C0.hold_count[12]
.sym 25352 SPI.C0.hold_count[11]
.sym 25353 SPI.C0.hold_count[10]
.sym 25356 SPI.C0.hold_count[9]
.sym 25357 SPI.C0.hold_count[8]
.sym 25358 SPI.C0.hold_count[7]
.sym 25359 SPI.C0.hold_count[6]
.sym 25362 SPI.C0.hold_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 25363 genStart.CLKOUT
.sym 25364 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25365 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25368 SPI.C0.hold_count_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 25369 genStart.CLKOUT
.sym 25370 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25371 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25374 SPI.C0.hold_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 25375 genStart.CLKOUT
.sym 25376 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25377 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25380 SPI.C0.hold_count_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 25381 genStart.CLKOUT
.sym 25382 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25383 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25386 SPI.C0.hold_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 25387 genStart.CLKOUT
.sym 25388 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25389 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25392 SPI.C0.hold_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 25393 genStart.CLKOUT
.sym 25394 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25395 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25396 SPI.C0.hold_count_SB_DFFESR_Q_E$2
.sym 25397 SPI.C0.clk$2
.sym 25398 genStart.RST$2
.sym 25511 $false
.sym 25512 SPI.C0.hold_count[20]
.sym 25513 SPI.C0.hold_count[19]
.sym 25514 SPI.C0.hold_count[18]
.sym 25517 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25518 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25519 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25520 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25523 SPI.C0.hold_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 25524 genStart.CLKOUT
.sym 25525 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25526 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25529 SPI.C0.hold_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 25530 genStart.CLKOUT
.sym 25531 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25532 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25535 SPI.C0.hold_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 25536 genStart.CLKOUT
.sym 25537 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25538 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25541 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 25542 genStart.CLKOUT
.sym 25543 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25544 SPI.C0.hold_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25551 SPI.C0.hold_count_SB_DFFESR_Q_E$2
.sym 25552 SPI.C0.clk$2
.sym 25553 genStart.RST$2
.sym 26087 $true
.sym 26124 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI$2
.sym 26125 $false
.sym 26126 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_CI
.sym 26127 $false
.sym 26128 $false
.sym 26130 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[2]
.sym 26132 $false
.sym 26133 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 26136 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[3]
.sym 26138 $false
.sym 26139 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 26142 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_CARRY_I1_CO[4]
.sym 26144 $false
.sym 26145 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 26148 LED_MINUS_SB_LUT4_O_I3
.sym 26150 $false
.sym 26151 LED_MINUS_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 26155 $false
.sym 26156 $false
.sym 26157 SPI.C0.z_axis_data[9]
.sym 26158 LED_MINUS_SB_LUT4_O_I3
.sym 26161 LED_MINUS[1]$2
.sym 26162 LED_MINUS[0]$2
.sym 26163 LED_PLUS[1]$2
.sym 26164 LED_PLUS[0]$2
.sym 26167 $false
.sym 26168 $false
.sym 26169 SPI.C0.z_axis_data[9]
.sym 26170 LED_PLUS_SB_LUT4_O_I3
.sym 26552 $true
.sym 26589 genStart.clkCount[0]$2
.sym 26590 $false
.sym 26591 genStart.clkCount[0]
.sym 26592 $false
.sym 26593 $false
.sym 26595 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 26597 $false
.sym 26598 genStart.clkCount[1]
.sym 26601 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 26602 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26603 $false
.sym 26604 genStart.clkCount[2]
.sym 26605 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 26607 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 26608 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26609 $false
.sym 26610 genStart.clkCount[3]
.sym 26611 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 26613 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 26614 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26615 $false
.sym 26616 genStart.clkCount[4]
.sym 26617 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 26619 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 26620 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26621 $false
.sym 26622 genStart.clkCount[5]
.sym 26623 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 26625 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 26626 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26627 $false
.sym 26628 genStart.clkCount[6]
.sym 26629 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 26631 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 26632 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26633 $false
.sym 26634 genStart.clkCount[7]
.sym 26635 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 26636 $true
.sym 26637 SPI.C0.clk$2
.sym 26638 genStart.RST$2
.sym 26707 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 26744 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 26745 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26746 $false
.sym 26747 genStart.clkCount[8]
.sym 26748 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 26750 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 26751 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26752 $false
.sym 26753 genStart.clkCount[9]
.sym 26754 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 26756 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 26757 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26758 $false
.sym 26759 genStart.clkCount[10]
.sym 26760 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 26762 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 26763 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26764 $false
.sym 26765 genStart.clkCount[11]
.sym 26766 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 26768 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 26769 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26770 $false
.sym 26771 genStart.clkCount[12]
.sym 26772 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 26774 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 26775 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26776 $false
.sym 26777 genStart.clkCount[13]
.sym 26778 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 26780 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 26781 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26782 $false
.sym 26783 genStart.clkCount[14]
.sym 26784 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 26786 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 26787 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26788 $false
.sym 26789 genStart.clkCount[15]
.sym 26790 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 26791 $true
.sym 26792 SPI.C0.clk$2
.sym 26793 genStart.RST$2
.sym 26862 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 26899 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 26900 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26901 $false
.sym 26902 genStart.clkCount[16]
.sym 26903 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 26905 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 26906 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26907 $false
.sym 26908 genStart.clkCount[17]
.sym 26909 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 26911 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 26912 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26913 $false
.sym 26914 genStart.clkCount[18]
.sym 26915 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 26917 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 26918 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26919 $false
.sym 26920 genStart.clkCount[19]
.sym 26921 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 26923 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 26924 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26925 $false
.sym 26926 genStart.clkCount[20]
.sym 26927 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 26929 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 26930 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26931 $false
.sym 26932 genStart.clkCount[21]
.sym 26933 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 26935 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 26936 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26937 $false
.sym 26938 genStart.clkCount[22]
.sym 26939 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 26942 $false
.sym 26943 genStart.CLKOUT_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26944 genStart.clkCount[23]
.sym 26945 genStart.clkCount_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 26946 $true
.sym 26947 SPI.C0.clk$2
.sym 26948 genStart.RST$2
.sym 27283 SS$2
.sym 27310 SPI.C1.sdo
.sym 27370 SCLK$2
.sym 27429 SPI.C0.hold_count_SB_DFFESR_Q_E
.sym 27459 genStart.RST
.sym 27463 LED$2
.sym 27519 LED_PLUS[1]$2
.sym 27522 LED_PLUS[0]$2
.sym 27549 LED_MINUS[1]$2
.sym 27552 LED_MINUS[0]$2
