(edif r_file
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 2 15 19 48 46)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure r_file.ngc r_file.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library r_file_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell r_file
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port we
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port (array (rename input "input<7:0>") 8)
              (direction INPUT))
            (port (array (rename wr "wr<2:0>") 3)
              (direction INPUT))
            (port (array (rename rd1 "rd1<2:0>") 3)
              (direction INPUT))
            (port (array (rename rd2 "rd2<2:0>") 3)
              (direction INPUT))
            (port (array (rename out1 "out1<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename out2 "out2<7:0>") 8)
              (direction OUTPUT))
            (designator "xc6slx16-3-csg324")
            (property TYPE (string "r_file") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:input<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:INPUT:wr<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:INPUT:rd1<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:INPUT:rd2<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:out1<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:out2<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "r_file_r_file") (owner "Xilinx"))
          )
          (contents
            (instance (rename registers_7__reg_output_7 "registers[7].reg/output_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_7__reg_output_6 "registers[7].reg/output_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_7__reg_output_5 "registers[7].reg/output_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_7__reg_output_4 "registers[7].reg/output_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_7__reg_output_3 "registers[7].reg/output_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_7__reg_output_2 "registers[7].reg/output_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_7__reg_output_1 "registers[7].reg/output_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_7__reg_output_0 "registers[7].reg/output_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_6__reg_output_7 "registers[6].reg/output_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_6__reg_output_6 "registers[6].reg/output_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_6__reg_output_5 "registers[6].reg/output_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_6__reg_output_4 "registers[6].reg/output_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_6__reg_output_3 "registers[6].reg/output_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_6__reg_output_2 "registers[6].reg/output_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_6__reg_output_1 "registers[6].reg/output_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_6__reg_output_0 "registers[6].reg/output_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_5__reg_output_7 "registers[5].reg/output_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_5__reg_output_6 "registers[5].reg/output_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_5__reg_output_5 "registers[5].reg/output_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_5__reg_output_4 "registers[5].reg/output_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_5__reg_output_3 "registers[5].reg/output_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_5__reg_output_2 "registers[5].reg/output_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_5__reg_output_1 "registers[5].reg/output_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_5__reg_output_0 "registers[5].reg/output_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_4__reg_output_7 "registers[4].reg/output_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_4__reg_output_6 "registers[4].reg/output_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_4__reg_output_5 "registers[4].reg/output_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_4__reg_output_4 "registers[4].reg/output_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_4__reg_output_3 "registers[4].reg/output_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_4__reg_output_2 "registers[4].reg/output_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_4__reg_output_1 "registers[4].reg/output_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_4__reg_output_0 "registers[4].reg/output_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_3__reg_output_7 "registers[3].reg/output_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_3__reg_output_6 "registers[3].reg/output_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_3__reg_output_5 "registers[3].reg/output_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_3__reg_output_4 "registers[3].reg/output_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_3__reg_output_3 "registers[3].reg/output_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_3__reg_output_2 "registers[3].reg/output_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_3__reg_output_1 "registers[3].reg/output_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_3__reg_output_0 "registers[3].reg/output_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_2__reg_output_7 "registers[2].reg/output_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_2__reg_output_6 "registers[2].reg/output_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_2__reg_output_5 "registers[2].reg/output_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_2__reg_output_4 "registers[2].reg/output_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_2__reg_output_3 "registers[2].reg/output_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_2__reg_output_2 "registers[2].reg/output_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_2__reg_output_1 "registers[2].reg/output_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_2__reg_output_0 "registers[2].reg/output_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_1__reg_output_7 "registers[1].reg/output_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_1__reg_output_6 "registers[1].reg/output_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_1__reg_output_5 "registers[1].reg/output_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_1__reg_output_4 "registers[1].reg/output_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_1__reg_output_3 "registers[1].reg/output_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_1__reg_output_2 "registers[1].reg/output_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_1__reg_output_1 "registers[1].reg/output_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_1__reg_output_0 "registers[1].reg/output_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_0__reg_output_7 "registers[0].reg/output_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_0__reg_output_6 "registers[0].reg/output_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_0__reg_output_5 "registers[0].reg/output_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_0__reg_output_4 "registers[0].reg/output_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_0__reg_output_3 "registers[0].reg/output_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_0__reg_output_2 "registers[0].reg/output_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_0__reg_output_1 "registers[0].reg/output_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename registers_0__reg_output_0 "registers[0].reg/output_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_2_f7_6 "mux2/Mmux_Y_2_f7_6")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_47_renamed_0 "mux2/Mmux_Y_47")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_37_renamed_1 "mux2/Mmux_Y_37")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_2_f7_5 "mux2/Mmux_Y_2_f7_5")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_46_renamed_2 "mux2/Mmux_Y_46")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_36_renamed_3 "mux2/Mmux_Y_36")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_2_f7_4 "mux2/Mmux_Y_2_f7_4")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_45_renamed_4 "mux2/Mmux_Y_45")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_35_renamed_5 "mux2/Mmux_Y_35")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_2_f7_3 "mux2/Mmux_Y_2_f7_3")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_44_renamed_6 "mux2/Mmux_Y_44")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_34_renamed_7 "mux2/Mmux_Y_34")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_2_f7_2 "mux2/Mmux_Y_2_f7_2")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_43_renamed_8 "mux2/Mmux_Y_43")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_33_renamed_9 "mux2/Mmux_Y_33")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_2_f7_1 "mux2/Mmux_Y_2_f7_1")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_42_renamed_10 "mux2/Mmux_Y_42")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_32_renamed_11 "mux2/Mmux_Y_32")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_2_f7_0 "mux2/Mmux_Y_2_f7_0")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_41_renamed_12 "mux2/Mmux_Y_41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_31_renamed_13 "mux2/Mmux_Y_31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_2_f7 "mux2/Mmux_Y_2_f7")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_4_renamed_14 "mux2/Mmux_Y_4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux2_Mmux_Y_3_renamed_15 "mux2/Mmux_Y_3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_2_f7_6 "mux1/Mmux_Y_2_f7_6")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_47_renamed_16 "mux1/Mmux_Y_47")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_37_renamed_17 "mux1/Mmux_Y_37")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_2_f7_5 "mux1/Mmux_Y_2_f7_5")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_46_renamed_18 "mux1/Mmux_Y_46")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_36_renamed_19 "mux1/Mmux_Y_36")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_2_f7_4 "mux1/Mmux_Y_2_f7_4")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_45_renamed_20 "mux1/Mmux_Y_45")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_35_renamed_21 "mux1/Mmux_Y_35")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_2_f7_3 "mux1/Mmux_Y_2_f7_3")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_44_renamed_22 "mux1/Mmux_Y_44")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_34_renamed_23 "mux1/Mmux_Y_34")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_2_f7_2 "mux1/Mmux_Y_2_f7_2")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_43_renamed_24 "mux1/Mmux_Y_43")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_33_renamed_25 "mux1/Mmux_Y_33")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_2_f7_1 "mux1/Mmux_Y_2_f7_1")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_42_renamed_26 "mux1/Mmux_Y_42")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_32_renamed_27 "mux1/Mmux_Y_32")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_2_f7_0 "mux1/Mmux_Y_2_f7_0")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_41_renamed_28 "mux1/Mmux_Y_41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_31_renamed_29 "mux1/Mmux_Y_31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_2_f7 "mux1/Mmux_Y_2_f7")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_4_renamed_30 "mux1/Mmux_Y_4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename mux1_Mmux_Y_3_renamed_31 "mux1/Mmux_Y_3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename reg_enable_0_1 "reg_enable<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___reg_enable<0>1") (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename reg_enable_1_1 "reg_enable<1>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___reg_enable<0>1") (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename reg_enable_2_1 "reg_enable<2>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___reg_enable<2>1") (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename reg_enable_3_1 "reg_enable<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___reg_enable<2>1") (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename reg_enable_4_1 "reg_enable<4>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___reg_enable<4>1") (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename reg_enable_5_1 "reg_enable<5>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___reg_enable<4>1") (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename reg_enable_6_1 "reg_enable<6>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___reg_enable<6>1") (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename reg_enable_7_1 "reg_enable<7>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___reg_enable<6>1") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename input_7_IBUF_renamed_32 "input_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input_6_IBUF_renamed_33 "input_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input_5_IBUF_renamed_34 "input_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input_4_IBUF_renamed_35 "input_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input_3_IBUF_renamed_36 "input_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input_2_IBUF_renamed_37 "input_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input_1_IBUF_renamed_38 "input_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input_0_IBUF_renamed_39 "input_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename wr_2_IBUF_renamed_40 "wr_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename wr_1_IBUF_renamed_41 "wr_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename wr_0_IBUF_renamed_42 "wr_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rd1_2_IBUF_renamed_43 "rd1_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rd1_1_IBUF_renamed_44 "rd1_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rd1_0_IBUF_renamed_45 "rd1_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rd2_2_IBUF_renamed_46 "rd2_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rd2_1_IBUF_renamed_47 "rd2_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rd2_0_IBUF_renamed_48 "rd2_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename we_IBUF_renamed_49 "we_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_50 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out1_7_OBUF_renamed_51 "out1_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out1_6_OBUF_renamed_52 "out1_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out1_5_OBUF_renamed_53 "out1_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out1_4_OBUF_renamed_54 "out1_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out1_3_OBUF_renamed_55 "out1_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out1_2_OBUF_renamed_56 "out1_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out1_1_OBUF_renamed_57 "out1_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out1_0_OBUF_renamed_58 "out1_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out2_7_OBUF_renamed_59 "out2_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out2_6_OBUF_renamed_60 "out2_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out2_5_OBUF_renamed_61 "out2_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out2_4_OBUF_renamed_62 "out2_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out2_3_OBUF_renamed_63 "out2_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out2_2_OBUF_renamed_64 "out2_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out2_1_OBUF_renamed_65 "out2_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out2_0_OBUF_renamed_66 "out2_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_67 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net input_7_IBUF
              (joined
                (portRef D (instanceRef registers_7__reg_output_7))
                (portRef D (instanceRef registers_6__reg_output_7))
                (portRef D (instanceRef registers_5__reg_output_7))
                (portRef D (instanceRef registers_4__reg_output_7))
                (portRef D (instanceRef registers_3__reg_output_7))
                (portRef D (instanceRef registers_2__reg_output_7))
                (portRef D (instanceRef registers_1__reg_output_7))
                (portRef D (instanceRef registers_0__reg_output_7))
                (portRef O (instanceRef input_7_IBUF_renamed_32))
              )
            )
            (net input_6_IBUF
              (joined
                (portRef D (instanceRef registers_7__reg_output_6))
                (portRef D (instanceRef registers_6__reg_output_6))
                (portRef D (instanceRef registers_5__reg_output_6))
                (portRef D (instanceRef registers_4__reg_output_6))
                (portRef D (instanceRef registers_3__reg_output_6))
                (portRef D (instanceRef registers_2__reg_output_6))
                (portRef D (instanceRef registers_1__reg_output_6))
                (portRef D (instanceRef registers_0__reg_output_6))
                (portRef O (instanceRef input_6_IBUF_renamed_33))
              )
            )
            (net input_5_IBUF
              (joined
                (portRef D (instanceRef registers_7__reg_output_5))
                (portRef D (instanceRef registers_6__reg_output_5))
                (portRef D (instanceRef registers_5__reg_output_5))
                (portRef D (instanceRef registers_4__reg_output_5))
                (portRef D (instanceRef registers_3__reg_output_5))
                (portRef D (instanceRef registers_2__reg_output_5))
                (portRef D (instanceRef registers_1__reg_output_5))
                (portRef D (instanceRef registers_0__reg_output_5))
                (portRef O (instanceRef input_5_IBUF_renamed_34))
              )
            )
            (net input_4_IBUF
              (joined
                (portRef D (instanceRef registers_7__reg_output_4))
                (portRef D (instanceRef registers_6__reg_output_4))
                (portRef D (instanceRef registers_5__reg_output_4))
                (portRef D (instanceRef registers_4__reg_output_4))
                (portRef D (instanceRef registers_3__reg_output_4))
                (portRef D (instanceRef registers_2__reg_output_4))
                (portRef D (instanceRef registers_1__reg_output_4))
                (portRef D (instanceRef registers_0__reg_output_4))
                (portRef O (instanceRef input_4_IBUF_renamed_35))
              )
            )
            (net input_3_IBUF
              (joined
                (portRef D (instanceRef registers_7__reg_output_3))
                (portRef D (instanceRef registers_6__reg_output_3))
                (portRef D (instanceRef registers_5__reg_output_3))
                (portRef D (instanceRef registers_4__reg_output_3))
                (portRef D (instanceRef registers_3__reg_output_3))
                (portRef D (instanceRef registers_2__reg_output_3))
                (portRef D (instanceRef registers_1__reg_output_3))
                (portRef D (instanceRef registers_0__reg_output_3))
                (portRef O (instanceRef input_3_IBUF_renamed_36))
              )
            )
            (net input_2_IBUF
              (joined
                (portRef D (instanceRef registers_7__reg_output_2))
                (portRef D (instanceRef registers_6__reg_output_2))
                (portRef D (instanceRef registers_5__reg_output_2))
                (portRef D (instanceRef registers_4__reg_output_2))
                (portRef D (instanceRef registers_3__reg_output_2))
                (portRef D (instanceRef registers_2__reg_output_2))
                (portRef D (instanceRef registers_1__reg_output_2))
                (portRef D (instanceRef registers_0__reg_output_2))
                (portRef O (instanceRef input_2_IBUF_renamed_37))
              )
            )
            (net input_1_IBUF
              (joined
                (portRef D (instanceRef registers_7__reg_output_1))
                (portRef D (instanceRef registers_6__reg_output_1))
                (portRef D (instanceRef registers_5__reg_output_1))
                (portRef D (instanceRef registers_4__reg_output_1))
                (portRef D (instanceRef registers_3__reg_output_1))
                (portRef D (instanceRef registers_2__reg_output_1))
                (portRef D (instanceRef registers_1__reg_output_1))
                (portRef D (instanceRef registers_0__reg_output_1))
                (portRef O (instanceRef input_1_IBUF_renamed_38))
              )
            )
            (net input_0_IBUF
              (joined
                (portRef D (instanceRef registers_7__reg_output_0))
                (portRef D (instanceRef registers_6__reg_output_0))
                (portRef D (instanceRef registers_5__reg_output_0))
                (portRef D (instanceRef registers_4__reg_output_0))
                (portRef D (instanceRef registers_3__reg_output_0))
                (portRef D (instanceRef registers_2__reg_output_0))
                (portRef D (instanceRef registers_1__reg_output_0))
                (portRef D (instanceRef registers_0__reg_output_0))
                (portRef O (instanceRef input_0_IBUF_renamed_39))
              )
            )
            (net wr_2_IBUF
              (joined
                (portRef I1 (instanceRef reg_enable_0_1))
                (portRef I1 (instanceRef reg_enable_1_1))
                (portRef I2 (instanceRef reg_enable_2_1))
                (portRef I1 (instanceRef reg_enable_3_1))
                (portRef I0 (instanceRef reg_enable_4_1))
                (portRef I0 (instanceRef reg_enable_5_1))
                (portRef I0 (instanceRef reg_enable_6_1))
                (portRef I1 (instanceRef reg_enable_7_1))
                (portRef O (instanceRef wr_2_IBUF_renamed_40))
              )
            )
            (net wr_1_IBUF
              (joined
                (portRef I2 (instanceRef reg_enable_0_1))
                (portRef I2 (instanceRef reg_enable_1_1))
                (portRef I0 (instanceRef reg_enable_2_1))
                (portRef I2 (instanceRef reg_enable_3_1))
                (portRef I2 (instanceRef reg_enable_4_1))
                (portRef I1 (instanceRef reg_enable_5_1))
                (portRef I2 (instanceRef reg_enable_6_1))
                (portRef I2 (instanceRef reg_enable_7_1))
                (portRef O (instanceRef wr_1_IBUF_renamed_41))
              )
            )
            (net wr_0_IBUF
              (joined
                (portRef I0 (instanceRef reg_enable_0_1))
                (portRef I0 (instanceRef reg_enable_1_1))
                (portRef I1 (instanceRef reg_enable_2_1))
                (portRef I0 (instanceRef reg_enable_3_1))
                (portRef I1 (instanceRef reg_enable_4_1))
                (portRef I2 (instanceRef reg_enable_5_1))
                (portRef I1 (instanceRef reg_enable_6_1))
                (portRef I0 (instanceRef reg_enable_7_1))
                (portRef O (instanceRef wr_0_IBUF_renamed_42))
              )
            )
            (net rd1_2_IBUF
              (joined
                (portRef S (instanceRef mux1_Mmux_Y_2_f7))
                (portRef S (instanceRef mux1_Mmux_Y_2_f7_0))
                (portRef S (instanceRef mux1_Mmux_Y_2_f7_1))
                (portRef S (instanceRef mux1_Mmux_Y_2_f7_2))
                (portRef S (instanceRef mux1_Mmux_Y_2_f7_3))
                (portRef S (instanceRef mux1_Mmux_Y_2_f7_4))
                (portRef S (instanceRef mux1_Mmux_Y_2_f7_5))
                (portRef S (instanceRef mux1_Mmux_Y_2_f7_6))
                (portRef O (instanceRef rd1_2_IBUF_renamed_43))
              )
            )
            (net rd1_1_IBUF
              (joined
                (portRef I0 (instanceRef mux1_Mmux_Y_3_renamed_31))
                (portRef I0 (instanceRef mux1_Mmux_Y_4_renamed_30))
                (portRef I0 (instanceRef mux1_Mmux_Y_31_renamed_29))
                (portRef I0 (instanceRef mux1_Mmux_Y_41_renamed_28))
                (portRef I0 (instanceRef mux1_Mmux_Y_32_renamed_27))
                (portRef I0 (instanceRef mux1_Mmux_Y_42_renamed_26))
                (portRef I0 (instanceRef mux1_Mmux_Y_33_renamed_25))
                (portRef I0 (instanceRef mux1_Mmux_Y_43_renamed_24))
                (portRef I0 (instanceRef mux1_Mmux_Y_34_renamed_23))
                (portRef I0 (instanceRef mux1_Mmux_Y_44_renamed_22))
                (portRef I0 (instanceRef mux1_Mmux_Y_35_renamed_21))
                (portRef I0 (instanceRef mux1_Mmux_Y_45_renamed_20))
                (portRef I0 (instanceRef mux1_Mmux_Y_36_renamed_19))
                (portRef I0 (instanceRef mux1_Mmux_Y_46_renamed_18))
                (portRef I0 (instanceRef mux1_Mmux_Y_37_renamed_17))
                (portRef I0 (instanceRef mux1_Mmux_Y_47_renamed_16))
                (portRef O (instanceRef rd1_1_IBUF_renamed_44))
              )
            )
            (net rd1_0_IBUF
              (joined
                (portRef I1 (instanceRef mux1_Mmux_Y_3_renamed_31))
                (portRef I1 (instanceRef mux1_Mmux_Y_4_renamed_30))
                (portRef I1 (instanceRef mux1_Mmux_Y_31_renamed_29))
                (portRef I1 (instanceRef mux1_Mmux_Y_41_renamed_28))
                (portRef I1 (instanceRef mux1_Mmux_Y_32_renamed_27))
                (portRef I1 (instanceRef mux1_Mmux_Y_42_renamed_26))
                (portRef I1 (instanceRef mux1_Mmux_Y_33_renamed_25))
                (portRef I1 (instanceRef mux1_Mmux_Y_43_renamed_24))
                (portRef I1 (instanceRef mux1_Mmux_Y_34_renamed_23))
                (portRef I1 (instanceRef mux1_Mmux_Y_44_renamed_22))
                (portRef I1 (instanceRef mux1_Mmux_Y_35_renamed_21))
                (portRef I1 (instanceRef mux1_Mmux_Y_45_renamed_20))
                (portRef I1 (instanceRef mux1_Mmux_Y_36_renamed_19))
                (portRef I1 (instanceRef mux1_Mmux_Y_46_renamed_18))
                (portRef I1 (instanceRef mux1_Mmux_Y_37_renamed_17))
                (portRef I1 (instanceRef mux1_Mmux_Y_47_renamed_16))
                (portRef O (instanceRef rd1_0_IBUF_renamed_45))
              )
            )
            (net rd2_2_IBUF
              (joined
                (portRef S (instanceRef mux2_Mmux_Y_2_f7))
                (portRef S (instanceRef mux2_Mmux_Y_2_f7_0))
                (portRef S (instanceRef mux2_Mmux_Y_2_f7_1))
                (portRef S (instanceRef mux2_Mmux_Y_2_f7_2))
                (portRef S (instanceRef mux2_Mmux_Y_2_f7_3))
                (portRef S (instanceRef mux2_Mmux_Y_2_f7_4))
                (portRef S (instanceRef mux2_Mmux_Y_2_f7_5))
                (portRef S (instanceRef mux2_Mmux_Y_2_f7_6))
                (portRef O (instanceRef rd2_2_IBUF_renamed_46))
              )
            )
            (net rd2_1_IBUF
              (joined
                (portRef I0 (instanceRef mux2_Mmux_Y_3_renamed_15))
                (portRef I0 (instanceRef mux2_Mmux_Y_4_renamed_14))
                (portRef I0 (instanceRef mux2_Mmux_Y_31_renamed_13))
                (portRef I0 (instanceRef mux2_Mmux_Y_41_renamed_12))
                (portRef I0 (instanceRef mux2_Mmux_Y_32_renamed_11))
                (portRef I0 (instanceRef mux2_Mmux_Y_42_renamed_10))
                (portRef I0 (instanceRef mux2_Mmux_Y_33_renamed_9))
                (portRef I0 (instanceRef mux2_Mmux_Y_43_renamed_8))
                (portRef I0 (instanceRef mux2_Mmux_Y_34_renamed_7))
                (portRef I0 (instanceRef mux2_Mmux_Y_44_renamed_6))
                (portRef I0 (instanceRef mux2_Mmux_Y_35_renamed_5))
                (portRef I0 (instanceRef mux2_Mmux_Y_45_renamed_4))
                (portRef I0 (instanceRef mux2_Mmux_Y_36_renamed_3))
                (portRef I0 (instanceRef mux2_Mmux_Y_46_renamed_2))
                (portRef I0 (instanceRef mux2_Mmux_Y_37_renamed_1))
                (portRef I0 (instanceRef mux2_Mmux_Y_47_renamed_0))
                (portRef O (instanceRef rd2_1_IBUF_renamed_47))
              )
            )
            (net rd2_0_IBUF
              (joined
                (portRef I1 (instanceRef mux2_Mmux_Y_3_renamed_15))
                (portRef I1 (instanceRef mux2_Mmux_Y_4_renamed_14))
                (portRef I1 (instanceRef mux2_Mmux_Y_31_renamed_13))
                (portRef I1 (instanceRef mux2_Mmux_Y_41_renamed_12))
                (portRef I1 (instanceRef mux2_Mmux_Y_32_renamed_11))
                (portRef I1 (instanceRef mux2_Mmux_Y_42_renamed_10))
                (portRef I1 (instanceRef mux2_Mmux_Y_33_renamed_9))
                (portRef I1 (instanceRef mux2_Mmux_Y_43_renamed_8))
                (portRef I1 (instanceRef mux2_Mmux_Y_34_renamed_7))
                (portRef I1 (instanceRef mux2_Mmux_Y_44_renamed_6))
                (portRef I1 (instanceRef mux2_Mmux_Y_35_renamed_5))
                (portRef I1 (instanceRef mux2_Mmux_Y_45_renamed_4))
                (portRef I1 (instanceRef mux2_Mmux_Y_36_renamed_3))
                (portRef I1 (instanceRef mux2_Mmux_Y_46_renamed_2))
                (portRef I1 (instanceRef mux2_Mmux_Y_37_renamed_1))
                (portRef I1 (instanceRef mux2_Mmux_Y_47_renamed_0))
                (portRef O (instanceRef rd2_0_IBUF_renamed_48))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef registers_7__reg_output_0))
                (portRef C (instanceRef registers_7__reg_output_1))
                (portRef C (instanceRef registers_7__reg_output_2))
                (portRef C (instanceRef registers_7__reg_output_3))
                (portRef C (instanceRef registers_7__reg_output_4))
                (portRef C (instanceRef registers_7__reg_output_5))
                (portRef C (instanceRef registers_7__reg_output_6))
                (portRef C (instanceRef registers_7__reg_output_7))
                (portRef C (instanceRef registers_6__reg_output_0))
                (portRef C (instanceRef registers_6__reg_output_1))
                (portRef C (instanceRef registers_6__reg_output_2))
                (portRef C (instanceRef registers_6__reg_output_3))
                (portRef C (instanceRef registers_6__reg_output_4))
                (portRef C (instanceRef registers_6__reg_output_5))
                (portRef C (instanceRef registers_6__reg_output_6))
                (portRef C (instanceRef registers_6__reg_output_7))
                (portRef C (instanceRef registers_5__reg_output_0))
                (portRef C (instanceRef registers_5__reg_output_1))
                (portRef C (instanceRef registers_5__reg_output_2))
                (portRef C (instanceRef registers_5__reg_output_3))
                (portRef C (instanceRef registers_5__reg_output_4))
                (portRef C (instanceRef registers_5__reg_output_5))
                (portRef C (instanceRef registers_5__reg_output_6))
                (portRef C (instanceRef registers_5__reg_output_7))
                (portRef C (instanceRef registers_4__reg_output_0))
                (portRef C (instanceRef registers_4__reg_output_1))
                (portRef C (instanceRef registers_4__reg_output_2))
                (portRef C (instanceRef registers_4__reg_output_3))
                (portRef C (instanceRef registers_4__reg_output_4))
                (portRef C (instanceRef registers_4__reg_output_5))
                (portRef C (instanceRef registers_4__reg_output_6))
                (portRef C (instanceRef registers_4__reg_output_7))
                (portRef C (instanceRef registers_3__reg_output_0))
                (portRef C (instanceRef registers_3__reg_output_1))
                (portRef C (instanceRef registers_3__reg_output_2))
                (portRef C (instanceRef registers_3__reg_output_3))
                (portRef C (instanceRef registers_3__reg_output_4))
                (portRef C (instanceRef registers_3__reg_output_5))
                (portRef C (instanceRef registers_3__reg_output_6))
                (portRef C (instanceRef registers_3__reg_output_7))
                (portRef C (instanceRef registers_2__reg_output_0))
                (portRef C (instanceRef registers_2__reg_output_1))
                (portRef C (instanceRef registers_2__reg_output_2))
                (portRef C (instanceRef registers_2__reg_output_3))
                (portRef C (instanceRef registers_2__reg_output_4))
                (portRef C (instanceRef registers_2__reg_output_5))
                (portRef C (instanceRef registers_2__reg_output_6))
                (portRef C (instanceRef registers_2__reg_output_7))
                (portRef C (instanceRef registers_1__reg_output_0))
                (portRef C (instanceRef registers_1__reg_output_1))
                (portRef C (instanceRef registers_1__reg_output_2))
                (portRef C (instanceRef registers_1__reg_output_3))
                (portRef C (instanceRef registers_1__reg_output_4))
                (portRef C (instanceRef registers_1__reg_output_5))
                (portRef C (instanceRef registers_1__reg_output_6))
                (portRef C (instanceRef registers_1__reg_output_7))
                (portRef C (instanceRef registers_0__reg_output_0))
                (portRef C (instanceRef registers_0__reg_output_1))
                (portRef C (instanceRef registers_0__reg_output_2))
                (portRef C (instanceRef registers_0__reg_output_3))
                (portRef C (instanceRef registers_0__reg_output_4))
                (portRef C (instanceRef registers_0__reg_output_5))
                (portRef C (instanceRef registers_0__reg_output_6))
                (portRef C (instanceRef registers_0__reg_output_7))
                (portRef O (instanceRef clk_BUFGP_renamed_67))
              )
            )
            (net we_IBUF
              (joined
                (portRef I3 (instanceRef reg_enable_0_1))
                (portRef I3 (instanceRef reg_enable_1_1))
                (portRef I3 (instanceRef reg_enable_2_1))
                (portRef I3 (instanceRef reg_enable_3_1))
                (portRef I3 (instanceRef reg_enable_4_1))
                (portRef I3 (instanceRef reg_enable_5_1))
                (portRef I3 (instanceRef reg_enable_6_1))
                (portRef I3 (instanceRef reg_enable_7_1))
                (portRef O (instanceRef we_IBUF_renamed_49))
              )
            )
            (net rst_IBUF
              (joined
                (portRef CLR (instanceRef registers_7__reg_output_0))
                (portRef CLR (instanceRef registers_7__reg_output_1))
                (portRef CLR (instanceRef registers_7__reg_output_2))
                (portRef CLR (instanceRef registers_7__reg_output_3))
                (portRef CLR (instanceRef registers_7__reg_output_4))
                (portRef CLR (instanceRef registers_7__reg_output_5))
                (portRef CLR (instanceRef registers_7__reg_output_6))
                (portRef CLR (instanceRef registers_7__reg_output_7))
                (portRef CLR (instanceRef registers_6__reg_output_0))
                (portRef CLR (instanceRef registers_6__reg_output_1))
                (portRef CLR (instanceRef registers_6__reg_output_2))
                (portRef CLR (instanceRef registers_6__reg_output_3))
                (portRef CLR (instanceRef registers_6__reg_output_4))
                (portRef CLR (instanceRef registers_6__reg_output_5))
                (portRef CLR (instanceRef registers_6__reg_output_6))
                (portRef CLR (instanceRef registers_6__reg_output_7))
                (portRef CLR (instanceRef registers_5__reg_output_0))
                (portRef CLR (instanceRef registers_5__reg_output_1))
                (portRef CLR (instanceRef registers_5__reg_output_2))
                (portRef CLR (instanceRef registers_5__reg_output_3))
                (portRef CLR (instanceRef registers_5__reg_output_4))
                (portRef CLR (instanceRef registers_5__reg_output_5))
                (portRef CLR (instanceRef registers_5__reg_output_6))
                (portRef CLR (instanceRef registers_5__reg_output_7))
                (portRef CLR (instanceRef registers_4__reg_output_0))
                (portRef CLR (instanceRef registers_4__reg_output_1))
                (portRef CLR (instanceRef registers_4__reg_output_2))
                (portRef CLR (instanceRef registers_4__reg_output_3))
                (portRef CLR (instanceRef registers_4__reg_output_4))
                (portRef CLR (instanceRef registers_4__reg_output_5))
                (portRef CLR (instanceRef registers_4__reg_output_6))
                (portRef CLR (instanceRef registers_4__reg_output_7))
                (portRef CLR (instanceRef registers_3__reg_output_0))
                (portRef CLR (instanceRef registers_3__reg_output_1))
                (portRef CLR (instanceRef registers_3__reg_output_2))
                (portRef CLR (instanceRef registers_3__reg_output_3))
                (portRef CLR (instanceRef registers_3__reg_output_4))
                (portRef CLR (instanceRef registers_3__reg_output_5))
                (portRef CLR (instanceRef registers_3__reg_output_6))
                (portRef CLR (instanceRef registers_3__reg_output_7))
                (portRef CLR (instanceRef registers_2__reg_output_0))
                (portRef CLR (instanceRef registers_2__reg_output_1))
                (portRef CLR (instanceRef registers_2__reg_output_2))
                (portRef CLR (instanceRef registers_2__reg_output_3))
                (portRef CLR (instanceRef registers_2__reg_output_4))
                (portRef CLR (instanceRef registers_2__reg_output_5))
                (portRef CLR (instanceRef registers_2__reg_output_6))
                (portRef CLR (instanceRef registers_2__reg_output_7))
                (portRef CLR (instanceRef registers_1__reg_output_0))
                (portRef CLR (instanceRef registers_1__reg_output_1))
                (portRef CLR (instanceRef registers_1__reg_output_2))
                (portRef CLR (instanceRef registers_1__reg_output_3))
                (portRef CLR (instanceRef registers_1__reg_output_4))
                (portRef CLR (instanceRef registers_1__reg_output_5))
                (portRef CLR (instanceRef registers_1__reg_output_6))
                (portRef CLR (instanceRef registers_1__reg_output_7))
                (portRef CLR (instanceRef registers_0__reg_output_0))
                (portRef CLR (instanceRef registers_0__reg_output_1))
                (portRef CLR (instanceRef registers_0__reg_output_2))
                (portRef CLR (instanceRef registers_0__reg_output_3))
                (portRef CLR (instanceRef registers_0__reg_output_4))
                (portRef CLR (instanceRef registers_0__reg_output_5))
                (portRef CLR (instanceRef registers_0__reg_output_6))
                (portRef CLR (instanceRef registers_0__reg_output_7))
                (portRef O (instanceRef rst_IBUF_renamed_50))
              )
            )
            (net (rename registers_0__reg_output_7_ "registers[0].reg/output<7>")
              (joined
                (portRef Q (instanceRef registers_0__reg_output_7))
                (portRef I5 (instanceRef mux2_Mmux_Y_47_renamed_0))
                (portRef I5 (instanceRef mux1_Mmux_Y_47_renamed_16))
              )
            )
            (net (rename registers_0__reg_output_6_ "registers[0].reg/output<6>")
              (joined
                (portRef Q (instanceRef registers_0__reg_output_6))
                (portRef I5 (instanceRef mux2_Mmux_Y_46_renamed_2))
                (portRef I5 (instanceRef mux1_Mmux_Y_46_renamed_18))
              )
            )
            (net (rename registers_0__reg_output_5_ "registers[0].reg/output<5>")
              (joined
                (portRef Q (instanceRef registers_0__reg_output_5))
                (portRef I5 (instanceRef mux2_Mmux_Y_45_renamed_4))
                (portRef I5 (instanceRef mux1_Mmux_Y_45_renamed_20))
              )
            )
            (net (rename registers_0__reg_output_4_ "registers[0].reg/output<4>")
              (joined
                (portRef Q (instanceRef registers_0__reg_output_4))
                (portRef I5 (instanceRef mux2_Mmux_Y_44_renamed_6))
                (portRef I5 (instanceRef mux1_Mmux_Y_44_renamed_22))
              )
            )
            (net (rename registers_0__reg_output_3_ "registers[0].reg/output<3>")
              (joined
                (portRef Q (instanceRef registers_0__reg_output_3))
                (portRef I5 (instanceRef mux2_Mmux_Y_43_renamed_8))
                (portRef I5 (instanceRef mux1_Mmux_Y_43_renamed_24))
              )
            )
            (net (rename registers_0__reg_output_2_ "registers[0].reg/output<2>")
              (joined
                (portRef Q (instanceRef registers_0__reg_output_2))
                (portRef I5 (instanceRef mux2_Mmux_Y_42_renamed_10))
                (portRef I5 (instanceRef mux1_Mmux_Y_42_renamed_26))
              )
            )
            (net (rename registers_0__reg_output_1_ "registers[0].reg/output<1>")
              (joined
                (portRef Q (instanceRef registers_0__reg_output_1))
                (portRef I5 (instanceRef mux2_Mmux_Y_41_renamed_12))
                (portRef I5 (instanceRef mux1_Mmux_Y_41_renamed_28))
              )
            )
            (net (rename registers_0__reg_output_0_ "registers[0].reg/output<0>")
              (joined
                (portRef Q (instanceRef registers_0__reg_output_0))
                (portRef I5 (instanceRef mux2_Mmux_Y_4_renamed_14))
                (portRef I5 (instanceRef mux1_Mmux_Y_4_renamed_30))
              )
            )
            (net (rename registers_1__reg_output_7_ "registers[1].reg/output<7>")
              (joined
                (portRef Q (instanceRef registers_1__reg_output_7))
                (portRef I4 (instanceRef mux2_Mmux_Y_47_renamed_0))
                (portRef I4 (instanceRef mux1_Mmux_Y_47_renamed_16))
              )
            )
            (net (rename registers_1__reg_output_6_ "registers[1].reg/output<6>")
              (joined
                (portRef Q (instanceRef registers_1__reg_output_6))
                (portRef I4 (instanceRef mux2_Mmux_Y_46_renamed_2))
                (portRef I4 (instanceRef mux1_Mmux_Y_46_renamed_18))
              )
            )
            (net (rename registers_1__reg_output_5_ "registers[1].reg/output<5>")
              (joined
                (portRef Q (instanceRef registers_1__reg_output_5))
                (portRef I4 (instanceRef mux2_Mmux_Y_45_renamed_4))
                (portRef I4 (instanceRef mux1_Mmux_Y_45_renamed_20))
              )
            )
            (net (rename registers_1__reg_output_4_ "registers[1].reg/output<4>")
              (joined
                (portRef Q (instanceRef registers_1__reg_output_4))
                (portRef I4 (instanceRef mux2_Mmux_Y_44_renamed_6))
                (portRef I4 (instanceRef mux1_Mmux_Y_44_renamed_22))
              )
            )
            (net (rename registers_1__reg_output_3_ "registers[1].reg/output<3>")
              (joined
                (portRef Q (instanceRef registers_1__reg_output_3))
                (portRef I4 (instanceRef mux2_Mmux_Y_43_renamed_8))
                (portRef I4 (instanceRef mux1_Mmux_Y_43_renamed_24))
              )
            )
            (net (rename registers_1__reg_output_2_ "registers[1].reg/output<2>")
              (joined
                (portRef Q (instanceRef registers_1__reg_output_2))
                (portRef I4 (instanceRef mux2_Mmux_Y_42_renamed_10))
                (portRef I4 (instanceRef mux1_Mmux_Y_42_renamed_26))
              )
            )
            (net (rename registers_1__reg_output_1_ "registers[1].reg/output<1>")
              (joined
                (portRef Q (instanceRef registers_1__reg_output_1))
                (portRef I4 (instanceRef mux2_Mmux_Y_41_renamed_12))
                (portRef I4 (instanceRef mux1_Mmux_Y_41_renamed_28))
              )
            )
            (net (rename registers_1__reg_output_0_ "registers[1].reg/output<0>")
              (joined
                (portRef Q (instanceRef registers_1__reg_output_0))
                (portRef I4 (instanceRef mux2_Mmux_Y_4_renamed_14))
                (portRef I4 (instanceRef mux1_Mmux_Y_4_renamed_30))
              )
            )
            (net (rename registers_2__reg_output_7_ "registers[2].reg/output<7>")
              (joined
                (portRef Q (instanceRef registers_2__reg_output_7))
                (portRef I2 (instanceRef mux2_Mmux_Y_47_renamed_0))
                (portRef I2 (instanceRef mux1_Mmux_Y_47_renamed_16))
              )
            )
            (net (rename registers_2__reg_output_6_ "registers[2].reg/output<6>")
              (joined
                (portRef Q (instanceRef registers_2__reg_output_6))
                (portRef I2 (instanceRef mux2_Mmux_Y_46_renamed_2))
                (portRef I2 (instanceRef mux1_Mmux_Y_46_renamed_18))
              )
            )
            (net (rename registers_2__reg_output_5_ "registers[2].reg/output<5>")
              (joined
                (portRef Q (instanceRef registers_2__reg_output_5))
                (portRef I2 (instanceRef mux2_Mmux_Y_45_renamed_4))
                (portRef I2 (instanceRef mux1_Mmux_Y_45_renamed_20))
              )
            )
            (net (rename registers_2__reg_output_4_ "registers[2].reg/output<4>")
              (joined
                (portRef Q (instanceRef registers_2__reg_output_4))
                (portRef I2 (instanceRef mux2_Mmux_Y_44_renamed_6))
                (portRef I2 (instanceRef mux1_Mmux_Y_44_renamed_22))
              )
            )
            (net (rename registers_2__reg_output_3_ "registers[2].reg/output<3>")
              (joined
                (portRef Q (instanceRef registers_2__reg_output_3))
                (portRef I2 (instanceRef mux2_Mmux_Y_43_renamed_8))
                (portRef I2 (instanceRef mux1_Mmux_Y_43_renamed_24))
              )
            )
            (net (rename registers_2__reg_output_2_ "registers[2].reg/output<2>")
              (joined
                (portRef Q (instanceRef registers_2__reg_output_2))
                (portRef I2 (instanceRef mux2_Mmux_Y_42_renamed_10))
                (portRef I2 (instanceRef mux1_Mmux_Y_42_renamed_26))
              )
            )
            (net (rename registers_2__reg_output_1_ "registers[2].reg/output<1>")
              (joined
                (portRef Q (instanceRef registers_2__reg_output_1))
                (portRef I2 (instanceRef mux2_Mmux_Y_41_renamed_12))
                (portRef I2 (instanceRef mux1_Mmux_Y_41_renamed_28))
              )
            )
            (net (rename registers_2__reg_output_0_ "registers[2].reg/output<0>")
              (joined
                (portRef Q (instanceRef registers_2__reg_output_0))
                (portRef I2 (instanceRef mux2_Mmux_Y_4_renamed_14))
                (portRef I2 (instanceRef mux1_Mmux_Y_4_renamed_30))
              )
            )
            (net (rename registers_3__reg_output_7_ "registers[3].reg/output<7>")
              (joined
                (portRef Q (instanceRef registers_3__reg_output_7))
                (portRef I3 (instanceRef mux2_Mmux_Y_47_renamed_0))
                (portRef I3 (instanceRef mux1_Mmux_Y_47_renamed_16))
              )
            )
            (net (rename registers_3__reg_output_6_ "registers[3].reg/output<6>")
              (joined
                (portRef Q (instanceRef registers_3__reg_output_6))
                (portRef I3 (instanceRef mux2_Mmux_Y_46_renamed_2))
                (portRef I3 (instanceRef mux1_Mmux_Y_46_renamed_18))
              )
            )
            (net (rename registers_3__reg_output_5_ "registers[3].reg/output<5>")
              (joined
                (portRef Q (instanceRef registers_3__reg_output_5))
                (portRef I3 (instanceRef mux2_Mmux_Y_45_renamed_4))
                (portRef I3 (instanceRef mux1_Mmux_Y_45_renamed_20))
              )
            )
            (net (rename registers_3__reg_output_4_ "registers[3].reg/output<4>")
              (joined
                (portRef Q (instanceRef registers_3__reg_output_4))
                (portRef I3 (instanceRef mux2_Mmux_Y_44_renamed_6))
                (portRef I3 (instanceRef mux1_Mmux_Y_44_renamed_22))
              )
            )
            (net (rename registers_3__reg_output_3_ "registers[3].reg/output<3>")
              (joined
                (portRef Q (instanceRef registers_3__reg_output_3))
                (portRef I3 (instanceRef mux2_Mmux_Y_43_renamed_8))
                (portRef I3 (instanceRef mux1_Mmux_Y_43_renamed_24))
              )
            )
            (net (rename registers_3__reg_output_2_ "registers[3].reg/output<2>")
              (joined
                (portRef Q (instanceRef registers_3__reg_output_2))
                (portRef I3 (instanceRef mux2_Mmux_Y_42_renamed_10))
                (portRef I3 (instanceRef mux1_Mmux_Y_42_renamed_26))
              )
            )
            (net (rename registers_3__reg_output_1_ "registers[3].reg/output<1>")
              (joined
                (portRef Q (instanceRef registers_3__reg_output_1))
                (portRef I3 (instanceRef mux2_Mmux_Y_41_renamed_12))
                (portRef I3 (instanceRef mux1_Mmux_Y_41_renamed_28))
              )
            )
            (net (rename registers_3__reg_output_0_ "registers[3].reg/output<0>")
              (joined
                (portRef Q (instanceRef registers_3__reg_output_0))
                (portRef I3 (instanceRef mux2_Mmux_Y_4_renamed_14))
                (portRef I3 (instanceRef mux1_Mmux_Y_4_renamed_30))
              )
            )
            (net (rename registers_4__reg_output_7_ "registers[4].reg/output<7>")
              (joined
                (portRef Q (instanceRef registers_4__reg_output_7))
                (portRef I5 (instanceRef mux2_Mmux_Y_37_renamed_1))
                (portRef I5 (instanceRef mux1_Mmux_Y_37_renamed_17))
              )
            )
            (net (rename registers_4__reg_output_6_ "registers[4].reg/output<6>")
              (joined
                (portRef Q (instanceRef registers_4__reg_output_6))
                (portRef I5 (instanceRef mux2_Mmux_Y_36_renamed_3))
                (portRef I5 (instanceRef mux1_Mmux_Y_36_renamed_19))
              )
            )
            (net (rename registers_4__reg_output_5_ "registers[4].reg/output<5>")
              (joined
                (portRef Q (instanceRef registers_4__reg_output_5))
                (portRef I5 (instanceRef mux2_Mmux_Y_35_renamed_5))
                (portRef I5 (instanceRef mux1_Mmux_Y_35_renamed_21))
              )
            )
            (net (rename registers_4__reg_output_4_ "registers[4].reg/output<4>")
              (joined
                (portRef Q (instanceRef registers_4__reg_output_4))
                (portRef I5 (instanceRef mux2_Mmux_Y_34_renamed_7))
                (portRef I5 (instanceRef mux1_Mmux_Y_34_renamed_23))
              )
            )
            (net (rename registers_4__reg_output_3_ "registers[4].reg/output<3>")
              (joined
                (portRef Q (instanceRef registers_4__reg_output_3))
                (portRef I5 (instanceRef mux2_Mmux_Y_33_renamed_9))
                (portRef I5 (instanceRef mux1_Mmux_Y_33_renamed_25))
              )
            )
            (net (rename registers_4__reg_output_2_ "registers[4].reg/output<2>")
              (joined
                (portRef Q (instanceRef registers_4__reg_output_2))
                (portRef I5 (instanceRef mux2_Mmux_Y_32_renamed_11))
                (portRef I5 (instanceRef mux1_Mmux_Y_32_renamed_27))
              )
            )
            (net (rename registers_4__reg_output_1_ "registers[4].reg/output<1>")
              (joined
                (portRef Q (instanceRef registers_4__reg_output_1))
                (portRef I5 (instanceRef mux2_Mmux_Y_31_renamed_13))
                (portRef I5 (instanceRef mux1_Mmux_Y_31_renamed_29))
              )
            )
            (net (rename registers_4__reg_output_0_ "registers[4].reg/output<0>")
              (joined
                (portRef Q (instanceRef registers_4__reg_output_0))
                (portRef I5 (instanceRef mux2_Mmux_Y_3_renamed_15))
                (portRef I5 (instanceRef mux1_Mmux_Y_3_renamed_31))
              )
            )
            (net (rename registers_5__reg_output_7_ "registers[5].reg/output<7>")
              (joined
                (portRef Q (instanceRef registers_5__reg_output_7))
                (portRef I4 (instanceRef mux2_Mmux_Y_37_renamed_1))
                (portRef I4 (instanceRef mux1_Mmux_Y_37_renamed_17))
              )
            )
            (net (rename registers_5__reg_output_6_ "registers[5].reg/output<6>")
              (joined
                (portRef Q (instanceRef registers_5__reg_output_6))
                (portRef I4 (instanceRef mux2_Mmux_Y_36_renamed_3))
                (portRef I4 (instanceRef mux1_Mmux_Y_36_renamed_19))
              )
            )
            (net (rename registers_5__reg_output_5_ "registers[5].reg/output<5>")
              (joined
                (portRef Q (instanceRef registers_5__reg_output_5))
                (portRef I4 (instanceRef mux2_Mmux_Y_35_renamed_5))
                (portRef I4 (instanceRef mux1_Mmux_Y_35_renamed_21))
              )
            )
            (net (rename registers_5__reg_output_4_ "registers[5].reg/output<4>")
              (joined
                (portRef Q (instanceRef registers_5__reg_output_4))
                (portRef I4 (instanceRef mux2_Mmux_Y_34_renamed_7))
                (portRef I4 (instanceRef mux1_Mmux_Y_34_renamed_23))
              )
            )
            (net (rename registers_5__reg_output_3_ "registers[5].reg/output<3>")
              (joined
                (portRef Q (instanceRef registers_5__reg_output_3))
                (portRef I4 (instanceRef mux2_Mmux_Y_33_renamed_9))
                (portRef I4 (instanceRef mux1_Mmux_Y_33_renamed_25))
              )
            )
            (net (rename registers_5__reg_output_2_ "registers[5].reg/output<2>")
              (joined
                (portRef Q (instanceRef registers_5__reg_output_2))
                (portRef I4 (instanceRef mux2_Mmux_Y_32_renamed_11))
                (portRef I4 (instanceRef mux1_Mmux_Y_32_renamed_27))
              )
            )
            (net (rename registers_5__reg_output_1_ "registers[5].reg/output<1>")
              (joined
                (portRef Q (instanceRef registers_5__reg_output_1))
                (portRef I4 (instanceRef mux2_Mmux_Y_31_renamed_13))
                (portRef I4 (instanceRef mux1_Mmux_Y_31_renamed_29))
              )
            )
            (net (rename registers_5__reg_output_0_ "registers[5].reg/output<0>")
              (joined
                (portRef Q (instanceRef registers_5__reg_output_0))
                (portRef I4 (instanceRef mux2_Mmux_Y_3_renamed_15))
                (portRef I4 (instanceRef mux1_Mmux_Y_3_renamed_31))
              )
            )
            (net (rename registers_6__reg_output_7_ "registers[6].reg/output<7>")
              (joined
                (portRef Q (instanceRef registers_6__reg_output_7))
                (portRef I2 (instanceRef mux2_Mmux_Y_37_renamed_1))
                (portRef I2 (instanceRef mux1_Mmux_Y_37_renamed_17))
              )
            )
            (net (rename registers_6__reg_output_6_ "registers[6].reg/output<6>")
              (joined
                (portRef Q (instanceRef registers_6__reg_output_6))
                (portRef I2 (instanceRef mux2_Mmux_Y_36_renamed_3))
                (portRef I2 (instanceRef mux1_Mmux_Y_36_renamed_19))
              )
            )
            (net (rename registers_6__reg_output_5_ "registers[6].reg/output<5>")
              (joined
                (portRef Q (instanceRef registers_6__reg_output_5))
                (portRef I2 (instanceRef mux2_Mmux_Y_35_renamed_5))
                (portRef I2 (instanceRef mux1_Mmux_Y_35_renamed_21))
              )
            )
            (net (rename registers_6__reg_output_4_ "registers[6].reg/output<4>")
              (joined
                (portRef Q (instanceRef registers_6__reg_output_4))
                (portRef I2 (instanceRef mux2_Mmux_Y_34_renamed_7))
                (portRef I2 (instanceRef mux1_Mmux_Y_34_renamed_23))
              )
            )
            (net (rename registers_6__reg_output_3_ "registers[6].reg/output<3>")
              (joined
                (portRef Q (instanceRef registers_6__reg_output_3))
                (portRef I2 (instanceRef mux2_Mmux_Y_33_renamed_9))
                (portRef I2 (instanceRef mux1_Mmux_Y_33_renamed_25))
              )
            )
            (net (rename registers_6__reg_output_2_ "registers[6].reg/output<2>")
              (joined
                (portRef Q (instanceRef registers_6__reg_output_2))
                (portRef I2 (instanceRef mux2_Mmux_Y_32_renamed_11))
                (portRef I2 (instanceRef mux1_Mmux_Y_32_renamed_27))
              )
            )
            (net (rename registers_6__reg_output_1_ "registers[6].reg/output<1>")
              (joined
                (portRef Q (instanceRef registers_6__reg_output_1))
                (portRef I2 (instanceRef mux2_Mmux_Y_31_renamed_13))
                (portRef I2 (instanceRef mux1_Mmux_Y_31_renamed_29))
              )
            )
            (net (rename registers_6__reg_output_0_ "registers[6].reg/output<0>")
              (joined
                (portRef Q (instanceRef registers_6__reg_output_0))
                (portRef I2 (instanceRef mux2_Mmux_Y_3_renamed_15))
                (portRef I2 (instanceRef mux1_Mmux_Y_3_renamed_31))
              )
            )
            (net (rename registers_7__reg_output_7_ "registers[7].reg/output<7>")
              (joined
                (portRef Q (instanceRef registers_7__reg_output_7))
                (portRef I3 (instanceRef mux2_Mmux_Y_37_renamed_1))
                (portRef I3 (instanceRef mux1_Mmux_Y_37_renamed_17))
              )
            )
            (net (rename registers_7__reg_output_6_ "registers[7].reg/output<6>")
              (joined
                (portRef Q (instanceRef registers_7__reg_output_6))
                (portRef I3 (instanceRef mux2_Mmux_Y_36_renamed_3))
                (portRef I3 (instanceRef mux1_Mmux_Y_36_renamed_19))
              )
            )
            (net (rename registers_7__reg_output_5_ "registers[7].reg/output<5>")
              (joined
                (portRef Q (instanceRef registers_7__reg_output_5))
                (portRef I3 (instanceRef mux2_Mmux_Y_35_renamed_5))
                (portRef I3 (instanceRef mux1_Mmux_Y_35_renamed_21))
              )
            )
            (net (rename registers_7__reg_output_4_ "registers[7].reg/output<4>")
              (joined
                (portRef Q (instanceRef registers_7__reg_output_4))
                (portRef I3 (instanceRef mux2_Mmux_Y_34_renamed_7))
                (portRef I3 (instanceRef mux1_Mmux_Y_34_renamed_23))
              )
            )
            (net (rename registers_7__reg_output_3_ "registers[7].reg/output<3>")
              (joined
                (portRef Q (instanceRef registers_7__reg_output_3))
                (portRef I3 (instanceRef mux2_Mmux_Y_33_renamed_9))
                (portRef I3 (instanceRef mux1_Mmux_Y_33_renamed_25))
              )
            )
            (net (rename registers_7__reg_output_2_ "registers[7].reg/output<2>")
              (joined
                (portRef Q (instanceRef registers_7__reg_output_2))
                (portRef I3 (instanceRef mux2_Mmux_Y_32_renamed_11))
                (portRef I3 (instanceRef mux1_Mmux_Y_32_renamed_27))
              )
            )
            (net (rename registers_7__reg_output_1_ "registers[7].reg/output<1>")
              (joined
                (portRef Q (instanceRef registers_7__reg_output_1))
                (portRef I3 (instanceRef mux2_Mmux_Y_31_renamed_13))
                (portRef I3 (instanceRef mux1_Mmux_Y_31_renamed_29))
              )
            )
            (net (rename registers_7__reg_output_0_ "registers[7].reg/output<0>")
              (joined
                (portRef Q (instanceRef registers_7__reg_output_0))
                (portRef I3 (instanceRef mux2_Mmux_Y_3_renamed_15))
                (portRef I3 (instanceRef mux1_Mmux_Y_3_renamed_31))
              )
            )
            (net out1_7_OBUF
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_2_f7_6))
                (portRef I (instanceRef out1_7_OBUF_renamed_51))
              )
            )
            (net out1_6_OBUF
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_2_f7_5))
                (portRef I (instanceRef out1_6_OBUF_renamed_52))
              )
            )
            (net out1_5_OBUF
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_2_f7_4))
                (portRef I (instanceRef out1_5_OBUF_renamed_53))
              )
            )
            (net out1_4_OBUF
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_2_f7_3))
                (portRef I (instanceRef out1_4_OBUF_renamed_54))
              )
            )
            (net out1_3_OBUF
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_2_f7_2))
                (portRef I (instanceRef out1_3_OBUF_renamed_55))
              )
            )
            (net out1_2_OBUF
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_2_f7_1))
                (portRef I (instanceRef out1_2_OBUF_renamed_56))
              )
            )
            (net out1_1_OBUF
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_2_f7_0))
                (portRef I (instanceRef out1_1_OBUF_renamed_57))
              )
            )
            (net out1_0_OBUF
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_2_f7))
                (portRef I (instanceRef out1_0_OBUF_renamed_58))
              )
            )
            (net out2_7_OBUF
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_2_f7_6))
                (portRef I (instanceRef out2_7_OBUF_renamed_59))
              )
            )
            (net out2_6_OBUF
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_2_f7_5))
                (portRef I (instanceRef out2_6_OBUF_renamed_60))
              )
            )
            (net out2_5_OBUF
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_2_f7_4))
                (portRef I (instanceRef out2_5_OBUF_renamed_61))
              )
            )
            (net out2_4_OBUF
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_2_f7_3))
                (portRef I (instanceRef out2_4_OBUF_renamed_62))
              )
            )
            (net out2_3_OBUF
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_2_f7_2))
                (portRef I (instanceRef out2_3_OBUF_renamed_63))
              )
            )
            (net out2_2_OBUF
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_2_f7_1))
                (portRef I (instanceRef out2_2_OBUF_renamed_64))
              )
            )
            (net out2_1_OBUF
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_2_f7_0))
                (portRef I (instanceRef out2_1_OBUF_renamed_65))
              )
            )
            (net out2_0_OBUF
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_2_f7))
                (portRef I (instanceRef out2_0_OBUF_renamed_66))
              )
            )
            (net (rename reg_enable_0_ "reg_enable<0>")
              (joined
                (portRef CE (instanceRef registers_0__reg_output_0))
                (portRef CE (instanceRef registers_0__reg_output_1))
                (portRef CE (instanceRef registers_0__reg_output_2))
                (portRef CE (instanceRef registers_0__reg_output_3))
                (portRef CE (instanceRef registers_0__reg_output_4))
                (portRef CE (instanceRef registers_0__reg_output_5))
                (portRef CE (instanceRef registers_0__reg_output_6))
                (portRef CE (instanceRef registers_0__reg_output_7))
                (portRef O (instanceRef reg_enable_0_1))
              )
            )
            (net (rename reg_enable_1_ "reg_enable<1>")
              (joined
                (portRef CE (instanceRef registers_1__reg_output_0))
                (portRef CE (instanceRef registers_1__reg_output_1))
                (portRef CE (instanceRef registers_1__reg_output_2))
                (portRef CE (instanceRef registers_1__reg_output_3))
                (portRef CE (instanceRef registers_1__reg_output_4))
                (portRef CE (instanceRef registers_1__reg_output_5))
                (portRef CE (instanceRef registers_1__reg_output_6))
                (portRef CE (instanceRef registers_1__reg_output_7))
                (portRef O (instanceRef reg_enable_1_1))
              )
            )
            (net (rename reg_enable_2_ "reg_enable<2>")
              (joined
                (portRef CE (instanceRef registers_2__reg_output_0))
                (portRef CE (instanceRef registers_2__reg_output_1))
                (portRef CE (instanceRef registers_2__reg_output_2))
                (portRef CE (instanceRef registers_2__reg_output_3))
                (portRef CE (instanceRef registers_2__reg_output_4))
                (portRef CE (instanceRef registers_2__reg_output_5))
                (portRef CE (instanceRef registers_2__reg_output_6))
                (portRef CE (instanceRef registers_2__reg_output_7))
                (portRef O (instanceRef reg_enable_2_1))
              )
            )
            (net (rename reg_enable_3_ "reg_enable<3>")
              (joined
                (portRef CE (instanceRef registers_3__reg_output_0))
                (portRef CE (instanceRef registers_3__reg_output_1))
                (portRef CE (instanceRef registers_3__reg_output_2))
                (portRef CE (instanceRef registers_3__reg_output_3))
                (portRef CE (instanceRef registers_3__reg_output_4))
                (portRef CE (instanceRef registers_3__reg_output_5))
                (portRef CE (instanceRef registers_3__reg_output_6))
                (portRef CE (instanceRef registers_3__reg_output_7))
                (portRef O (instanceRef reg_enable_3_1))
              )
            )
            (net (rename reg_enable_4_ "reg_enable<4>")
              (joined
                (portRef CE (instanceRef registers_4__reg_output_0))
                (portRef CE (instanceRef registers_4__reg_output_1))
                (portRef CE (instanceRef registers_4__reg_output_2))
                (portRef CE (instanceRef registers_4__reg_output_3))
                (portRef CE (instanceRef registers_4__reg_output_4))
                (portRef CE (instanceRef registers_4__reg_output_5))
                (portRef CE (instanceRef registers_4__reg_output_6))
                (portRef CE (instanceRef registers_4__reg_output_7))
                (portRef O (instanceRef reg_enable_4_1))
              )
            )
            (net (rename reg_enable_5_ "reg_enable<5>")
              (joined
                (portRef CE (instanceRef registers_5__reg_output_0))
                (portRef CE (instanceRef registers_5__reg_output_1))
                (portRef CE (instanceRef registers_5__reg_output_2))
                (portRef CE (instanceRef registers_5__reg_output_3))
                (portRef CE (instanceRef registers_5__reg_output_4))
                (portRef CE (instanceRef registers_5__reg_output_5))
                (portRef CE (instanceRef registers_5__reg_output_6))
                (portRef CE (instanceRef registers_5__reg_output_7))
                (portRef O (instanceRef reg_enable_5_1))
              )
            )
            (net (rename reg_enable_6_ "reg_enable<6>")
              (joined
                (portRef CE (instanceRef registers_6__reg_output_0))
                (portRef CE (instanceRef registers_6__reg_output_1))
                (portRef CE (instanceRef registers_6__reg_output_2))
                (portRef CE (instanceRef registers_6__reg_output_3))
                (portRef CE (instanceRef registers_6__reg_output_4))
                (portRef CE (instanceRef registers_6__reg_output_5))
                (portRef CE (instanceRef registers_6__reg_output_6))
                (portRef CE (instanceRef registers_6__reg_output_7))
                (portRef O (instanceRef reg_enable_6_1))
              )
            )
            (net (rename reg_enable_7_ "reg_enable<7>")
              (joined
                (portRef CE (instanceRef registers_7__reg_output_0))
                (portRef CE (instanceRef registers_7__reg_output_1))
                (portRef CE (instanceRef registers_7__reg_output_2))
                (portRef CE (instanceRef registers_7__reg_output_3))
                (portRef CE (instanceRef registers_7__reg_output_4))
                (portRef CE (instanceRef registers_7__reg_output_5))
                (portRef CE (instanceRef registers_7__reg_output_6))
                (portRef CE (instanceRef registers_7__reg_output_7))
                (portRef O (instanceRef reg_enable_7_1))
              )
            )
            (net (rename mux2_Mmux_Y_47 "mux2/Mmux_Y_47")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_47_renamed_0))
                (portRef I0 (instanceRef mux2_Mmux_Y_2_f7_6))
              )
            )
            (net (rename mux2_Mmux_Y_37 "mux2/Mmux_Y_37")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_37_renamed_1))
                (portRef I1 (instanceRef mux2_Mmux_Y_2_f7_6))
              )
            )
            (net (rename mux2_Mmux_Y_46 "mux2/Mmux_Y_46")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_46_renamed_2))
                (portRef I0 (instanceRef mux2_Mmux_Y_2_f7_5))
              )
            )
            (net (rename mux2_Mmux_Y_36 "mux2/Mmux_Y_36")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_36_renamed_3))
                (portRef I1 (instanceRef mux2_Mmux_Y_2_f7_5))
              )
            )
            (net (rename mux2_Mmux_Y_45 "mux2/Mmux_Y_45")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_45_renamed_4))
                (portRef I0 (instanceRef mux2_Mmux_Y_2_f7_4))
              )
            )
            (net (rename mux2_Mmux_Y_35 "mux2/Mmux_Y_35")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_35_renamed_5))
                (portRef I1 (instanceRef mux2_Mmux_Y_2_f7_4))
              )
            )
            (net (rename mux2_Mmux_Y_44 "mux2/Mmux_Y_44")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_44_renamed_6))
                (portRef I0 (instanceRef mux2_Mmux_Y_2_f7_3))
              )
            )
            (net (rename mux2_Mmux_Y_34 "mux2/Mmux_Y_34")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_34_renamed_7))
                (portRef I1 (instanceRef mux2_Mmux_Y_2_f7_3))
              )
            )
            (net (rename mux2_Mmux_Y_43 "mux2/Mmux_Y_43")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_43_renamed_8))
                (portRef I0 (instanceRef mux2_Mmux_Y_2_f7_2))
              )
            )
            (net (rename mux2_Mmux_Y_33 "mux2/Mmux_Y_33")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_33_renamed_9))
                (portRef I1 (instanceRef mux2_Mmux_Y_2_f7_2))
              )
            )
            (net (rename mux2_Mmux_Y_42 "mux2/Mmux_Y_42")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_42_renamed_10))
                (portRef I0 (instanceRef mux2_Mmux_Y_2_f7_1))
              )
            )
            (net (rename mux2_Mmux_Y_32 "mux2/Mmux_Y_32")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_32_renamed_11))
                (portRef I1 (instanceRef mux2_Mmux_Y_2_f7_1))
              )
            )
            (net (rename mux2_Mmux_Y_41 "mux2/Mmux_Y_41")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_41_renamed_12))
                (portRef I0 (instanceRef mux2_Mmux_Y_2_f7_0))
              )
            )
            (net (rename mux2_Mmux_Y_31 "mux2/Mmux_Y_31")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_31_renamed_13))
                (portRef I1 (instanceRef mux2_Mmux_Y_2_f7_0))
              )
            )
            (net (rename mux2_Mmux_Y_4 "mux2/Mmux_Y_4")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_4_renamed_14))
                (portRef I0 (instanceRef mux2_Mmux_Y_2_f7))
              )
            )
            (net (rename mux2_Mmux_Y_3 "mux2/Mmux_Y_3")
              (joined
                (portRef O (instanceRef mux2_Mmux_Y_3_renamed_15))
                (portRef I1 (instanceRef mux2_Mmux_Y_2_f7))
              )
            )
            (net (rename mux1_Mmux_Y_47 "mux1/Mmux_Y_47")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_47_renamed_16))
                (portRef I0 (instanceRef mux1_Mmux_Y_2_f7_6))
              )
            )
            (net (rename mux1_Mmux_Y_37 "mux1/Mmux_Y_37")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_37_renamed_17))
                (portRef I1 (instanceRef mux1_Mmux_Y_2_f7_6))
              )
            )
            (net (rename mux1_Mmux_Y_46 "mux1/Mmux_Y_46")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_46_renamed_18))
                (portRef I0 (instanceRef mux1_Mmux_Y_2_f7_5))
              )
            )
            (net (rename mux1_Mmux_Y_36 "mux1/Mmux_Y_36")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_36_renamed_19))
                (portRef I1 (instanceRef mux1_Mmux_Y_2_f7_5))
              )
            )
            (net (rename mux1_Mmux_Y_45 "mux1/Mmux_Y_45")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_45_renamed_20))
                (portRef I0 (instanceRef mux1_Mmux_Y_2_f7_4))
              )
            )
            (net (rename mux1_Mmux_Y_35 "mux1/Mmux_Y_35")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_35_renamed_21))
                (portRef I1 (instanceRef mux1_Mmux_Y_2_f7_4))
              )
            )
            (net (rename mux1_Mmux_Y_44 "mux1/Mmux_Y_44")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_44_renamed_22))
                (portRef I0 (instanceRef mux1_Mmux_Y_2_f7_3))
              )
            )
            (net (rename mux1_Mmux_Y_34 "mux1/Mmux_Y_34")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_34_renamed_23))
                (portRef I1 (instanceRef mux1_Mmux_Y_2_f7_3))
              )
            )
            (net (rename mux1_Mmux_Y_43 "mux1/Mmux_Y_43")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_43_renamed_24))
                (portRef I0 (instanceRef mux1_Mmux_Y_2_f7_2))
              )
            )
            (net (rename mux1_Mmux_Y_33 "mux1/Mmux_Y_33")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_33_renamed_25))
                (portRef I1 (instanceRef mux1_Mmux_Y_2_f7_2))
              )
            )
            (net (rename mux1_Mmux_Y_42 "mux1/Mmux_Y_42")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_42_renamed_26))
                (portRef I0 (instanceRef mux1_Mmux_Y_2_f7_1))
              )
            )
            (net (rename mux1_Mmux_Y_32 "mux1/Mmux_Y_32")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_32_renamed_27))
                (portRef I1 (instanceRef mux1_Mmux_Y_2_f7_1))
              )
            )
            (net (rename mux1_Mmux_Y_41 "mux1/Mmux_Y_41")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_41_renamed_28))
                (portRef I0 (instanceRef mux1_Mmux_Y_2_f7_0))
              )
            )
            (net (rename mux1_Mmux_Y_31 "mux1/Mmux_Y_31")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_31_renamed_29))
                (portRef I1 (instanceRef mux1_Mmux_Y_2_f7_0))
              )
            )
            (net (rename mux1_Mmux_Y_4 "mux1/Mmux_Y_4")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_4_renamed_30))
                (portRef I0 (instanceRef mux1_Mmux_Y_2_f7))
              )
            )
            (net (rename mux1_Mmux_Y_3 "mux1/Mmux_Y_3")
              (joined
                (portRef O (instanceRef mux1_Mmux_Y_3_renamed_31))
                (portRef I1 (instanceRef mux1_Mmux_Y_2_f7))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_67))
              )
            )
            (net (rename input_7_ "input<7>")
              (joined
                (portRef (member input 0))
                (portRef I (instanceRef input_7_IBUF_renamed_32))
              )
            )
            (net (rename input_6_ "input<6>")
              (joined
                (portRef (member input 1))
                (portRef I (instanceRef input_6_IBUF_renamed_33))
              )
            )
            (net (rename input_5_ "input<5>")
              (joined
                (portRef (member input 2))
                (portRef I (instanceRef input_5_IBUF_renamed_34))
              )
            )
            (net (rename input_4_ "input<4>")
              (joined
                (portRef (member input 3))
                (portRef I (instanceRef input_4_IBUF_renamed_35))
              )
            )
            (net (rename input_3_ "input<3>")
              (joined
                (portRef (member input 4))
                (portRef I (instanceRef input_3_IBUF_renamed_36))
              )
            )
            (net (rename input_2_ "input<2>")
              (joined
                (portRef (member input 5))
                (portRef I (instanceRef input_2_IBUF_renamed_37))
              )
            )
            (net (rename input_1_ "input<1>")
              (joined
                (portRef (member input 6))
                (portRef I (instanceRef input_1_IBUF_renamed_38))
              )
            )
            (net (rename input_0_ "input<0>")
              (joined
                (portRef (member input 7))
                (portRef I (instanceRef input_0_IBUF_renamed_39))
              )
            )
            (net (rename wr_2_ "wr<2>")
              (joined
                (portRef (member wr 0))
                (portRef I (instanceRef wr_2_IBUF_renamed_40))
              )
            )
            (net (rename wr_1_ "wr<1>")
              (joined
                (portRef (member wr 1))
                (portRef I (instanceRef wr_1_IBUF_renamed_41))
              )
            )
            (net (rename wr_0_ "wr<0>")
              (joined
                (portRef (member wr 2))
                (portRef I (instanceRef wr_0_IBUF_renamed_42))
              )
            )
            (net (rename rd1_2_ "rd1<2>")
              (joined
                (portRef (member rd1 0))
                (portRef I (instanceRef rd1_2_IBUF_renamed_43))
              )
            )
            (net (rename rd1_1_ "rd1<1>")
              (joined
                (portRef (member rd1 1))
                (portRef I (instanceRef rd1_1_IBUF_renamed_44))
              )
            )
            (net (rename rd1_0_ "rd1<0>")
              (joined
                (portRef (member rd1 2))
                (portRef I (instanceRef rd1_0_IBUF_renamed_45))
              )
            )
            (net (rename rd2_2_ "rd2<2>")
              (joined
                (portRef (member rd2 0))
                (portRef I (instanceRef rd2_2_IBUF_renamed_46))
              )
            )
            (net (rename rd2_1_ "rd2<1>")
              (joined
                (portRef (member rd2 1))
                (portRef I (instanceRef rd2_1_IBUF_renamed_47))
              )
            )
            (net (rename rd2_0_ "rd2<0>")
              (joined
                (portRef (member rd2 2))
                (portRef I (instanceRef rd2_0_IBUF_renamed_48))
              )
            )
            (net we
              (joined
                (portRef we)
                (portRef I (instanceRef we_IBUF_renamed_49))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_50))
              )
            )
            (net (rename out1_7_ "out1<7>")
              (joined
                (portRef (member out1 0))
                (portRef O (instanceRef out1_7_OBUF_renamed_51))
              )
            )
            (net (rename out1_6_ "out1<6>")
              (joined
                (portRef (member out1 1))
                (portRef O (instanceRef out1_6_OBUF_renamed_52))
              )
            )
            (net (rename out1_5_ "out1<5>")
              (joined
                (portRef (member out1 2))
                (portRef O (instanceRef out1_5_OBUF_renamed_53))
              )
            )
            (net (rename out1_4_ "out1<4>")
              (joined
                (portRef (member out1 3))
                (portRef O (instanceRef out1_4_OBUF_renamed_54))
              )
            )
            (net (rename out1_3_ "out1<3>")
              (joined
                (portRef (member out1 4))
                (portRef O (instanceRef out1_3_OBUF_renamed_55))
              )
            )
            (net (rename out1_2_ "out1<2>")
              (joined
                (portRef (member out1 5))
                (portRef O (instanceRef out1_2_OBUF_renamed_56))
              )
            )
            (net (rename out1_1_ "out1<1>")
              (joined
                (portRef (member out1 6))
                (portRef O (instanceRef out1_1_OBUF_renamed_57))
              )
            )
            (net (rename out1_0_ "out1<0>")
              (joined
                (portRef (member out1 7))
                (portRef O (instanceRef out1_0_OBUF_renamed_58))
              )
            )
            (net (rename out2_7_ "out2<7>")
              (joined
                (portRef (member out2 0))
                (portRef O (instanceRef out2_7_OBUF_renamed_59))
              )
            )
            (net (rename out2_6_ "out2<6>")
              (joined
                (portRef (member out2 1))
                (portRef O (instanceRef out2_6_OBUF_renamed_60))
              )
            )
            (net (rename out2_5_ "out2<5>")
              (joined
                (portRef (member out2 2))
                (portRef O (instanceRef out2_5_OBUF_renamed_61))
              )
            )
            (net (rename out2_4_ "out2<4>")
              (joined
                (portRef (member out2 3))
                (portRef O (instanceRef out2_4_OBUF_renamed_62))
              )
            )
            (net (rename out2_3_ "out2<3>")
              (joined
                (portRef (member out2 4))
                (portRef O (instanceRef out2_3_OBUF_renamed_63))
              )
            )
            (net (rename out2_2_ "out2<2>")
              (joined
                (portRef (member out2 5))
                (portRef O (instanceRef out2_2_OBUF_renamed_64))
              )
            )
            (net (rename out2_1_ "out2<1>")
              (joined
                (portRef (member out2 6))
                (portRef O (instanceRef out2_1_OBUF_renamed_65))
              )
            )
            (net (rename out2_0_ "out2<0>")
              (joined
                (portRef (member out2 7))
                (portRef O (instanceRef out2_0_OBUF_renamed_66))
              )
            )
          )
      )
    )
  )

  (design r_file
    (cellRef r_file
      (libraryRef r_file_lib)
    )
    (property PART (string "xc6slx16-3-csg324") (owner "Xilinx"))
  )
)

