2018-06-26 10:42:12,826 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.6\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:12,839 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.6\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:12,848 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.6\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-06-26 10:42:12,856 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.6\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:12,857 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.6\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:12,857 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.6\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:12,858 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.6\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:12,858 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.6\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:12,859 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.6\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:12,859 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.6\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:12,859 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.6\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:12,860 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.6\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
