-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zext_ln51 : IN STD_LOGIC_VECTOR (5 downto 0);
    C_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_1_ce0 : OUT STD_LOGIC;
    C_1_we0 : OUT STD_LOGIC;
    C_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_1_18_ce0 : OUT STD_LOGIC;
    C_1_18_we0 : OUT STD_LOGIC;
    C_1_18_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_2_ce0 : OUT STD_LOGIC;
    C_2_we0 : OUT STD_LOGIC;
    C_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_3_ce0 : OUT STD_LOGIC;
    C_3_we0 : OUT STD_LOGIC;
    C_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_4_ce0 : OUT STD_LOGIC;
    C_4_we0 : OUT STD_LOGIC;
    C_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_5_ce0 : OUT STD_LOGIC;
    C_5_we0 : OUT STD_LOGIC;
    C_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_6_ce0 : OUT STD_LOGIC;
    C_6_we0 : OUT STD_LOGIC;
    C_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    C_7_ce0 : OUT STD_LOGIC;
    C_7_we0 : OUT STD_LOGIC;
    C_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    lshr_ln1 : IN STD_LOGIC_VECTOR (2 downto 0);
    tmp_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_ce0 : OUT STD_LOGIC;
    tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_1_ce0 : OUT STD_LOGIC;
    tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_2_ce0 : OUT STD_LOGIC;
    tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_3_ce0 : OUT STD_LOGIC;
    tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_4_ce0 : OUT STD_LOGIC;
    tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_5_ce0 : OUT STD_LOGIC;
    tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_6_ce0 : OUT STD_LOGIC;
    tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_7_ce0 : OUT STD_LOGIC;
    tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_8_ce0 : OUT STD_LOGIC;
    tmp_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_9_ce0 : OUT STD_LOGIC;
    tmp_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_10_ce0 : OUT STD_LOGIC;
    tmp_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_11_ce0 : OUT STD_LOGIC;
    tmp_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_12_ce0 : OUT STD_LOGIC;
    tmp_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_13_ce0 : OUT STD_LOGIC;
    tmp_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_14_ce0 : OUT STD_LOGIC;
    tmp_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_15_ce0 : OUT STD_LOGIC;
    tmp_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_16_ce0 : OUT STD_LOGIC;
    tmp_16_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_17_ce0 : OUT STD_LOGIC;
    tmp_17_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_18_ce0 : OUT STD_LOGIC;
    tmp_18_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_19_ce0 : OUT STD_LOGIC;
    tmp_19_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_20_ce0 : OUT STD_LOGIC;
    tmp_20_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_21_ce0 : OUT STD_LOGIC;
    tmp_21_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_22_ce0 : OUT STD_LOGIC;
    tmp_22_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_23_ce0 : OUT STD_LOGIC;
    tmp_23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_24_ce0 : OUT STD_LOGIC;
    tmp_24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_25_ce0 : OUT STD_LOGIC;
    tmp_25_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_26_ce0 : OUT STD_LOGIC;
    tmp_26_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_27_ce0 : OUT STD_LOGIC;
    tmp_27_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_28_ce0 : OUT STD_LOGIC;
    tmp_28_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_29_ce0 : OUT STD_LOGIC;
    tmp_29_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_30_ce0 : OUT STD_LOGIC;
    tmp_30_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_31_ce0 : OUT STD_LOGIC;
    tmp_31_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_32_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_32_ce0 : OUT STD_LOGIC;
    tmp_32_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_33_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_33_ce0 : OUT STD_LOGIC;
    tmp_33_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_34_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_34_ce0 : OUT STD_LOGIC;
    tmp_34_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_35_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_35_ce0 : OUT STD_LOGIC;
    tmp_35_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_36_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_36_ce0 : OUT STD_LOGIC;
    tmp_36_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_37_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_37_ce0 : OUT STD_LOGIC;
    tmp_37_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_38_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_38_ce0 : OUT STD_LOGIC;
    tmp_38_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_39_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_39_ce0 : OUT STD_LOGIC;
    tmp_39_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_40_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_40_ce0 : OUT STD_LOGIC;
    tmp_40_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_41_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_41_ce0 : OUT STD_LOGIC;
    tmp_41_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_42_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_42_ce0 : OUT STD_LOGIC;
    tmp_42_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_43_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_43_ce0 : OUT STD_LOGIC;
    tmp_43_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_44_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_44_ce0 : OUT STD_LOGIC;
    tmp_44_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_45_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_45_ce0 : OUT STD_LOGIC;
    tmp_45_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_46_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_46_ce0 : OUT STD_LOGIC;
    tmp_46_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_47_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_47_ce0 : OUT STD_LOGIC;
    tmp_47_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_48_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_48_ce0 : OUT STD_LOGIC;
    tmp_48_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_49_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_49_ce0 : OUT STD_LOGIC;
    tmp_49_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_50_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_50_ce0 : OUT STD_LOGIC;
    tmp_50_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_51_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_51_ce0 : OUT STD_LOGIC;
    tmp_51_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_52_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_52_ce0 : OUT STD_LOGIC;
    tmp_52_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_53_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_53_ce0 : OUT STD_LOGIC;
    tmp_53_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_54_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_54_ce0 : OUT STD_LOGIC;
    tmp_54_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_55_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_55_ce0 : OUT STD_LOGIC;
    tmp_55_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_56_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_56_ce0 : OUT STD_LOGIC;
    tmp_56_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_57_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_57_ce0 : OUT STD_LOGIC;
    tmp_57_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_58_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_58_ce0 : OUT STD_LOGIC;
    tmp_58_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_59_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_59_ce0 : OUT STD_LOGIC;
    tmp_59_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_60_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_60_ce0 : OUT STD_LOGIC;
    tmp_60_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_61_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_61_ce0 : OUT STD_LOGIC;
    tmp_61_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_62_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_62_ce0 : OUT STD_LOGIC;
    tmp_62_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_63_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_63_ce0 : OUT STD_LOGIC;
    tmp_63_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    empty : IN STD_LOGIC_VECTOR (2 downto 0);
    conv7_i : IN STD_LOGIC_VECTOR (16 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_65_fu_1224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal conv7_i_cast_fu_1212_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal conv7_i_cast_reg_3499 : STD_LOGIC_VECTOR (40 downto 0);
    signal lshr_ln7_fu_1232_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln7_reg_3515 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln7_reg_3515_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_66_fu_1329_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_66_reg_3840 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_74_fu_1368_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_74_reg_3845 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_82_fu_1407_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_82_reg_3850 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_90_fu_1446_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_90_reg_3855 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_98_fu_1485_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_98_reg_3860 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_106_fu_1524_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_106_reg_3865 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_114_fu_1563_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_114_reg_3870 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_122_fu_1602_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_122_reg_3875 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln68_9_fu_1250_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln68_8_fu_1647_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_248 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln65_fu_1318_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_ce0_local : STD_LOGIC;
    signal tmp_1_ce0_local : STD_LOGIC;
    signal tmp_2_ce0_local : STD_LOGIC;
    signal tmp_3_ce0_local : STD_LOGIC;
    signal tmp_4_ce0_local : STD_LOGIC;
    signal tmp_5_ce0_local : STD_LOGIC;
    signal tmp_6_ce0_local : STD_LOGIC;
    signal tmp_7_ce0_local : STD_LOGIC;
    signal tmp_8_ce0_local : STD_LOGIC;
    signal tmp_9_ce0_local : STD_LOGIC;
    signal tmp_10_ce0_local : STD_LOGIC;
    signal tmp_11_ce0_local : STD_LOGIC;
    signal tmp_12_ce0_local : STD_LOGIC;
    signal tmp_13_ce0_local : STD_LOGIC;
    signal tmp_14_ce0_local : STD_LOGIC;
    signal tmp_15_ce0_local : STD_LOGIC;
    signal tmp_16_ce0_local : STD_LOGIC;
    signal tmp_17_ce0_local : STD_LOGIC;
    signal tmp_18_ce0_local : STD_LOGIC;
    signal tmp_19_ce0_local : STD_LOGIC;
    signal tmp_20_ce0_local : STD_LOGIC;
    signal tmp_21_ce0_local : STD_LOGIC;
    signal tmp_22_ce0_local : STD_LOGIC;
    signal tmp_23_ce0_local : STD_LOGIC;
    signal tmp_24_ce0_local : STD_LOGIC;
    signal tmp_25_ce0_local : STD_LOGIC;
    signal tmp_26_ce0_local : STD_LOGIC;
    signal tmp_27_ce0_local : STD_LOGIC;
    signal tmp_28_ce0_local : STD_LOGIC;
    signal tmp_29_ce0_local : STD_LOGIC;
    signal tmp_30_ce0_local : STD_LOGIC;
    signal tmp_31_ce0_local : STD_LOGIC;
    signal tmp_32_ce0_local : STD_LOGIC;
    signal tmp_33_ce0_local : STD_LOGIC;
    signal tmp_34_ce0_local : STD_LOGIC;
    signal tmp_35_ce0_local : STD_LOGIC;
    signal tmp_36_ce0_local : STD_LOGIC;
    signal tmp_37_ce0_local : STD_LOGIC;
    signal tmp_38_ce0_local : STD_LOGIC;
    signal tmp_39_ce0_local : STD_LOGIC;
    signal tmp_40_ce0_local : STD_LOGIC;
    signal tmp_41_ce0_local : STD_LOGIC;
    signal tmp_42_ce0_local : STD_LOGIC;
    signal tmp_43_ce0_local : STD_LOGIC;
    signal tmp_44_ce0_local : STD_LOGIC;
    signal tmp_45_ce0_local : STD_LOGIC;
    signal tmp_46_ce0_local : STD_LOGIC;
    signal tmp_47_ce0_local : STD_LOGIC;
    signal tmp_48_ce0_local : STD_LOGIC;
    signal tmp_49_ce0_local : STD_LOGIC;
    signal tmp_50_ce0_local : STD_LOGIC;
    signal tmp_51_ce0_local : STD_LOGIC;
    signal tmp_52_ce0_local : STD_LOGIC;
    signal tmp_53_ce0_local : STD_LOGIC;
    signal tmp_54_ce0_local : STD_LOGIC;
    signal tmp_55_ce0_local : STD_LOGIC;
    signal tmp_56_ce0_local : STD_LOGIC;
    signal tmp_57_ce0_local : STD_LOGIC;
    signal tmp_58_ce0_local : STD_LOGIC;
    signal tmp_59_ce0_local : STD_LOGIC;
    signal tmp_60_ce0_local : STD_LOGIC;
    signal tmp_61_ce0_local : STD_LOGIC;
    signal tmp_62_ce0_local : STD_LOGIC;
    signal tmp_63_ce0_local : STD_LOGIC;
    signal C_1_we0_local : STD_LOGIC;
    signal select_ln68_3_fu_1877_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_1_ce0_local : STD_LOGIC;
    signal C_1_18_we0_local : STD_LOGIC;
    signal select_ln68_7_fu_2104_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_1_18_ce0_local : STD_LOGIC;
    signal C_2_we0_local : STD_LOGIC;
    signal select_ln68_11_fu_2331_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_2_ce0_local : STD_LOGIC;
    signal C_3_we0_local : STD_LOGIC;
    signal select_ln68_15_fu_2558_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_3_ce0_local : STD_LOGIC;
    signal C_4_we0_local : STD_LOGIC;
    signal select_ln68_19_fu_2785_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_4_ce0_local : STD_LOGIC;
    signal C_5_we0_local : STD_LOGIC;
    signal select_ln68_23_fu_3012_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_5_ce0_local : STD_LOGIC;
    signal C_6_we0_local : STD_LOGIC;
    signal select_ln68_27_fu_3239_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_6_ce0_local : STD_LOGIC;
    signal C_7_we0_local : STD_LOGIC;
    signal select_ln68_31_fu_3466_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_7_ce0_local : STD_LOGIC;
    signal tmp_s_fu_1242_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_1329_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_74_fu_1368_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_82_fu_1407_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_90_fu_1446_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_98_fu_1485_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_106_fu_1524_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_114_fu_1563_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_122_fu_1602_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln68_8_fu_1641_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln68_fu_1662_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln68_fu_1662_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln68_1_fu_1667_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_68_fu_1689_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_1679_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln68_fu_1705_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln68_fu_1709_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_70_fu_1715_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_1697_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_1743_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_73_fu_1759_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_1_fu_1769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_2_fu_1775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_1735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_1_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_1_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_fu_1781_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_2_fu_1815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_1671_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_fu_1821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_3_fu_1827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_1_fu_1801_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_2_fu_1809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_4_fu_1839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_16_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_4_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_3_fu_1833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_5_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_1_fu_1871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_2_fu_1863_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln68_1_fu_1889_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln68_1_fu_1889_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln68_3_fu_1894_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_76_fu_1916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln68_1_fu_1906_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln68_1_fu_1932_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln68_1_fu_1936_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_78_fu_1942_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_1924_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_5_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_1970_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_81_fu_1986_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_6_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_4_fu_1996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_5_fu_2002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_1962_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_3_fu_1980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_6_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_7_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_4_fu_2008_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_7_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_1898_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_2_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_8_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_5_fu_2028_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_8_fu_2036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_10_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_17_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_9_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_9_fu_2060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_11_fu_2084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_3_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_6_fu_2090_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln68_2_fu_2116_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln68_2_fu_2116_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln68_5_fu_2121_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_84_fu_2143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln68_2_fu_2133_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln68_2_fu_2159_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln68_2_fu_2163_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_86_fu_2169_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_2151_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_10_fu_2177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_2197_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_89_fu_2213_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_12_fu_2183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_7_fu_2223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_8_fu_2229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_2189_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_6_fu_2207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_11_fu_2243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_13_fu_2249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_8_fu_2235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_12_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_2125_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_4_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_13_fu_2281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_9_fu_2255_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_14_fu_2263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_16_fu_2293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_18_fu_2299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_14_fu_2305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_15_fu_2287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_17_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_5_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_10_fu_2317_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln68_3_fu_2343_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln68_3_fu_2343_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln68_7_fu_2348_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_92_fu_2370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln68_3_fu_2360_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln68_3_fu_2386_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln68_3_fu_2390_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_94_fu_2396_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_2378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_15_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_2424_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_97_fu_2440_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_18_fu_2410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_10_fu_2450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_11_fu_2456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_2416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_9_fu_2434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_16_fu_2470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_19_fu_2476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_12_fu_2462_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_17_fu_2496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_2352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_6_fu_2502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_18_fu_2508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_13_fu_2482_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_20_fu_2490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_22_fu_2520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_19_fu_2526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_19_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_21_fu_2514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_23_fu_2538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_7_fu_2552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_14_fu_2544_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln68_4_fu_2570_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln68_4_fu_2570_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln68_9_fu_2575_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_100_fu_2597_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln68_4_fu_2587_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln68_4_fu_2613_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln68_4_fu_2617_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_102_fu_2623_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_2605_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_20_fu_2631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_2651_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_105_fu_2667_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_24_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_13_fu_2677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_14_fu_2683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_2643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_12_fu_2661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_21_fu_2697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_25_fu_2703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_16_fu_2689_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_22_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_2579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_8_fu_2729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_23_fu_2735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_17_fu_2709_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_26_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_28_fu_2747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_20_fu_2753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_24_fu_2759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_27_fu_2741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_29_fu_2765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_9_fu_2779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_18_fu_2771_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln68_5_fu_2797_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln68_5_fu_2797_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln68_11_fu_2802_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_108_fu_2824_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln68_5_fu_2814_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln68_5_fu_2840_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln68_5_fu_2844_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_110_fu_2850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_fu_2832_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_25_fu_2858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_fu_2878_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_113_fu_2894_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_30_fu_2864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_16_fu_2904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_17_fu_2910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_fu_2870_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_15_fu_2888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_26_fu_2924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_31_fu_2930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_20_fu_2916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_27_fu_2950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_2806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_10_fu_2956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_28_fu_2962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_21_fu_2936_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_32_fu_2944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_34_fu_2974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_21_fu_2980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_29_fu_2986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_33_fu_2968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_35_fu_2992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_11_fu_3006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_22_fu_2998_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln68_6_fu_3024_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln68_6_fu_3024_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln68_13_fu_3029_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_116_fu_3051_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln68_6_fu_3041_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln68_6_fu_3067_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln68_6_fu_3071_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_118_fu_3077_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_fu_3059_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_30_fu_3085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_fu_3105_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_121_fu_3121_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_36_fu_3091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_19_fu_3131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_20_fu_3137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_119_fu_3097_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_18_fu_3115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_31_fu_3151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_37_fu_3157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_24_fu_3143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_32_fu_3177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_fu_3033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_12_fu_3183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_33_fu_3189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_25_fu_3163_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_38_fu_3171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_40_fu_3201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_22_fu_3207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_34_fu_3213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_39_fu_3195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_41_fu_3219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_13_fu_3233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_26_fu_3225_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln68_7_fu_3251_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln68_7_fu_3251_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln68_15_fu_3256_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_124_fu_3278_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln68_7_fu_3268_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln68_7_fu_3294_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln68_7_fu_3298_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_126_fu_3304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_fu_3286_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_35_fu_3312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_fu_3332_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_129_fu_3348_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln68_42_fu_3318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_22_fu_3358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_23_fu_3364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_fu_3324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_21_fu_3342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_36_fu_3378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_43_fu_3384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_28_fu_3370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_37_fu_3404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_fu_3260_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_14_fu_3410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_38_fu_3416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_29_fu_3390_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_44_fu_3398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_46_fu_3428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_23_fu_3434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln68_39_fu_3440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_45_fu_3422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_47_fu_3446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_15_fu_3460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_30_fu_3452_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_66_fu_1329_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_1329_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_1329_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_1329_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_1329_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_1329_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_1329_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_1329_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_fu_1368_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_fu_1368_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_fu_1368_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_fu_1368_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_fu_1368_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_fu_1368_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_fu_1368_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_fu_1368_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_82_fu_1407_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_82_fu_1407_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_82_fu_1407_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_82_fu_1407_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_82_fu_1407_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_82_fu_1407_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_82_fu_1407_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_82_fu_1407_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_90_fu_1446_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_90_fu_1446_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_90_fu_1446_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_90_fu_1446_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_90_fu_1446_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_90_fu_1446_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_90_fu_1446_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_90_fu_1446_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_98_fu_1485_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_98_fu_1485_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_98_fu_1485_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_98_fu_1485_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_98_fu_1485_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_98_fu_1485_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_98_fu_1485_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_98_fu_1485_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_106_fu_1524_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_106_fu_1524_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_106_fu_1524_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_106_fu_1524_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_106_fu_1524_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_106_fu_1524_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_106_fu_1524_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_106_fu_1524_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_114_fu_1563_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_114_fu_1563_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_114_fu_1563_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_114_fu_1563_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_114_fu_1563_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_114_fu_1563_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_114_fu_1563_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_114_fu_1563_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_122_fu_1602_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_122_fu_1602_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_122_fu_1602_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_122_fu_1602_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_122_fu_1602_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_122_fu_1602_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_122_fu_1602_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_122_fu_1602_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_17_3_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_mul_24s_17s_41_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_17_3_24_1_1_U181 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_q0,
        din1 => tmp_1_q0,
        din2 => tmp_2_q0,
        din3 => tmp_3_q0,
        din4 => tmp_4_q0,
        din5 => tmp_5_q0,
        din6 => tmp_6_q0,
        din7 => tmp_7_q0,
        def => tmp_66_fu_1329_p17,
        sel => empty,
        dout => tmp_66_fu_1329_p19);

    sparsemux_17_3_24_1_1_U182 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_8_q0,
        din1 => tmp_9_q0,
        din2 => tmp_10_q0,
        din3 => tmp_11_q0,
        din4 => tmp_12_q0,
        din5 => tmp_13_q0,
        din6 => tmp_14_q0,
        din7 => tmp_15_q0,
        def => tmp_74_fu_1368_p17,
        sel => empty,
        dout => tmp_74_fu_1368_p19);

    sparsemux_17_3_24_1_1_U183 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_16_q0,
        din1 => tmp_17_q0,
        din2 => tmp_18_q0,
        din3 => tmp_19_q0,
        din4 => tmp_20_q0,
        din5 => tmp_21_q0,
        din6 => tmp_22_q0,
        din7 => tmp_23_q0,
        def => tmp_82_fu_1407_p17,
        sel => empty,
        dout => tmp_82_fu_1407_p19);

    sparsemux_17_3_24_1_1_U184 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_24_q0,
        din1 => tmp_25_q0,
        din2 => tmp_26_q0,
        din3 => tmp_27_q0,
        din4 => tmp_28_q0,
        din5 => tmp_29_q0,
        din6 => tmp_30_q0,
        din7 => tmp_31_q0,
        def => tmp_90_fu_1446_p17,
        sel => empty,
        dout => tmp_90_fu_1446_p19);

    sparsemux_17_3_24_1_1_U185 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_32_q0,
        din1 => tmp_33_q0,
        din2 => tmp_34_q0,
        din3 => tmp_35_q0,
        din4 => tmp_36_q0,
        din5 => tmp_37_q0,
        din6 => tmp_38_q0,
        din7 => tmp_39_q0,
        def => tmp_98_fu_1485_p17,
        sel => empty,
        dout => tmp_98_fu_1485_p19);

    sparsemux_17_3_24_1_1_U186 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_40_q0,
        din1 => tmp_41_q0,
        din2 => tmp_42_q0,
        din3 => tmp_43_q0,
        din4 => tmp_44_q0,
        din5 => tmp_45_q0,
        din6 => tmp_46_q0,
        din7 => tmp_47_q0,
        def => tmp_106_fu_1524_p17,
        sel => empty,
        dout => tmp_106_fu_1524_p19);

    sparsemux_17_3_24_1_1_U187 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_48_q0,
        din1 => tmp_49_q0,
        din2 => tmp_50_q0,
        din3 => tmp_51_q0,
        din4 => tmp_52_q0,
        din5 => tmp_53_q0,
        din6 => tmp_54_q0,
        din7 => tmp_55_q0,
        def => tmp_114_fu_1563_p17,
        sel => empty,
        dout => tmp_114_fu_1563_p19);

    sparsemux_17_3_24_1_1_U188 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_56_q0,
        din1 => tmp_57_q0,
        din2 => tmp_58_q0,
        din3 => tmp_59_q0,
        din4 => tmp_60_q0,
        din5 => tmp_61_q0,
        din6 => tmp_62_q0,
        din7 => tmp_63_q0,
        def => tmp_122_fu_1602_p17,
        sel => empty,
        dout => tmp_122_fu_1602_p19);

    mul_24s_17s_41_1_1_U189 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_66_reg_3840,
        din1 => mul_ln68_fu_1662_p1,
        dout => mul_ln68_fu_1662_p2);

    mul_24s_17s_41_1_1_U190 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_74_reg_3845,
        din1 => mul_ln68_1_fu_1889_p1,
        dout => mul_ln68_1_fu_1889_p2);

    mul_24s_17s_41_1_1_U191 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_82_reg_3850,
        din1 => mul_ln68_2_fu_2116_p1,
        dout => mul_ln68_2_fu_2116_p2);

    mul_24s_17s_41_1_1_U192 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_90_reg_3855,
        din1 => mul_ln68_3_fu_2343_p1,
        dout => mul_ln68_3_fu_2343_p2);

    mul_24s_17s_41_1_1_U193 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_98_reg_3860,
        din1 => mul_ln68_4_fu_2570_p1,
        dout => mul_ln68_4_fu_2570_p2);

    mul_24s_17s_41_1_1_U194 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_106_reg_3865,
        din1 => mul_ln68_5_fu_2797_p1,
        dout => mul_ln68_5_fu_2797_p2);

    mul_24s_17s_41_1_1_U195 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_114_reg_3870,
        din1 => mul_ln68_6_fu_3024_p1,
        dout => mul_ln68_6_fu_3024_p2);

    mul_24s_17s_41_1_1_U196 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_122_reg_3875,
        din1 => mul_ln68_7_fu_3251_p1,
        dout => mul_ln68_7_fu_3251_p2);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_65_fu_1224_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_248 <= add_ln65_fu_1318_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_248 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                conv7_i_cast_reg_3499 <= conv7_i_cast_fu_1212_p1;
                lshr_ln7_reg_3515 <= ap_sig_allocacmp_i_1(7 downto 3);
                lshr_ln7_reg_3515_pp0_iter1_reg <= lshr_ln7_reg_3515;
                tmp_106_reg_3865 <= tmp_106_fu_1524_p19;
                tmp_114_reg_3870 <= tmp_114_fu_1563_p19;
                tmp_122_reg_3875 <= tmp_122_fu_1602_p19;
                tmp_66_reg_3840 <= tmp_66_fu_1329_p19;
                tmp_74_reg_3845 <= tmp_74_fu_1368_p19;
                tmp_82_reg_3850 <= tmp_82_fu_1407_p19;
                tmp_90_reg_3855 <= tmp_90_fu_1446_p19;
                tmp_98_reg_3860 <= tmp_98_fu_1485_p19;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_1_18_address0 <= zext_ln68_8_fu_1647_p1(11 - 1 downto 0);
    C_1_18_ce0 <= C_1_18_ce0_local;

    C_1_18_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_18_ce0_local <= ap_const_logic_1;
        else 
            C_1_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_18_d0 <= select_ln68_7_fu_2104_p3;
    C_1_18_we0 <= C_1_18_we0_local;

    C_1_18_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_18_we0_local <= ap_const_logic_1;
        else 
            C_1_18_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_address0 <= zext_ln68_8_fu_1647_p1(11 - 1 downto 0);
    C_1_ce0 <= C_1_ce0_local;

    C_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_ce0_local <= ap_const_logic_1;
        else 
            C_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_d0 <= select_ln68_3_fu_1877_p3;
    C_1_we0 <= C_1_we0_local;

    C_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_we0_local <= ap_const_logic_1;
        else 
            C_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_address0 <= zext_ln68_8_fu_1647_p1(11 - 1 downto 0);
    C_2_ce0 <= C_2_ce0_local;

    C_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_ce0_local <= ap_const_logic_1;
        else 
            C_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_d0 <= select_ln68_11_fu_2331_p3;
    C_2_we0 <= C_2_we0_local;

    C_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_we0_local <= ap_const_logic_1;
        else 
            C_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_address0 <= zext_ln68_8_fu_1647_p1(11 - 1 downto 0);
    C_3_ce0 <= C_3_ce0_local;

    C_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_ce0_local <= ap_const_logic_1;
        else 
            C_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_d0 <= select_ln68_15_fu_2558_p3;
    C_3_we0 <= C_3_we0_local;

    C_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_we0_local <= ap_const_logic_1;
        else 
            C_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_4_address0 <= zext_ln68_8_fu_1647_p1(11 - 1 downto 0);
    C_4_ce0 <= C_4_ce0_local;

    C_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_4_ce0_local <= ap_const_logic_1;
        else 
            C_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_4_d0 <= select_ln68_19_fu_2785_p3;
    C_4_we0 <= C_4_we0_local;

    C_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_4_we0_local <= ap_const_logic_1;
        else 
            C_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_5_address0 <= zext_ln68_8_fu_1647_p1(11 - 1 downto 0);
    C_5_ce0 <= C_5_ce0_local;

    C_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_5_ce0_local <= ap_const_logic_1;
        else 
            C_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_5_d0 <= select_ln68_23_fu_3012_p3;
    C_5_we0 <= C_5_we0_local;

    C_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_5_we0_local <= ap_const_logic_1;
        else 
            C_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_6_address0 <= zext_ln68_8_fu_1647_p1(11 - 1 downto 0);
    C_6_ce0 <= C_6_ce0_local;

    C_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_6_ce0_local <= ap_const_logic_1;
        else 
            C_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_6_d0 <= select_ln68_27_fu_3239_p3;
    C_6_we0 <= C_6_we0_local;

    C_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_6_we0_local <= ap_const_logic_1;
        else 
            C_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_7_address0 <= zext_ln68_8_fu_1647_p1(11 - 1 downto 0);
    C_7_ce0 <= C_7_ce0_local;

    C_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_7_ce0_local <= ap_const_logic_1;
        else 
            C_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_7_d0 <= select_ln68_31_fu_3466_p3;
    C_7_we0 <= C_7_we0_local;

    C_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_7_we0_local <= ap_const_logic_1;
        else 
            C_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln65_fu_1318_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv9_8));
    add_ln68_1_fu_1936_p2 <= std_logic_vector(unsigned(trunc_ln68_1_fu_1906_p4) + unsigned(zext_ln68_1_fu_1932_p1));
    add_ln68_2_fu_2163_p2 <= std_logic_vector(unsigned(trunc_ln68_2_fu_2133_p4) + unsigned(zext_ln68_2_fu_2159_p1));
    add_ln68_3_fu_2390_p2 <= std_logic_vector(unsigned(trunc_ln68_3_fu_2360_p4) + unsigned(zext_ln68_3_fu_2386_p1));
    add_ln68_4_fu_2617_p2 <= std_logic_vector(unsigned(trunc_ln68_4_fu_2587_p4) + unsigned(zext_ln68_4_fu_2613_p1));
    add_ln68_5_fu_2844_p2 <= std_logic_vector(unsigned(trunc_ln68_5_fu_2814_p4) + unsigned(zext_ln68_5_fu_2840_p1));
    add_ln68_6_fu_3071_p2 <= std_logic_vector(unsigned(trunc_ln68_6_fu_3041_p4) + unsigned(zext_ln68_6_fu_3067_p1));
    add_ln68_7_fu_3298_p2 <= std_logic_vector(unsigned(trunc_ln68_7_fu_3268_p4) + unsigned(zext_ln68_7_fu_3294_p1));
    add_ln68_8_fu_1641_p3 <= (lshr_ln7_reg_3515_pp0_iter1_reg & zext_ln51);
    add_ln68_fu_1709_p2 <= std_logic_vector(unsigned(trunc_ln6_fu_1679_p4) + unsigned(zext_ln68_fu_1705_p1));
    and_ln68_10_fu_2066_p2 <= (tmp_78_fu_1942_p3 and select_ln68_5_fu_2028_p3);
    and_ln68_11_fu_2084_p2 <= (xor_ln68_9_fu_2078_p2 and tmp_75_fu_1898_p3);
    and_ln68_12_fu_2183_p2 <= (xor_ln68_10_fu_2177_p2 and tmp_85_fu_2151_p3);
    and_ln68_13_fu_2249_p2 <= (xor_ln68_11_fu_2243_p2 and icmp_ln68_6_fu_2207_p2);
    and_ln68_14_fu_2263_p2 <= (icmp_ln68_7_fu_2223_p2 and and_ln68_12_fu_2183_p2);
    and_ln68_15_fu_2287_p2 <= (xor_ln68_13_fu_2281_p2 and or_ln68_4_fu_2275_p2);
    and_ln68_16_fu_2293_p2 <= (tmp_86_fu_2169_p3 and select_ln68_9_fu_2255_p3);
    and_ln68_17_fu_2311_p2 <= (xor_ln68_14_fu_2305_p2 and tmp_83_fu_2125_p3);
    and_ln68_18_fu_2410_p2 <= (xor_ln68_15_fu_2404_p2 and tmp_93_fu_2378_p3);
    and_ln68_19_fu_2476_p2 <= (xor_ln68_16_fu_2470_p2 and icmp_ln68_9_fu_2434_p2);
    and_ln68_1_fu_1795_p2 <= (xor_ln68_1_fu_1789_p2 and icmp_ln68_fu_1753_p2);
    and_ln68_20_fu_2490_p2 <= (icmp_ln68_10_fu_2450_p2 and and_ln68_18_fu_2410_p2);
    and_ln68_21_fu_2514_p2 <= (xor_ln68_18_fu_2508_p2 and or_ln68_6_fu_2502_p2);
    and_ln68_22_fu_2520_p2 <= (tmp_94_fu_2396_p3 and select_ln68_13_fu_2482_p3);
    and_ln68_23_fu_2538_p2 <= (xor_ln68_19_fu_2532_p2 and tmp_91_fu_2352_p3);
    and_ln68_24_fu_2637_p2 <= (xor_ln68_20_fu_2631_p2 and tmp_101_fu_2605_p3);
    and_ln68_25_fu_2703_p2 <= (xor_ln68_21_fu_2697_p2 and icmp_ln68_12_fu_2661_p2);
    and_ln68_26_fu_2717_p2 <= (icmp_ln68_13_fu_2677_p2 and and_ln68_24_fu_2637_p2);
    and_ln68_27_fu_2741_p2 <= (xor_ln68_23_fu_2735_p2 and or_ln68_8_fu_2729_p2);
    and_ln68_28_fu_2747_p2 <= (tmp_102_fu_2623_p3 and select_ln68_17_fu_2709_p3);
    and_ln68_29_fu_2765_p2 <= (xor_ln68_24_fu_2759_p2 and tmp_99_fu_2579_p3);
    and_ln68_2_fu_1809_p2 <= (icmp_ln68_1_fu_1769_p2 and and_ln68_fu_1729_p2);
    and_ln68_30_fu_2864_p2 <= (xor_ln68_25_fu_2858_p2 and tmp_109_fu_2832_p3);
    and_ln68_31_fu_2930_p2 <= (xor_ln68_26_fu_2924_p2 and icmp_ln68_15_fu_2888_p2);
    and_ln68_32_fu_2944_p2 <= (icmp_ln68_16_fu_2904_p2 and and_ln68_30_fu_2864_p2);
    and_ln68_33_fu_2968_p2 <= (xor_ln68_28_fu_2962_p2 and or_ln68_10_fu_2956_p2);
    and_ln68_34_fu_2974_p2 <= (tmp_110_fu_2850_p3 and select_ln68_21_fu_2936_p3);
    and_ln68_35_fu_2992_p2 <= (xor_ln68_29_fu_2986_p2 and tmp_107_fu_2806_p3);
    and_ln68_36_fu_3091_p2 <= (xor_ln68_30_fu_3085_p2 and tmp_117_fu_3059_p3);
    and_ln68_37_fu_3157_p2 <= (xor_ln68_31_fu_3151_p2 and icmp_ln68_18_fu_3115_p2);
    and_ln68_38_fu_3171_p2 <= (icmp_ln68_19_fu_3131_p2 and and_ln68_36_fu_3091_p2);
    and_ln68_39_fu_3195_p2 <= (xor_ln68_33_fu_3189_p2 and or_ln68_12_fu_3183_p2);
    and_ln68_3_fu_1833_p2 <= (xor_ln68_3_fu_1827_p2 and or_ln68_fu_1821_p2);
    and_ln68_40_fu_3201_p2 <= (tmp_118_fu_3077_p3 and select_ln68_25_fu_3163_p3);
    and_ln68_41_fu_3219_p2 <= (xor_ln68_34_fu_3213_p2 and tmp_115_fu_3033_p3);
    and_ln68_42_fu_3318_p2 <= (xor_ln68_35_fu_3312_p2 and tmp_125_fu_3286_p3);
    and_ln68_43_fu_3384_p2 <= (xor_ln68_36_fu_3378_p2 and icmp_ln68_21_fu_3342_p2);
    and_ln68_44_fu_3398_p2 <= (icmp_ln68_22_fu_3358_p2 and and_ln68_42_fu_3318_p2);
    and_ln68_45_fu_3422_p2 <= (xor_ln68_38_fu_3416_p2 and or_ln68_14_fu_3410_p2);
    and_ln68_46_fu_3428_p2 <= (tmp_126_fu_3304_p3 and select_ln68_29_fu_3390_p3);
    and_ln68_47_fu_3446_p2 <= (xor_ln68_39_fu_3440_p2 and tmp_123_fu_3260_p3);
    and_ln68_4_fu_1839_p2 <= (tmp_70_fu_1715_p3 and select_ln68_1_fu_1801_p3);
    and_ln68_5_fu_1857_p2 <= (xor_ln68_4_fu_1851_p2 and tmp_67_fu_1671_p3);
    and_ln68_6_fu_1956_p2 <= (xor_ln68_5_fu_1950_p2 and tmp_77_fu_1924_p3);
    and_ln68_7_fu_2022_p2 <= (xor_ln68_6_fu_2016_p2 and icmp_ln68_3_fu_1980_p2);
    and_ln68_8_fu_2036_p2 <= (icmp_ln68_4_fu_1996_p2 and and_ln68_6_fu_1956_p2);
    and_ln68_9_fu_2060_p2 <= (xor_ln68_8_fu_2054_p2 and or_ln68_2_fu_2048_p2);
    and_ln68_fu_1729_p2 <= (xor_ln68_fu_1723_p2 and tmp_69_fu_1697_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, tmp_65_fu_1224_p3)
    begin
        if (((tmp_65_fu_1224_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_248, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_248;
        end if; 
    end process;

        conv7_i_cast_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv7_i),41));

    icmp_ln68_10_fu_2450_p2 <= "1" when (tmp_97_fu_2440_p4 = ap_const_lv3_7) else "0";
    icmp_ln68_11_fu_2456_p2 <= "1" when (tmp_97_fu_2440_p4 = ap_const_lv3_0) else "0";
    icmp_ln68_12_fu_2661_p2 <= "1" when (tmp_104_fu_2651_p4 = ap_const_lv2_3) else "0";
    icmp_ln68_13_fu_2677_p2 <= "1" when (tmp_105_fu_2667_p4 = ap_const_lv3_7) else "0";
    icmp_ln68_14_fu_2683_p2 <= "1" when (tmp_105_fu_2667_p4 = ap_const_lv3_0) else "0";
    icmp_ln68_15_fu_2888_p2 <= "1" when (tmp_112_fu_2878_p4 = ap_const_lv2_3) else "0";
    icmp_ln68_16_fu_2904_p2 <= "1" when (tmp_113_fu_2894_p4 = ap_const_lv3_7) else "0";
    icmp_ln68_17_fu_2910_p2 <= "1" when (tmp_113_fu_2894_p4 = ap_const_lv3_0) else "0";
    icmp_ln68_18_fu_3115_p2 <= "1" when (tmp_120_fu_3105_p4 = ap_const_lv2_3) else "0";
    icmp_ln68_19_fu_3131_p2 <= "1" when (tmp_121_fu_3121_p4 = ap_const_lv3_7) else "0";
    icmp_ln68_1_fu_1769_p2 <= "1" when (tmp_73_fu_1759_p4 = ap_const_lv3_7) else "0";
    icmp_ln68_20_fu_3137_p2 <= "1" when (tmp_121_fu_3121_p4 = ap_const_lv3_0) else "0";
    icmp_ln68_21_fu_3342_p2 <= "1" when (tmp_128_fu_3332_p4 = ap_const_lv2_3) else "0";
    icmp_ln68_22_fu_3358_p2 <= "1" when (tmp_129_fu_3348_p4 = ap_const_lv3_7) else "0";
    icmp_ln68_23_fu_3364_p2 <= "1" when (tmp_129_fu_3348_p4 = ap_const_lv3_0) else "0";
    icmp_ln68_2_fu_1775_p2 <= "1" when (tmp_73_fu_1759_p4 = ap_const_lv3_0) else "0";
    icmp_ln68_3_fu_1980_p2 <= "1" when (tmp_80_fu_1970_p4 = ap_const_lv2_3) else "0";
    icmp_ln68_4_fu_1996_p2 <= "1" when (tmp_81_fu_1986_p4 = ap_const_lv3_7) else "0";
    icmp_ln68_5_fu_2002_p2 <= "1" when (tmp_81_fu_1986_p4 = ap_const_lv3_0) else "0";
    icmp_ln68_6_fu_2207_p2 <= "1" when (tmp_88_fu_2197_p4 = ap_const_lv2_3) else "0";
    icmp_ln68_7_fu_2223_p2 <= "1" when (tmp_89_fu_2213_p4 = ap_const_lv3_7) else "0";
    icmp_ln68_8_fu_2229_p2 <= "1" when (tmp_89_fu_2213_p4 = ap_const_lv3_0) else "0";
    icmp_ln68_9_fu_2434_p2 <= "1" when (tmp_96_fu_2424_p4 = ap_const_lv2_3) else "0";
    icmp_ln68_fu_1753_p2 <= "1" when (tmp_72_fu_1743_p4 = ap_const_lv2_3) else "0";
    lshr_ln7_fu_1232_p4 <= ap_sig_allocacmp_i_1(7 downto 3);
    mul_ln68_1_fu_1889_p1 <= conv7_i_cast_reg_3499(17 - 1 downto 0);
    mul_ln68_2_fu_2116_p1 <= conv7_i_cast_reg_3499(17 - 1 downto 0);
    mul_ln68_3_fu_2343_p1 <= conv7_i_cast_reg_3499(17 - 1 downto 0);
    mul_ln68_4_fu_2570_p1 <= conv7_i_cast_reg_3499(17 - 1 downto 0);
    mul_ln68_5_fu_2797_p1 <= conv7_i_cast_reg_3499(17 - 1 downto 0);
    mul_ln68_6_fu_3024_p1 <= conv7_i_cast_reg_3499(17 - 1 downto 0);
    mul_ln68_7_fu_3251_p1 <= conv7_i_cast_reg_3499(17 - 1 downto 0);
    mul_ln68_fu_1662_p1 <= conv7_i_cast_reg_3499(17 - 1 downto 0);
    or_ln68_10_fu_2956_p2 <= (xor_ln68_27_fu_2950_p2 or tmp_110_fu_2850_p3);
    or_ln68_11_fu_3006_p2 <= (and_ln68_35_fu_2992_p2 or and_ln68_33_fu_2968_p2);
    or_ln68_12_fu_3183_p2 <= (xor_ln68_32_fu_3177_p2 or tmp_118_fu_3077_p3);
    or_ln68_13_fu_3233_p2 <= (and_ln68_41_fu_3219_p2 or and_ln68_39_fu_3195_p2);
    or_ln68_14_fu_3410_p2 <= (xor_ln68_37_fu_3404_p2 or tmp_126_fu_3304_p3);
    or_ln68_15_fu_3460_p2 <= (and_ln68_47_fu_3446_p2 or and_ln68_45_fu_3422_p2);
    or_ln68_16_fu_1845_p2 <= (and_ln68_4_fu_1839_p2 or and_ln68_2_fu_1809_p2);
    or_ln68_17_fu_2072_p2 <= (and_ln68_8_fu_2036_p2 or and_ln68_10_fu_2066_p2);
    or_ln68_18_fu_2299_p2 <= (and_ln68_16_fu_2293_p2 or and_ln68_14_fu_2263_p2);
    or_ln68_19_fu_2526_p2 <= (and_ln68_22_fu_2520_p2 or and_ln68_20_fu_2490_p2);
    or_ln68_1_fu_1871_p2 <= (and_ln68_5_fu_1857_p2 or and_ln68_3_fu_1833_p2);
    or_ln68_20_fu_2753_p2 <= (and_ln68_28_fu_2747_p2 or and_ln68_26_fu_2717_p2);
    or_ln68_21_fu_2980_p2 <= (and_ln68_34_fu_2974_p2 or and_ln68_32_fu_2944_p2);
    or_ln68_22_fu_3207_p2 <= (and_ln68_40_fu_3201_p2 or and_ln68_38_fu_3171_p2);
    or_ln68_23_fu_3434_p2 <= (and_ln68_46_fu_3428_p2 or and_ln68_44_fu_3398_p2);
    or_ln68_2_fu_2048_p2 <= (xor_ln68_7_fu_2042_p2 or tmp_78_fu_1942_p3);
    or_ln68_3_fu_2098_p2 <= (and_ln68_9_fu_2060_p2 or and_ln68_11_fu_2084_p2);
    or_ln68_4_fu_2275_p2 <= (xor_ln68_12_fu_2269_p2 or tmp_86_fu_2169_p3);
    or_ln68_5_fu_2325_p2 <= (and_ln68_17_fu_2311_p2 or and_ln68_15_fu_2287_p2);
    or_ln68_6_fu_2502_p2 <= (xor_ln68_17_fu_2496_p2 or tmp_94_fu_2396_p3);
    or_ln68_7_fu_2552_p2 <= (and_ln68_23_fu_2538_p2 or and_ln68_21_fu_2514_p2);
    or_ln68_8_fu_2729_p2 <= (xor_ln68_22_fu_2723_p2 or tmp_102_fu_2623_p3);
    or_ln68_9_fu_2779_p2 <= (and_ln68_29_fu_2765_p2 or and_ln68_27_fu_2741_p2);
    or_ln68_fu_1821_p2 <= (xor_ln68_2_fu_1815_p2 or tmp_70_fu_1715_p3);
    select_ln68_10_fu_2317_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln68_15_fu_2287_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln68_11_fu_2331_p3 <= 
        select_ln68_10_fu_2317_p3 when (or_ln68_5_fu_2325_p2(0) = '1') else 
        add_ln68_2_fu_2163_p2;
    select_ln68_12_fu_2462_p3 <= 
        icmp_ln68_10_fu_2450_p2 when (and_ln68_18_fu_2410_p2(0) = '1') else 
        icmp_ln68_11_fu_2456_p2;
    select_ln68_13_fu_2482_p3 <= 
        and_ln68_19_fu_2476_p2 when (and_ln68_18_fu_2410_p2(0) = '1') else 
        icmp_ln68_10_fu_2450_p2;
    select_ln68_14_fu_2544_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln68_21_fu_2514_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln68_15_fu_2558_p3 <= 
        select_ln68_14_fu_2544_p3 when (or_ln68_7_fu_2552_p2(0) = '1') else 
        add_ln68_3_fu_2390_p2;
    select_ln68_16_fu_2689_p3 <= 
        icmp_ln68_13_fu_2677_p2 when (and_ln68_24_fu_2637_p2(0) = '1') else 
        icmp_ln68_14_fu_2683_p2;
    select_ln68_17_fu_2709_p3 <= 
        and_ln68_25_fu_2703_p2 when (and_ln68_24_fu_2637_p2(0) = '1') else 
        icmp_ln68_13_fu_2677_p2;
    select_ln68_18_fu_2771_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln68_27_fu_2741_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln68_19_fu_2785_p3 <= 
        select_ln68_18_fu_2771_p3 when (or_ln68_9_fu_2779_p2(0) = '1') else 
        add_ln68_4_fu_2617_p2;
    select_ln68_1_fu_1801_p3 <= 
        and_ln68_1_fu_1795_p2 when (and_ln68_fu_1729_p2(0) = '1') else 
        icmp_ln68_1_fu_1769_p2;
    select_ln68_20_fu_2916_p3 <= 
        icmp_ln68_16_fu_2904_p2 when (and_ln68_30_fu_2864_p2(0) = '1') else 
        icmp_ln68_17_fu_2910_p2;
    select_ln68_21_fu_2936_p3 <= 
        and_ln68_31_fu_2930_p2 when (and_ln68_30_fu_2864_p2(0) = '1') else 
        icmp_ln68_16_fu_2904_p2;
    select_ln68_22_fu_2998_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln68_33_fu_2968_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln68_23_fu_3012_p3 <= 
        select_ln68_22_fu_2998_p3 when (or_ln68_11_fu_3006_p2(0) = '1') else 
        add_ln68_5_fu_2844_p2;
    select_ln68_24_fu_3143_p3 <= 
        icmp_ln68_19_fu_3131_p2 when (and_ln68_36_fu_3091_p2(0) = '1') else 
        icmp_ln68_20_fu_3137_p2;
    select_ln68_25_fu_3163_p3 <= 
        and_ln68_37_fu_3157_p2 when (and_ln68_36_fu_3091_p2(0) = '1') else 
        icmp_ln68_19_fu_3131_p2;
    select_ln68_26_fu_3225_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln68_39_fu_3195_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln68_27_fu_3239_p3 <= 
        select_ln68_26_fu_3225_p3 when (or_ln68_13_fu_3233_p2(0) = '1') else 
        add_ln68_6_fu_3071_p2;
    select_ln68_28_fu_3370_p3 <= 
        icmp_ln68_22_fu_3358_p2 when (and_ln68_42_fu_3318_p2(0) = '1') else 
        icmp_ln68_23_fu_3364_p2;
    select_ln68_29_fu_3390_p3 <= 
        and_ln68_43_fu_3384_p2 when (and_ln68_42_fu_3318_p2(0) = '1') else 
        icmp_ln68_22_fu_3358_p2;
    select_ln68_2_fu_1863_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln68_3_fu_1833_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln68_30_fu_3452_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln68_45_fu_3422_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln68_31_fu_3466_p3 <= 
        select_ln68_30_fu_3452_p3 when (or_ln68_15_fu_3460_p2(0) = '1') else 
        add_ln68_7_fu_3298_p2;
    select_ln68_3_fu_1877_p3 <= 
        select_ln68_2_fu_1863_p3 when (or_ln68_1_fu_1871_p2(0) = '1') else 
        add_ln68_fu_1709_p2;
    select_ln68_4_fu_2008_p3 <= 
        icmp_ln68_4_fu_1996_p2 when (and_ln68_6_fu_1956_p2(0) = '1') else 
        icmp_ln68_5_fu_2002_p2;
    select_ln68_5_fu_2028_p3 <= 
        and_ln68_7_fu_2022_p2 when (and_ln68_6_fu_1956_p2(0) = '1') else 
        icmp_ln68_4_fu_1996_p2;
    select_ln68_6_fu_2090_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln68_9_fu_2060_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln68_7_fu_2104_p3 <= 
        select_ln68_6_fu_2090_p3 when (or_ln68_3_fu_2098_p2(0) = '1') else 
        add_ln68_1_fu_1936_p2;
    select_ln68_8_fu_2235_p3 <= 
        icmp_ln68_7_fu_2223_p2 when (and_ln68_12_fu_2183_p2(0) = '1') else 
        icmp_ln68_8_fu_2229_p2;
    select_ln68_9_fu_2255_p3 <= 
        and_ln68_13_fu_2249_p2 when (and_ln68_12_fu_2183_p2(0) = '1') else 
        icmp_ln68_7_fu_2223_p2;
    select_ln68_fu_1781_p3 <= 
        icmp_ln68_1_fu_1769_p2 when (and_ln68_fu_1729_p2(0) = '1') else 
        icmp_ln68_2_fu_1775_p2;
        sext_ln68_11_fu_2802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln68_5_fu_2797_p2),48));

        sext_ln68_13_fu_3029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln68_6_fu_3024_p2),48));

        sext_ln68_15_fu_3256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln68_7_fu_3251_p2),48));

        sext_ln68_1_fu_1667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln68_fu_1662_p2),48));

        sext_ln68_3_fu_1894_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln68_1_fu_1889_p2),48));

        sext_ln68_5_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln68_2_fu_2116_p2),48));

        sext_ln68_7_fu_2348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln68_3_fu_2343_p2),48));

        sext_ln68_9_fu_2575_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln68_4_fu_2570_p2),48));

    tmp_100_fu_2597_p3 <= sext_ln68_9_fu_2575_p1(13 downto 13);
    tmp_101_fu_2605_p3 <= sext_ln68_9_fu_2575_p1(37 downto 37);
    tmp_102_fu_2623_p3 <= add_ln68_4_fu_2617_p2(23 downto 23);
    tmp_103_fu_2643_p3 <= sext_ln68_9_fu_2575_p1(38 downto 38);
    tmp_104_fu_2651_p4 <= mul_ln68_4_fu_2570_p2(40 downto 39);
    tmp_105_fu_2667_p4 <= mul_ln68_4_fu_2570_p2(40 downto 38);
    tmp_106_fu_1524_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_107_fu_2806_p3 <= sext_ln68_11_fu_2802_p1(47 downto 47);
    tmp_108_fu_2824_p3 <= sext_ln68_11_fu_2802_p1(13 downto 13);
    tmp_109_fu_2832_p3 <= sext_ln68_11_fu_2802_p1(37 downto 37);
    tmp_10_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_10_ce0 <= tmp_10_ce0_local;

    tmp_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_10_ce0_local <= ap_const_logic_1;
        else 
            tmp_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_110_fu_2850_p3 <= add_ln68_5_fu_2844_p2(23 downto 23);
    tmp_111_fu_2870_p3 <= sext_ln68_11_fu_2802_p1(38 downto 38);
    tmp_112_fu_2878_p4 <= mul_ln68_5_fu_2797_p2(40 downto 39);
    tmp_113_fu_2894_p4 <= mul_ln68_5_fu_2797_p2(40 downto 38);
    tmp_114_fu_1563_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_115_fu_3033_p3 <= sext_ln68_13_fu_3029_p1(47 downto 47);
    tmp_116_fu_3051_p3 <= sext_ln68_13_fu_3029_p1(13 downto 13);
    tmp_117_fu_3059_p3 <= sext_ln68_13_fu_3029_p1(37 downto 37);
    tmp_118_fu_3077_p3 <= add_ln68_6_fu_3071_p2(23 downto 23);
    tmp_119_fu_3097_p3 <= sext_ln68_13_fu_3029_p1(38 downto 38);
    tmp_11_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_11_ce0 <= tmp_11_ce0_local;

    tmp_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_11_ce0_local <= ap_const_logic_1;
        else 
            tmp_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_120_fu_3105_p4 <= mul_ln68_6_fu_3024_p2(40 downto 39);
    tmp_121_fu_3121_p4 <= mul_ln68_6_fu_3024_p2(40 downto 38);
    tmp_122_fu_1602_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_123_fu_3260_p3 <= sext_ln68_15_fu_3256_p1(47 downto 47);
    tmp_124_fu_3278_p3 <= sext_ln68_15_fu_3256_p1(13 downto 13);
    tmp_125_fu_3286_p3 <= sext_ln68_15_fu_3256_p1(37 downto 37);
    tmp_126_fu_3304_p3 <= add_ln68_7_fu_3298_p2(23 downto 23);
    tmp_127_fu_3324_p3 <= sext_ln68_15_fu_3256_p1(38 downto 38);
    tmp_128_fu_3332_p4 <= mul_ln68_7_fu_3251_p2(40 downto 39);
    tmp_129_fu_3348_p4 <= mul_ln68_7_fu_3251_p2(40 downto 38);
    tmp_12_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_12_ce0 <= tmp_12_ce0_local;

    tmp_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_12_ce0_local <= ap_const_logic_1;
        else 
            tmp_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_13_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_13_ce0 <= tmp_13_ce0_local;

    tmp_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_13_ce0_local <= ap_const_logic_1;
        else 
            tmp_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_14_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_14_ce0 <= tmp_14_ce0_local;

    tmp_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_14_ce0_local <= ap_const_logic_1;
        else 
            tmp_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_15_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_15_ce0 <= tmp_15_ce0_local;

    tmp_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_15_ce0_local <= ap_const_logic_1;
        else 
            tmp_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_16_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_16_ce0 <= tmp_16_ce0_local;

    tmp_16_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_16_ce0_local <= ap_const_logic_1;
        else 
            tmp_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_17_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_17_ce0 <= tmp_17_ce0_local;

    tmp_17_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_17_ce0_local <= ap_const_logic_1;
        else 
            tmp_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_18_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_18_ce0 <= tmp_18_ce0_local;

    tmp_18_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_18_ce0_local <= ap_const_logic_1;
        else 
            tmp_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_19_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_19_ce0 <= tmp_19_ce0_local;

    tmp_19_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_19_ce0_local <= ap_const_logic_1;
        else 
            tmp_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_1_ce0 <= tmp_1_ce0_local;

    tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_1_ce0_local <= ap_const_logic_1;
        else 
            tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_20_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_20_ce0 <= tmp_20_ce0_local;

    tmp_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_20_ce0_local <= ap_const_logic_1;
        else 
            tmp_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_21_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_21_ce0 <= tmp_21_ce0_local;

    tmp_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_21_ce0_local <= ap_const_logic_1;
        else 
            tmp_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_22_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_22_ce0 <= tmp_22_ce0_local;

    tmp_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_22_ce0_local <= ap_const_logic_1;
        else 
            tmp_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_23_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_23_ce0 <= tmp_23_ce0_local;

    tmp_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_23_ce0_local <= ap_const_logic_1;
        else 
            tmp_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_24_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_24_ce0 <= tmp_24_ce0_local;

    tmp_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_24_ce0_local <= ap_const_logic_1;
        else 
            tmp_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_25_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_25_ce0 <= tmp_25_ce0_local;

    tmp_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_25_ce0_local <= ap_const_logic_1;
        else 
            tmp_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_26_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_26_ce0 <= tmp_26_ce0_local;

    tmp_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_26_ce0_local <= ap_const_logic_1;
        else 
            tmp_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_27_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_27_ce0 <= tmp_27_ce0_local;

    tmp_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_27_ce0_local <= ap_const_logic_1;
        else 
            tmp_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_28_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_28_ce0 <= tmp_28_ce0_local;

    tmp_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_28_ce0_local <= ap_const_logic_1;
        else 
            tmp_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_29_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_29_ce0 <= tmp_29_ce0_local;

    tmp_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_29_ce0_local <= ap_const_logic_1;
        else 
            tmp_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_2_ce0 <= tmp_2_ce0_local;

    tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_2_ce0_local <= ap_const_logic_1;
        else 
            tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_30_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_30_ce0 <= tmp_30_ce0_local;

    tmp_30_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_30_ce0_local <= ap_const_logic_1;
        else 
            tmp_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_31_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_31_ce0 <= tmp_31_ce0_local;

    tmp_31_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_31_ce0_local <= ap_const_logic_1;
        else 
            tmp_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_32_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_32_ce0 <= tmp_32_ce0_local;

    tmp_32_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_32_ce0_local <= ap_const_logic_1;
        else 
            tmp_32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_33_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_33_ce0 <= tmp_33_ce0_local;

    tmp_33_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_33_ce0_local <= ap_const_logic_1;
        else 
            tmp_33_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_34_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_34_ce0 <= tmp_34_ce0_local;

    tmp_34_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_34_ce0_local <= ap_const_logic_1;
        else 
            tmp_34_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_35_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_35_ce0 <= tmp_35_ce0_local;

    tmp_35_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_35_ce0_local <= ap_const_logic_1;
        else 
            tmp_35_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_36_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_36_ce0 <= tmp_36_ce0_local;

    tmp_36_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_36_ce0_local <= ap_const_logic_1;
        else 
            tmp_36_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_37_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_37_ce0 <= tmp_37_ce0_local;

    tmp_37_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_37_ce0_local <= ap_const_logic_1;
        else 
            tmp_37_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_38_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_38_ce0 <= tmp_38_ce0_local;

    tmp_38_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_38_ce0_local <= ap_const_logic_1;
        else 
            tmp_38_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_39_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_39_ce0 <= tmp_39_ce0_local;

    tmp_39_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_39_ce0_local <= ap_const_logic_1;
        else 
            tmp_39_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_3_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_3_ce0 <= tmp_3_ce0_local;

    tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_3_ce0_local <= ap_const_logic_1;
        else 
            tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_40_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_40_ce0 <= tmp_40_ce0_local;

    tmp_40_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_40_ce0_local <= ap_const_logic_1;
        else 
            tmp_40_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_41_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_41_ce0 <= tmp_41_ce0_local;

    tmp_41_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_41_ce0_local <= ap_const_logic_1;
        else 
            tmp_41_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_42_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_42_ce0 <= tmp_42_ce0_local;

    tmp_42_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_42_ce0_local <= ap_const_logic_1;
        else 
            tmp_42_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_43_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_43_ce0 <= tmp_43_ce0_local;

    tmp_43_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_43_ce0_local <= ap_const_logic_1;
        else 
            tmp_43_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_44_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_44_ce0 <= tmp_44_ce0_local;

    tmp_44_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_44_ce0_local <= ap_const_logic_1;
        else 
            tmp_44_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_45_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_45_ce0 <= tmp_45_ce0_local;

    tmp_45_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_45_ce0_local <= ap_const_logic_1;
        else 
            tmp_45_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_46_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_46_ce0 <= tmp_46_ce0_local;

    tmp_46_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_46_ce0_local <= ap_const_logic_1;
        else 
            tmp_46_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_47_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_47_ce0 <= tmp_47_ce0_local;

    tmp_47_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_47_ce0_local <= ap_const_logic_1;
        else 
            tmp_47_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_48_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_48_ce0 <= tmp_48_ce0_local;

    tmp_48_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_48_ce0_local <= ap_const_logic_1;
        else 
            tmp_48_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_49_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_49_ce0 <= tmp_49_ce0_local;

    tmp_49_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_49_ce0_local <= ap_const_logic_1;
        else 
            tmp_49_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_4_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_4_ce0 <= tmp_4_ce0_local;

    tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_4_ce0_local <= ap_const_logic_1;
        else 
            tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_50_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_50_ce0 <= tmp_50_ce0_local;

    tmp_50_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_50_ce0_local <= ap_const_logic_1;
        else 
            tmp_50_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_51_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_51_ce0 <= tmp_51_ce0_local;

    tmp_51_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_51_ce0_local <= ap_const_logic_1;
        else 
            tmp_51_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_52_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_52_ce0 <= tmp_52_ce0_local;

    tmp_52_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_52_ce0_local <= ap_const_logic_1;
        else 
            tmp_52_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_53_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_53_ce0 <= tmp_53_ce0_local;

    tmp_53_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_53_ce0_local <= ap_const_logic_1;
        else 
            tmp_53_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_54_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_54_ce0 <= tmp_54_ce0_local;

    tmp_54_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_54_ce0_local <= ap_const_logic_1;
        else 
            tmp_54_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_55_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_55_ce0 <= tmp_55_ce0_local;

    tmp_55_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_55_ce0_local <= ap_const_logic_1;
        else 
            tmp_55_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_56_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_56_ce0 <= tmp_56_ce0_local;

    tmp_56_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_56_ce0_local <= ap_const_logic_1;
        else 
            tmp_56_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_57_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_57_ce0 <= tmp_57_ce0_local;

    tmp_57_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_57_ce0_local <= ap_const_logic_1;
        else 
            tmp_57_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_58_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_58_ce0 <= tmp_58_ce0_local;

    tmp_58_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_58_ce0_local <= ap_const_logic_1;
        else 
            tmp_58_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_59_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_59_ce0 <= tmp_59_ce0_local;

    tmp_59_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_59_ce0_local <= ap_const_logic_1;
        else 
            tmp_59_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_5_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_5_ce0 <= tmp_5_ce0_local;

    tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_5_ce0_local <= ap_const_logic_1;
        else 
            tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_60_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_60_ce0 <= tmp_60_ce0_local;

    tmp_60_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_60_ce0_local <= ap_const_logic_1;
        else 
            tmp_60_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_61_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_61_ce0 <= tmp_61_ce0_local;

    tmp_61_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_61_ce0_local <= ap_const_logic_1;
        else 
            tmp_61_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_62_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_62_ce0 <= tmp_62_ce0_local;

    tmp_62_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_62_ce0_local <= ap_const_logic_1;
        else 
            tmp_62_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_63_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_63_ce0 <= tmp_63_ce0_local;

    tmp_63_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_63_ce0_local <= ap_const_logic_1;
        else 
            tmp_63_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_65_fu_1224_p3 <= ap_sig_allocacmp_i_1(8 downto 8);
    tmp_66_fu_1329_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_67_fu_1671_p3 <= sext_ln68_1_fu_1667_p1(47 downto 47);
    tmp_68_fu_1689_p3 <= sext_ln68_1_fu_1667_p1(13 downto 13);
    tmp_69_fu_1697_p3 <= sext_ln68_1_fu_1667_p1(37 downto 37);
    tmp_6_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_6_ce0 <= tmp_6_ce0_local;

    tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_6_ce0_local <= ap_const_logic_1;
        else 
            tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_70_fu_1715_p3 <= add_ln68_fu_1709_p2(23 downto 23);
    tmp_71_fu_1735_p3 <= sext_ln68_1_fu_1667_p1(38 downto 38);
    tmp_72_fu_1743_p4 <= mul_ln68_fu_1662_p2(40 downto 39);
    tmp_73_fu_1759_p4 <= mul_ln68_fu_1662_p2(40 downto 38);
    tmp_74_fu_1368_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_75_fu_1898_p3 <= sext_ln68_3_fu_1894_p1(47 downto 47);
    tmp_76_fu_1916_p3 <= sext_ln68_3_fu_1894_p1(13 downto 13);
    tmp_77_fu_1924_p3 <= sext_ln68_3_fu_1894_p1(37 downto 37);
    tmp_78_fu_1942_p3 <= add_ln68_1_fu_1936_p2(23 downto 23);
    tmp_79_fu_1962_p3 <= sext_ln68_3_fu_1894_p1(38 downto 38);
    tmp_7_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_7_ce0 <= tmp_7_ce0_local;

    tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_7_ce0_local <= ap_const_logic_1;
        else 
            tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_80_fu_1970_p4 <= mul_ln68_1_fu_1889_p2(40 downto 39);
    tmp_81_fu_1986_p4 <= mul_ln68_1_fu_1889_p2(40 downto 38);
    tmp_82_fu_1407_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_83_fu_2125_p3 <= sext_ln68_5_fu_2121_p1(47 downto 47);
    tmp_84_fu_2143_p3 <= sext_ln68_5_fu_2121_p1(13 downto 13);
    tmp_85_fu_2151_p3 <= sext_ln68_5_fu_2121_p1(37 downto 37);
    tmp_86_fu_2169_p3 <= add_ln68_2_fu_2163_p2(23 downto 23);
    tmp_87_fu_2189_p3 <= sext_ln68_5_fu_2121_p1(38 downto 38);
    tmp_88_fu_2197_p4 <= mul_ln68_2_fu_2116_p2(40 downto 39);
    tmp_89_fu_2213_p4 <= mul_ln68_2_fu_2116_p2(40 downto 38);
    tmp_8_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_8_ce0 <= tmp_8_ce0_local;

    tmp_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_8_ce0_local <= ap_const_logic_1;
        else 
            tmp_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_90_fu_1446_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_91_fu_2352_p3 <= sext_ln68_7_fu_2348_p1(47 downto 47);
    tmp_92_fu_2370_p3 <= sext_ln68_7_fu_2348_p1(13 downto 13);
    tmp_93_fu_2378_p3 <= sext_ln68_7_fu_2348_p1(37 downto 37);
    tmp_94_fu_2396_p3 <= add_ln68_3_fu_2390_p2(23 downto 23);
    tmp_95_fu_2416_p3 <= sext_ln68_7_fu_2348_p1(38 downto 38);
    tmp_96_fu_2424_p4 <= mul_ln68_3_fu_2343_p2(40 downto 39);
    tmp_97_fu_2440_p4 <= mul_ln68_3_fu_2343_p2(40 downto 38);
    tmp_98_fu_1485_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_99_fu_2579_p3 <= sext_ln68_9_fu_2575_p1(47 downto 47);
    tmp_9_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_9_ce0 <= tmp_9_ce0_local;

    tmp_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_9_ce0_local <= ap_const_logic_1;
        else 
            tmp_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_address0 <= zext_ln68_9_fu_1250_p1(8 - 1 downto 0);
    tmp_ce0 <= tmp_ce0_local;

    tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_ce0_local <= ap_const_logic_1;
        else 
            tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_1242_p3 <= (lshr_ln7_fu_1232_p4 & lshr_ln1);
    trunc_ln68_1_fu_1906_p4 <= mul_ln68_1_fu_1889_p2(37 downto 14);
    trunc_ln68_2_fu_2133_p4 <= mul_ln68_2_fu_2116_p2(37 downto 14);
    trunc_ln68_3_fu_2360_p4 <= mul_ln68_3_fu_2343_p2(37 downto 14);
    trunc_ln68_4_fu_2587_p4 <= mul_ln68_4_fu_2570_p2(37 downto 14);
    trunc_ln68_5_fu_2814_p4 <= mul_ln68_5_fu_2797_p2(37 downto 14);
    trunc_ln68_6_fu_3041_p4 <= mul_ln68_6_fu_3024_p2(37 downto 14);
    trunc_ln68_7_fu_3268_p4 <= mul_ln68_7_fu_3251_p2(37 downto 14);
    trunc_ln6_fu_1679_p4 <= mul_ln68_fu_1662_p2(37 downto 14);
    xor_ln68_10_fu_2177_p2 <= (tmp_86_fu_2169_p3 xor ap_const_lv1_1);
    xor_ln68_11_fu_2243_p2 <= (tmp_87_fu_2189_p3 xor ap_const_lv1_1);
    xor_ln68_12_fu_2269_p2 <= (select_ln68_8_fu_2235_p3 xor ap_const_lv1_1);
    xor_ln68_13_fu_2281_p2 <= (tmp_83_fu_2125_p3 xor ap_const_lv1_1);
    xor_ln68_14_fu_2305_p2 <= (or_ln68_18_fu_2299_p2 xor ap_const_lv1_1);
    xor_ln68_15_fu_2404_p2 <= (tmp_94_fu_2396_p3 xor ap_const_lv1_1);
    xor_ln68_16_fu_2470_p2 <= (tmp_95_fu_2416_p3 xor ap_const_lv1_1);
    xor_ln68_17_fu_2496_p2 <= (select_ln68_12_fu_2462_p3 xor ap_const_lv1_1);
    xor_ln68_18_fu_2508_p2 <= (tmp_91_fu_2352_p3 xor ap_const_lv1_1);
    xor_ln68_19_fu_2532_p2 <= (or_ln68_19_fu_2526_p2 xor ap_const_lv1_1);
    xor_ln68_1_fu_1789_p2 <= (tmp_71_fu_1735_p3 xor ap_const_lv1_1);
    xor_ln68_20_fu_2631_p2 <= (tmp_102_fu_2623_p3 xor ap_const_lv1_1);
    xor_ln68_21_fu_2697_p2 <= (tmp_103_fu_2643_p3 xor ap_const_lv1_1);
    xor_ln68_22_fu_2723_p2 <= (select_ln68_16_fu_2689_p3 xor ap_const_lv1_1);
    xor_ln68_23_fu_2735_p2 <= (tmp_99_fu_2579_p3 xor ap_const_lv1_1);
    xor_ln68_24_fu_2759_p2 <= (or_ln68_20_fu_2753_p2 xor ap_const_lv1_1);
    xor_ln68_25_fu_2858_p2 <= (tmp_110_fu_2850_p3 xor ap_const_lv1_1);
    xor_ln68_26_fu_2924_p2 <= (tmp_111_fu_2870_p3 xor ap_const_lv1_1);
    xor_ln68_27_fu_2950_p2 <= (select_ln68_20_fu_2916_p3 xor ap_const_lv1_1);
    xor_ln68_28_fu_2962_p2 <= (tmp_107_fu_2806_p3 xor ap_const_lv1_1);
    xor_ln68_29_fu_2986_p2 <= (or_ln68_21_fu_2980_p2 xor ap_const_lv1_1);
    xor_ln68_2_fu_1815_p2 <= (select_ln68_fu_1781_p3 xor ap_const_lv1_1);
    xor_ln68_30_fu_3085_p2 <= (tmp_118_fu_3077_p3 xor ap_const_lv1_1);
    xor_ln68_31_fu_3151_p2 <= (tmp_119_fu_3097_p3 xor ap_const_lv1_1);
    xor_ln68_32_fu_3177_p2 <= (select_ln68_24_fu_3143_p3 xor ap_const_lv1_1);
    xor_ln68_33_fu_3189_p2 <= (tmp_115_fu_3033_p3 xor ap_const_lv1_1);
    xor_ln68_34_fu_3213_p2 <= (or_ln68_22_fu_3207_p2 xor ap_const_lv1_1);
    xor_ln68_35_fu_3312_p2 <= (tmp_126_fu_3304_p3 xor ap_const_lv1_1);
    xor_ln68_36_fu_3378_p2 <= (tmp_127_fu_3324_p3 xor ap_const_lv1_1);
    xor_ln68_37_fu_3404_p2 <= (select_ln68_28_fu_3370_p3 xor ap_const_lv1_1);
    xor_ln68_38_fu_3416_p2 <= (tmp_123_fu_3260_p3 xor ap_const_lv1_1);
    xor_ln68_39_fu_3440_p2 <= (or_ln68_23_fu_3434_p2 xor ap_const_lv1_1);
    xor_ln68_3_fu_1827_p2 <= (tmp_67_fu_1671_p3 xor ap_const_lv1_1);
    xor_ln68_4_fu_1851_p2 <= (or_ln68_16_fu_1845_p2 xor ap_const_lv1_1);
    xor_ln68_5_fu_1950_p2 <= (tmp_78_fu_1942_p3 xor ap_const_lv1_1);
    xor_ln68_6_fu_2016_p2 <= (tmp_79_fu_1962_p3 xor ap_const_lv1_1);
    xor_ln68_7_fu_2042_p2 <= (select_ln68_4_fu_2008_p3 xor ap_const_lv1_1);
    xor_ln68_8_fu_2054_p2 <= (tmp_75_fu_1898_p3 xor ap_const_lv1_1);
    xor_ln68_9_fu_2078_p2 <= (or_ln68_17_fu_2072_p2 xor ap_const_lv1_1);
    xor_ln68_fu_1723_p2 <= (tmp_70_fu_1715_p3 xor ap_const_lv1_1);
    zext_ln68_1_fu_1932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_1916_p3),24));
    zext_ln68_2_fu_2159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_84_fu_2143_p3),24));
    zext_ln68_3_fu_2386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_92_fu_2370_p3),24));
    zext_ln68_4_fu_2613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_100_fu_2597_p3),24));
    zext_ln68_5_fu_2840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_108_fu_2824_p3),24));
    zext_ln68_6_fu_3067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_116_fu_3051_p3),24));
    zext_ln68_7_fu_3294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_124_fu_3278_p3),24));
    zext_ln68_8_fu_1647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln68_8_fu_1641_p3),64));
    zext_ln68_9_fu_1250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1242_p3),64));
    zext_ln68_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_fu_1689_p3),24));
end behav;
