#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  9 10:07:15 2022
# Process ID: 39536
# Current directory: E:/Class/FPGA_class/Example/SHNU_InClassExample_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39992 E:\Class\FPGA_class\Example\SHNU_InClassExample_1\SHNU_InClassExample_1.xpr
# Log file: E:/Class/FPGA_class/Example/SHNU_InClassExample_1/vivado.log
# Journal file: E:/Class/FPGA_class/Example/SHNU_InClassExample_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Class/FPGA_class/Example/SHNU_InClassExample_1/SHNU_InClassExample_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/20401/FPGAclass/SHNU_InClassExample_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Class/FPGA_class/Example/Basys3.xdc', nor could it be found using path 'D:/Users/20401/FPGAclass/Basys3.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/20401/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project E:/Class/FPGA_class/Example/SHNU_InClassExample_2/SHNU_InClassExample_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/20401/FPGAclass/SHNU_InClassExample_2' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/20401/Desktop/FPGA/Basys.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/20401/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project E:/Class/FPGA_class/Example/SHNU_InClassExample_3/SHNU_InClassExample_3.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/20401/FPGAclass/SHNU_InClassExample_3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/20401/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project E:/Class/FPGA_class/Example/SHNU_InClassExample_2/SHNU_InClassExample_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/20401/FPGAclass/SHNU_InClassExample_2' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/20401/Desktop/FPGA/Basys.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/20401/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project E:/Class/FPGA_class/Example/SHNU_InClassExample_3/SHNU_InClassExample_3.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/20401/FPGAclass/SHNU_InClassExample_3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/20401/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
create_project EXAMPLE E:/Class/FPGA_class/Example -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir E:/Class/FPGA_class/Example/EXAMPLE.srcs/sources_1/new
close [ open E:/Class/FPGA_class/Example/EXAMPLE.srcs/sources_1/new/example.v w ]
add_files E:/Class/FPGA_class/Example/EXAMPLE.srcs/sources_1/new/example.v
update_compile_order -fileset sources_1
file mkdir E:/Class/FPGA_class/Example/EXAMPLE.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Class/FPGA_class/Example/EXAMPLE.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 E:/Class/FPGA_class/Example/EXAMPLE.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 10:36:08 2022...
