---
layout: post
title: "Hierarchical Temporal Memory using Memristor Networks: A Survey"
date: 2018-05-08 09:39:29
categories: arXiv_CV
tags: arXiv_CV Review Survey
author: Olga Krestinskaya, Irina Dolzhikova, Alex Pappachen James
mathjax: true
---

* content
{:toc}

##### Abstract
This paper presents a survey of the currently available hardware designs for implementation of the human cortex inspired algorithm, Hierarchical Temporal Memory (HTM). In this review, we focus on the state of the art advances of memristive HTM implementation and related HTM applications. With the advent of edge computing, HTM can be a potential algorithm to implement on-chip near sensor data processing. The comparison of analog memristive circuit implementations with the digital and mixed-signal solutions are provided. The advantages of memristive HTM over digital implementations against performance metrics such as processing speed, reduced on-chip area and power dissipation are discussed. The limitations and open problems concerning the memristive HTM, such as the design scalability, sneak currents, leakage, parasitic effects, lack of the analog learning circuits implementations and unreliability of the memristive devices integrated with CMOS circuits are also discussed.

##### Abstract (translated by Google)
本文介绍了目前可用的硬件设计的调查，以实现人类皮层启发算法，分层时间记忆（HTM）。在这篇综述中，我们专注于忆阻HTM实现和相关HTM应用的最新进展。随着边缘计算的出现，HTM可以成为实现片上近传感器数据处理的潜在算法。提供了模拟忆阻电路实现与数字和混合信号解决方案的比较。讨论了忆阻HTM相对于数字实现的优势，以及诸如处理速度，降低的片上面积和功耗等性能指标。还讨论了关于忆阻HTM的限制和开放性问题，例如设计可扩展性，潜行电流，泄漏，寄生效应，模拟学习电路实现的缺乏以及与CMOS电路集成的忆阻器件的不可靠性。

##### URL
[https://arxiv.org/abs/1805.02921](https://arxiv.org/abs/1805.02921)

##### PDF
[https://arxiv.org/pdf/1805.02921](https://arxiv.org/pdf/1805.02921)

