{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1553893164741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Project2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553893164796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553893164871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553893164871 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 843 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1553893165151 ""}  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 843 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1553893165151 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553893165835 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553893165863 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553893166691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553893166691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553893166691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553893166691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553893166691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553893166691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553893166691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553893166691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553893166691 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553893166691 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26226 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553893166738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26228 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553893166738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26230 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553893166738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26232 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553893166738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26234 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553893166738 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553893166738 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553893166750 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1553893168473 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 163 " "No exact pin location assignment(s) for 1 pins of 163 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1553893169619 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1553893171631 ""}
{ "Info" "ISTA_SDC_FOUND" "/cmshome/tangalvi/LoopBoard/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/cmshome/tangalvi/LoopBoard/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553893171640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1553893171717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1553893171718 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1553893171811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1553893171812 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1553893171814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553893172578 ""}  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 843 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553893172578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553893172578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DRAM_CLK~output " "Destination node DRAM_CLK~output" {  } { { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26146 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172578 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553893172578 ""}  } { { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26209 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553893172578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avconf:avc\|mI2C_CTRL_CLK  " "Automatically promoted node avconf:avc\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553893172578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[2\] " "Destination node avconf:avc\|LUT_INDEX\[2\]" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 780 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[3\] " "Destination node avconf:avc\|LUT_INDEX\[3\]" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 779 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[4\] " "Destination node avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 778 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[5\] " "Destination node avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 777 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 9180 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|mI2C_CTRL_CLK~0 " "Destination node avconf:avc\|mI2C_CTRL_CLK~0" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 9251 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172578 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553893172578 ""}  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 814 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553893172578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avconf:avc\|Mux2~1  " "Automatically promoted node avconf:avc\|Mux2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553893172579 ""}  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 20984 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553893172579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553893172579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram:sdram\|active_rnw~0 " "Destination node system:u0\|system_sdram:sdram\|active_rnw~0" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 9381 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram:sdram\|active_cs_n~0 " "Destination node system:u0\|system_sdram:sdram\|active_cs_n~0" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 9393 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram:sdram\|active_cs_n~1 " "Destination node system:u0\|system_sdram:sdram\|active_cs_n~1" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 9394 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram:sdram\|i_refs\[0\] " "Destination node system:u0\|system_sdram:sdram\|i_refs\[0\]" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1375 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram:sdram\|i_refs\[2\] " "Destination node system:u0\|system_sdram:sdram\|i_refs\[2\]" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1373 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram:sdram\|i_refs\[1\] " "Destination node system:u0\|system_sdram:sdram\|i_refs\[1\]" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1374 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553893172579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553893172579 ""}  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1154 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553893172579 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553893173934 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553893173943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553893173944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553893173956 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] " "Can't pack node Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1100 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893173995 ""}  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1100 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893173995 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] " "Can't pack node Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1096 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893173995 ""}  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1096 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893173995 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] " "Can't pack node Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1097 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893173995 ""}  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1097 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893173995 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] " "Can't pack node Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1098 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893173996 ""}  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1098 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893173996 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] " "Can't pack node Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1099 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893173996 ""}  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1099 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893173996 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[0\] " "Can't pack node AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CTRL_CLK KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CTRL_CLK and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 814 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2523 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2524 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2525 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2526 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2527 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2528 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2529 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2546 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2547 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2548 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2549 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2550 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2551 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2552 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2569 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2570 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2571 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2572 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2573 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2574 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2712 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2713 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2714 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2715 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2716 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2717 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2718 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2735 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2736 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2737 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2738 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2739 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2740 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2741 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2758 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2759 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2760 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2761 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2762 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2763 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2901 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2902 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2903 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2904 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2905 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2906 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2907 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2924 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2925 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2926 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2927 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2928 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2929 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2930 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2947 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2948 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2949 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2950 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2951 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2952 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 907 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 908 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 909 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 910 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 911 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 912 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 913 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 930 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 931 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 932 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 933 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 934 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 935 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 936 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 953 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 954 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 955 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 956 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 957 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 958 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|done_dac_channel_sync KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|done_dac_channel_sync and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1150 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|audio_in_available KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|audio_in_available and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1146 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|audio_out_allowed KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|audio_out_allowed and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1148 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2687 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2876 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2888 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2699 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1088 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3065 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|done_adc_channel_sync KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|done_adc_channel_sync and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1149 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1092 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3077 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1101 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 901 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[24\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1658 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[23\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1659 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[22\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1660 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[21\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1661 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[20\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1662 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[19\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1663 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[18\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1664 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[17\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1665 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[16\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1666 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[15\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1667 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[14\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1668 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[13\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1669 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[12\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1670 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[11\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1671 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[10\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1672 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[9\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1673 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[8\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1674 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[7\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1675 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[6\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1676 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[5\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1677 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[4\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1678 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[3\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1679 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 722 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 721 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[0\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 724 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 723 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[4\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 720 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[5\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 719 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[2\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 769 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[3\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 768 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[4\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 767 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[5\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 766 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[6\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 765 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[7\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 764 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[8\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 763 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[9\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 762 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[10\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 761 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[11\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 760 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[12\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 759 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[13\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 758 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[14\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 757 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[15\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 756 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[1\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 770 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[1\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 781 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[2\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 780 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[3\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 779 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[4\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 778 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[5\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 777 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[0\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 776 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 898 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 899 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 896 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 897 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1096 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1097 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1098 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1099 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1100 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SCLK KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SCLK and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 743 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|write_en KEY\[3\] " "Can't pack logic cell loop:l0\|write_en and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2074 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_GO KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_GO and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 818 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|counter\[2\] KEY\[3\] " "Can't pack logic cell loop:l0\|counter\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1681 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|counter\[1\] KEY\[3\] " "Can't pack logic cell loop:l0\|counter\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1682 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out KEY\[3\] " "Can't pack logic cell system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1154 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|END KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|END and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 750 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0010 KEY\[3\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0010 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 830 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0001 KEY\[3\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0001 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 829 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|counter\[0\] KEY\[3\] " "Can't pack logic cell loop:l0\|counter\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1683 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\] KEY\[3\] " "Can't pack logic cell system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]" } { 0 "KEY\[3\]" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1153 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SDO KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SDO and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 746 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK1 KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK1 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 747 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK2 KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK2 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 748 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK3 KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK3 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 749 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0000 KEY\[3\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0000 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 828 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[0\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 782 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\] KEY\[3\] " "Can't pack logic cell system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]" } { 0 "KEY\[3\]" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1152 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[0\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1747 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[1\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1746 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[2\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1745 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[3\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1744 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[4\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1743 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[5\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1742 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[6\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1741 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[7\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1740 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[8\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1739 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[9\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1738 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[10\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1737 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[11\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1736 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[12\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1735 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[13\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1734 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[14\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1733 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[15\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1732 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[16\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1731 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[17\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1730 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[18\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1729 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[19\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1728 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[20\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1727 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[21\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1726 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[22\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1725 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[23\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1724 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[24\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1723 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[25\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1722 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[26\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1721 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[27\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1720 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[28\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1719 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[29\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1718 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[30\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1717 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[31\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1716 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[31\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2287 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[30\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2288 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[29\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2289 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[28\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2290 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[27\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2291 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[26\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2292 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[25\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2293 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[24\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2294 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[23\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2295 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[22\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2296 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[21\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2297 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[20\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2298 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[19\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2299 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[18\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2300 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[17\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2301 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[16\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2302 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[15\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2303 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[14\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2304 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[13\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2305 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[12\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2306 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[11\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2307 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[10\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2308 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[9\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2309 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[8\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2310 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[7\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2311 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[6\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2312 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[5\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2313 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[4\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2314 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[3\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2315 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[2\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2316 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[1\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2317 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[0\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2318 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[31\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2424 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[30\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2425 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[29\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2426 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[28\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2427 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[27\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2428 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[26\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2429 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[25\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2430 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[24\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2431 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[23\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2432 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[22\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2433 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[21\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2434 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[20\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2435 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[19\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2436 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[18\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2437 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[17\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2438 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[16\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2439 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[15\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2440 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[14\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2441 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[13\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2442 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[12\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2443 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[11\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2444 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[10\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2445 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[9\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2446 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[8\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2447 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[7\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2448 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[6\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2449 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[5\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2450 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[4\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2451 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[3\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2452 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[2\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2453 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[1\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2454 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[0\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2391 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[31\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3095 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[30\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3096 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[29\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3097 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[28\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3098 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[27\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3099 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[26\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3100 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[25\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3101 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[24\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3102 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[23\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3103 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[22\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3104 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[21\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3105 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[20\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3106 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[19\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3107 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[18\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3108 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[17\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3109 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[16\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3110 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[15\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3111 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[14\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3112 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[13\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3113 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[12\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3114 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[11\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3115 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[10\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3116 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[9\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3117 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[8\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3118 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[7\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3119 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[6\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3120 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[5\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3121 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[4\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3122 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[3\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3123 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[2\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3124 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[1\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3125 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[0\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3093 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[31\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2392 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[30\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2393 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[29\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2394 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[28\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2395 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[27\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2396 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[26\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2397 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[25\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2398 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[24\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2399 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[23\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2400 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[22\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2401 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[21\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2402 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[20\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2403 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[19\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2404 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[18\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2405 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[17\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2406 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[16\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2407 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[15\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2408 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[14\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2409 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[13\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2410 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[12\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2411 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[11\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2412 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[10\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2413 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[9\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2414 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[8\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2415 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[7\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2416 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[6\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2417 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[5\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2418 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[4\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2419 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[3\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2420 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[2\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2421 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[1\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2422 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[0\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2423 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[31\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2255 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[30\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2256 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[29\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2257 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[28\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2258 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[27\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2259 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[26\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2260 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[25\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2261 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[24\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2262 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[23\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2263 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[22\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2264 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[21\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2265 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[20\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2266 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[19\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2267 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[18\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2268 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[17\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2269 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[16\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2270 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[15\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2271 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[14\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2272 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[13\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2273 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[12\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2274 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[11\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2275 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[10\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2276 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[9\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2277 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[8\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2278 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[7\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2279 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[6\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2280 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[5\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2281 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[4\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2282 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[3\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2283 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[2\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2284 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[1\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2285 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[0\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2286 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174014 ""}  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2286 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174014 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[0\] " "Can't pack node AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CTRL_CLK KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CTRL_CLK and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 814 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2523 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2524 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2525 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2526 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2527 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2528 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2529 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2546 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2547 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2548 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2549 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2550 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2551 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2552 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2569 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2570 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2571 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2572 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2573 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2574 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2712 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2713 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2714 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2715 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2716 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2717 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2718 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2735 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2736 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2737 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2738 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2739 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2740 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2741 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2758 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2759 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2760 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2761 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2762 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2763 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2901 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2902 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2903 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2904 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2905 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2906 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2907 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2924 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2925 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2926 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2927 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2928 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2929 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2930 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2947 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2948 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2949 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2950 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2951 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2952 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 907 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 908 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 909 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 910 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 911 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 912 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_0ab.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 913 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 930 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 931 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 932 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 933 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 934 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 935 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_ca7.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 936 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 953 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 954 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 955 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 956 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 957 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\|counter_reg_bit\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/cntr_v9b.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/cntr_v9b.tdf" 64 17 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 958 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|done_dac_channel_sync KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|done_dac_channel_sync and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1150 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|audio_in_available KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|audio_in_available and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1146 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|audio_out_allowed KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|audio_out_allowed and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1148 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2687 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2876 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2888 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2699 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1088 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|full_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 48 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3065 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|done_adc_channel_sync KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|done_adc_channel_sync and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1149 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1092 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|usedw_is_2_dff and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/cmshome/tangalvi/LoopBoard/db/a_dpfifo_as31.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3077 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|counting and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1101 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_was_read and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 901 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[24\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1658 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[23\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1659 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[22\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1660 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[21\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1661 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[20\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1662 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[19\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1663 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[18\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1664 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[17\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1665 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[16\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1666 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[15\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1667 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[14\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1668 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[13\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1669 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[12\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1670 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[11\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1671 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[10\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1672 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[9\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1673 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[8\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1674 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[7\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1675 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[6\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1676 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[5\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1677 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[4\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1678 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|address\[3\] KEY\[3\] " "Can't pack logic cell loop:l0\|address\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1679 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 722 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 721 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[0\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 724 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 723 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[4\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 720 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[5\] KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 719 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[2\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 769 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[3\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 768 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[4\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 767 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[5\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 766 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[6\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 765 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[7\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 764 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[8\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 763 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[9\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 762 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[10\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 761 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[11\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 760 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[12\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 759 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[13\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 758 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[14\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 757 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[15\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 756 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[1\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 770 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[1\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 781 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[2\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 780 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[3\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 779 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[4\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 778 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[5\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 777 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_CLK_DIV\[0\] KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_CLK_DIV\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 776 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 898 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 899 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 896 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|right_channel_fifo_write_space\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 897 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1096 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1097 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1098 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1099 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] KEY\[3\] " "Can't pack logic cell Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\|bit_counter\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1100 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SCLK KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SCLK and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 743 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|write_en KEY\[3\] " "Can't pack logic cell loop:l0\|write_en and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2074 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mI2C_GO KEY\[3\] " "Can't pack logic cell avconf:avc\|mI2C_GO and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 818 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|counter\[2\] KEY\[3\] " "Can't pack logic cell loop:l0\|counter\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1681 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|counter\[1\] KEY\[3\] " "Can't pack logic cell loop:l0\|counter\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1682 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out KEY\[3\] " "Can't pack logic cell system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1154 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|END KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|END and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 750 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0010 KEY\[3\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0010 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 830 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0001 KEY\[3\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0001 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 829 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|counter\[0\] KEY\[3\] " "Can't pack logic cell loop:l0\|counter\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1683 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\] KEY\[3\] " "Can't pack logic cell system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]" } { 0 "KEY\[3\]" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1153 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|SDO KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|SDO and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 746 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK1 KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK1 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 747 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK2 KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK2 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 748 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|I2C_Controller:u0\|ACK3 KEY\[3\] " "Can't pack logic cell avconf:avc\|I2C_Controller:u0\|ACK3 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 749 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|mSetup_ST.0000 KEY\[3\] " "Can't pack logic cell avconf:avc\|mSetup_ST.0000 and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 828 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "avconf:avc\|LUT_INDEX\[0\] KEY\[3\] " "Can't pack logic cell avconf:avc\|LUT_INDEX\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "avconf/avconf.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 782 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\] KEY\[3\] " "Can't pack logic cell system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]" } { 0 "KEY\[3\]" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1152 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[0\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1747 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[1\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1746 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[2\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1745 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[3\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1744 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[4\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1743 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[5\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1742 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[6\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1741 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[7\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1740 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[8\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1739 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[9\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1738 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[10\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1737 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[11\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1736 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[12\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1735 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[13\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1734 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[14\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1733 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[15\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1732 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[16\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1731 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[17\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1730 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[18\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1729 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[19\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1728 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[20\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1727 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[21\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1726 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[22\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1725 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[23\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1724 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[24\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1723 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[25\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1722 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[26\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1721 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[27\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1720 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[28\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1719 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[29\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1718 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[30\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1717 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "loop:l0\|writedata\[31\] KEY\[3\] " "Can't pack logic cell loop:l0\|writedata\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "loop.v" "" { Text "/cmshome/tangalvi/LoopBoard/loop.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 1716 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[31\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2287 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[30\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2288 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[29\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2289 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[28\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2290 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[27\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2291 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[26\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2292 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[25\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2293 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[24\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2294 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[23\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2295 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[22\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2296 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[21\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2297 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[20\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2298 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[19\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2299 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[18\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2300 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[17\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2301 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[16\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2302 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[15\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2303 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[14\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2304 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[13\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2305 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[12\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2306 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[11\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2307 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[10\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2308 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[9\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2309 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[8\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2310 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[7\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2311 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[6\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2312 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[5\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2313 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[4\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2314 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[3\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2315 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[2\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2316 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[1\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2317 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[0\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_right_channel_audio_out\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2318 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[31\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2424 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[30\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2425 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[29\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2426 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[28\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2427 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[27\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2428 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[26\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2429 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[25\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2430 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[24\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2431 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[23\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2432 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[22\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2433 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[21\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2434 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[20\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2435 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[19\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2436 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[18\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2437 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[17\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2438 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[16\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2439 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[15\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2440 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[14\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2441 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[13\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2442 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[12\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2443 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[11\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2444 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[10\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2445 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[9\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2446 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[8\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2447 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[7\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2448 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[6\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2449 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[5\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2450 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[4\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2451 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[3\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2452 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[2\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2453 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[1\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2454 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[0\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2391 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[31\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3095 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[30\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3096 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[29\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3097 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[28\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3098 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[27\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3099 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[26\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3100 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[25\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3101 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[24\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3102 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[23\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3103 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[22\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3104 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[21\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3105 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[20\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3106 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[19\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3107 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[18\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3108 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[17\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3109 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[16\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3110 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[15\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3111 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[14\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3112 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[13\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3113 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[12\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3114 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[11\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3115 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[10\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3116 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[9\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3117 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[8\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3118 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[7\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3119 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[6\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3120 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[5\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3121 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[4\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3122 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[3\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3123 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[2\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3124 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[1\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3125 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[0\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|BandPassFilter:bandpass\|LowPassFilter:lowpass\|previous_right_channel_audio_out\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 3093 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[31\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2392 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[30\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2393 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[29\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2394 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[28\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2395 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[27\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2396 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[26\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2397 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[25\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2398 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[24\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2399 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[23\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2400 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[22\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2401 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[21\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2402 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[20\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2403 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[19\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2404 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[18\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2405 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[17\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2406 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[16\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2407 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[15\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2408 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[14\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2409 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[13\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2410 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[12\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2411 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[11\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2412 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[10\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2413 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[9\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2414 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[8\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2415 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[7\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2416 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[6\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2417 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[5\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2418 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[4\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2419 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[3\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2420 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[2\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2421 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[1\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2422 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[0\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|LowPassFilter:lowpass\|previous_left_channel_audio_out\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/LowPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/LowPass.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2423 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[31\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[31\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2255 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[30\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[30\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2256 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[29\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[29\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2257 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[28\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[28\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2258 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[27\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[27\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2259 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[26\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[26\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2260 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[25\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[25\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2261 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[24\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[24\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2262 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[23\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[23\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2263 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[22\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[22\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2264 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[21\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[21\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2265 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[20\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[20\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2266 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[19\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[19\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2267 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[18\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[18\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2268 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[17\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[17\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2269 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[16\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[16\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2270 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[15\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[15\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2271 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[14\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[14\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2272 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[13\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[13\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2273 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[12\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[12\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2274 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[11\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[11\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2275 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[10\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[10\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2276 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[9\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[9\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2277 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[8\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[8\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2278 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[7\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[7\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2279 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[6\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[6\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2280 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[5\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[5\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2281 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[4\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[4\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2282 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[3\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[3\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2283 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[2\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[2\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2284 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[1\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[1\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2285 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[0\] KEY\[3\] " "Can't pack logic cell AllFilters:filters\|HighPassFilter:highpass\|previous_left_channel_audio_out\[0\] and I/O node \"KEY\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2286 14046 14942 0 0 ""} { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 65 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1553893174043 ""}  } { { "Filters/HighPass.v" "" { Text "/cmshome/tangalvi/LoopBoard/Filters/HighPass.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2286 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174043 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "avconf:avc\|I2C_Controller:u0\|SDO~_Duplicate_1 " "Can't pack node avconf:avc\|I2C_Controller:u0\|SDO~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "avconf:avc\|I2C_Controller:u0\|SDO~_Duplicate_1 " "Can't pack node avconf:avc\|I2C_Controller:u0\|SDO~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26292 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174074 ""}  } { { "avconf/I2C_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/avconf/I2C_Controller.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26292 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174074 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26295 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174074 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26295 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174074 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26298 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174075 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26298 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174075 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26301 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174075 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26301 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174075 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26304 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174075 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26304 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174075 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26307 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174075 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26307 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174075 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26310 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174075 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26310 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174075 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26313 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174075 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26313 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174075 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26316 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174075 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26316 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174075 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26319 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174076 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26319 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174076 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26322 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174076 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26322 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174076 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26325 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174076 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26325 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174076 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26328 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174076 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26328 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174076 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26331 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174076 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26331 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174076 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26334 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174076 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26334 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174076 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26337 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174076 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26337 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174076 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26340 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174077 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26340 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174077 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[16\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[16\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[16\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26343 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174077 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26343 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174077 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[17\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[17\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[17\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26346 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174077 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26346 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174077 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[18\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[18\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[18\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26349 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174077 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26349 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174077 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[19\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[19\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[19\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26352 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174077 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26352 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174077 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[20\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[20\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[20\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26355 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174077 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26355 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174077 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[21\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[21\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[21\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26358 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174077 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26358 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174077 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[22\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[22\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[22\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26361 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174077 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26361 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174077 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[23\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[23\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[23\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26364 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174078 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26364 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174078 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[24\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[24\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[24\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26367 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174078 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26367 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174078 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[25\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[25\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[25\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26370 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174078 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26370 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174078 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[26\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[26\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[26\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26373 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174078 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26373 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174078 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[27\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[27\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[27\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26376 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174078 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26376 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174078 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[28\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[28\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[28\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26379 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174078 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26379 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174078 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[29\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[29\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[29\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26382 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174078 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26382 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174078 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[30\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[30\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[30\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26385 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174078 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26385 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174078 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "system:u0\|system_sdram:sdram\|m_data\[31\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "system:u0\|system_sdram:sdram\|m_data\[31\]~_Duplicate_1 " "Can't pack node system:u0\|system_sdram:sdram\|m_data\[31\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26388 14046 14942 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1553893174078 ""}  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "/cmshome/tangalvi/LoopBoard/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_sdram:sdram\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 26388 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174078 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "AudioVolume:volume\|volume\[0\] " "Can't pack node AudioVolume:volume\|volume\[0\] to I/O pin" {  } { { "Volume/Volume.v" "" { Text "/cmshome/tangalvi/LoopBoard/Volume/Volume.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2084 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174079 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "AudioVolume:volume\|volume\[0\] " "Can't pack node AudioVolume:volume\|volume\[0\] to I/O pin" {  } { { "Volume/Volume.v" "" { Text "/cmshome/tangalvi/LoopBoard/Volume/Volume.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2084 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174079 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "AudioVolume:volume\|volume\[1\] " "Can't pack node AudioVolume:volume\|volume\[1\] to I/O pin" {  } { { "Volume/Volume.v" "" { Text "/cmshome/tangalvi/LoopBoard/Volume/Volume.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2085 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174079 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "AudioVolume:volume\|volume\[1\] " "Can't pack node AudioVolume:volume\|volume\[1\] to I/O pin" {  } { { "Volume/Volume.v" "" { Text "/cmshome/tangalvi/LoopBoard/Volume/Volume.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 2085 14046 14942 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1553893174079 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1553893174091 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1553893174091 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1553893174091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553893174092 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1553893174103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1553893174103 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553893174108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553893174112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "37 I/O Input Buffer " "Packed 37 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1553893174118 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "86 I/O Output Buffer " "Packed 86 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1553893174118 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "65 " "Created 65 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1553893174118 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553893174118 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1553893174252 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1553893174252 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1553893174252 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 35 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553893174253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553893174253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 2 71 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553893174253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 32 39 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553893174253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553893174253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553893174253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 21 51 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 21 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553893174253 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 2 69 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553893174253 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1553893174253 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1553893174253 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "Audio_Controller/Audio_Clock.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 272 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1553893174412 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] AUD_XCK~output " "PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "Audio_Controller/Audio_Clock.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 272 0 0 } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 78 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1553893174413 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] LEDR\[0\]~output " "PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"LEDR\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "Audio_Controller/Audio_Clock.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/cmshome/tangalvi/LoopBoard/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 272 0 0 } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 89 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1553893174413 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553893176409 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1553893176409 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553893176417 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1553893176540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553893180246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553893186074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553893186194 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553893258524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:12 " "Fitter placement operations ending: elapsed time is 00:01:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553893258524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553893260485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1553893272523 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553893272523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1553893296219 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553893296219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553893296221 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.79 " "Total time spent on timing analysis during the Fitter is 12.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1553893296602 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553893296680 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553893298572 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553893298577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553893300377 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553893302983 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1553893305329 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "39 Cyclone IV E " "39 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 2.5 V Y1 " "Pin CLOCK_27 uses I/O standard 2.5 V at Y1" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { CLOCK_27 } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 247 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 249 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 250 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 251 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 252 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 209 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 210 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 211 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 212 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 213 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 214 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 215 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 216 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 217 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 218 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 219 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 220 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 221 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 222 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 223 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 224 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 225 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 226 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 228 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 229 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 230 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 231 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 232 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 233 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 234 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 235 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 236 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 237 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 239 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 240 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 246 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_ADCDAT } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 248 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553893305425 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1553893305425 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 249 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553893305430 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 250 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553893305430 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/cms/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/cms/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Project2.v" "" { Text "/cmshome/tangalvi/LoopBoard/Project2.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/cmshome/tangalvi/LoopBoard/" { { 0 { 0 ""} 0 251 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553893305430 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1553893305430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cmshome/tangalvi/LoopBoard/output_files/Project2.fit.smsg " "Generated suppressed messages file /cmshome/tangalvi/LoopBoard/output_files/Project2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553893306214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1185 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1680 " "Peak virtual memory: 1680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553893308151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 17:01:48 2019 " "Processing ended: Fri Mar 29 17:01:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553893308151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:26 " "Elapsed time: 00:02:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553893308151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553893308151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553893308151 ""}
