// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CvtColor (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_dout,
        p_src_rows_V_empty_n,
        p_src_rows_V_read,
        p_src_cols_V_dout,
        p_src_cols_V_empty_n,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state37 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] p_src_rows_V_dout;
input   p_src_rows_V_empty_n;
output   p_src_rows_V_read;
input  [15:0] p_src_cols_V_dout;
input   p_src_cols_V_empty_n;
output   p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_rows_V_read;
reg p_src_cols_V_read;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_rows_V_blk_n;
reg    p_src_cols_V_blk_n;
reg    p_src_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_15_i_reg_947;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter33;
reg   [0:0] ap_reg_pp0_iter32_tmp_15_i_reg_947;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [10:0] j_i_reg_206;
reg   [15:0] p_src_cols_V_read_reg_928;
reg    ap_block_state1;
reg   [15:0] p_src_rows_V_read_reg_933;
wire   [0:0] tmp_i_fu_254_p2;
wire    ap_CS_fsm_state2;
wire   [10:0] i_fu_259_p2;
reg   [10:0] i_reg_942;
wire   [0:0] tmp_15_i_fu_269_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
wire    ap_block_state21_pp0_stage0_iter18;
wire    ap_block_state22_pp0_stage0_iter19;
wire    ap_block_state23_pp0_stage0_iter20;
wire    ap_block_state24_pp0_stage0_iter21;
wire    ap_block_state25_pp0_stage0_iter22;
wire    ap_block_state26_pp0_stage0_iter23;
wire    ap_block_state27_pp0_stage0_iter24;
wire    ap_block_state28_pp0_stage0_iter25;
wire    ap_block_state29_pp0_stage0_iter26;
wire    ap_block_state30_pp0_stage0_iter27;
wire    ap_block_state31_pp0_stage0_iter28;
wire    ap_block_state32_pp0_stage0_iter29;
wire    ap_block_state33_pp0_stage0_iter30;
wire    ap_block_state34_pp0_stage0_iter31;
wire    ap_block_state35_pp0_stage0_iter32;
reg    ap_block_state36_pp0_stage0_iter33;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter2_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter3_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter4_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter5_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter6_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter7_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter8_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter9_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter10_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter11_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter12_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter13_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter14_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter15_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter16_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter17_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter18_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter19_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter20_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter21_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter22_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter23_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter24_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter25_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter26_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter27_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter28_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter29_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter30_tmp_15_i_reg_947;
reg   [0:0] ap_reg_pp0_iter31_tmp_15_i_reg_947;
wire   [10:0] j_fu_274_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [7:0] tmp_40_reg_956;
reg   [7:0] ap_reg_pp0_iter2_tmp_40_reg_956;
reg   [7:0] ap_reg_pp0_iter3_tmp_40_reg_956;
reg   [7:0] tmp_41_reg_964;
reg   [7:0] ap_reg_pp0_iter2_tmp_41_reg_964;
reg   [7:0] ap_reg_pp0_iter3_tmp_41_reg_964;
reg   [7:0] tmp_42_reg_974;
reg   [7:0] ap_reg_pp0_iter2_tmp_42_reg_974;
reg   [7:0] ap_reg_pp0_iter3_tmp_42_reg_974;
wire   [0:0] tmp_44_i_fu_280_p2;
reg   [0:0] tmp_44_i_reg_985;
wire   [0:0] tmp_50_i_fu_286_p2;
reg   [0:0] tmp_50_i_reg_990;
wire   [7:0] G_1_fu_302_p3;
reg   [7:0] G_1_reg_995;
wire   [7:0] G_2_fu_319_p3;
reg   [7:0] G_2_reg_1001;
wire   [7:0] tmp_19_load_2_max_1_s_fu_330_p3;
reg   [7:0] tmp_19_load_2_max_1_s_reg_1007;
wire   [7:0] tmp_19_load_2_min_1_s_fu_340_p3;
reg   [7:0] tmp_19_load_2_min_1_s_reg_1015;
wire   [7:0] diff_fu_346_p2;
reg   [7:0] diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter4_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter5_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter6_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter7_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter8_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter9_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter10_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter11_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter12_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter13_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter14_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter15_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter16_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter17_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter18_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter19_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter20_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter21_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter22_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter23_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter24_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter25_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter26_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter27_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter28_diff_reg_1021;
reg   [7:0] ap_reg_pp0_iter29_diff_reg_1021;
wire   [8:0] p_Val2_23_fu_358_p2;
reg   [8:0] p_Val2_23_reg_1027;
reg   [7:0] p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter5_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter6_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter7_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter8_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter9_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter10_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter11_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter12_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter13_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter14_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter15_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter16_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter17_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter18_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter19_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter20_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter21_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter22_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter23_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter24_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter25_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter26_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter27_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter28_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter29_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter30_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter31_p_Val2_36_reg_1033;
reg   [7:0] ap_reg_pp0_iter32_p_Val2_36_reg_1033;
wire   [0:0] tmp_28_i_fu_374_p2;
reg   [0:0] tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter5_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter6_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter7_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter8_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter9_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter10_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter11_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter12_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter13_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter14_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter15_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter16_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter17_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter18_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter19_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter20_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter21_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter22_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter23_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter24_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter25_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter26_tmp_28_i_reg_1039;
reg   [0:0] ap_reg_pp0_iter27_tmp_28_i_reg_1039;
wire   [8:0] r_V_i_fu_380_p2;
reg   [8:0] r_V_i_reg_1043;
wire   [0:0] tmp_31_i_fu_386_p2;
reg   [0:0] tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter5_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter6_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter7_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter8_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter9_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter10_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter11_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter12_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter13_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter14_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter15_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter16_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter17_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter18_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter19_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter20_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter21_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter22_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter23_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter24_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter25_tmp_31_i_reg_1048;
reg   [0:0] ap_reg_pp0_iter26_tmp_31_i_reg_1048;
wire   [0:0] tmp_33_i_fu_399_p2;
reg   [0:0] tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter5_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter6_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter7_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter8_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter9_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter10_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter11_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter12_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter13_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter14_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter15_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter16_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter17_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter18_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter19_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter20_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter21_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter22_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter23_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter24_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter25_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter26_tmp_33_i_reg_1057;
reg   [0:0] ap_reg_pp0_iter27_tmp_33_i_reg_1057;
wire   [0:0] tmp_37_i_fu_415_p2;
reg   [0:0] tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter5_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter6_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter7_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter8_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter9_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter10_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter11_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter12_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter13_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter14_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter15_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter16_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter17_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter18_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter19_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter20_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter21_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter22_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter23_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter24_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter25_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter26_tmp_37_i_reg_1063;
reg   [0:0] ap_reg_pp0_iter27_tmp_37_i_reg_1063;
wire   [8:0] sub_V_fu_454_p3;
reg   [8:0] sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter5_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter6_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter7_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter8_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter9_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter10_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter11_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter12_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter13_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter14_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter15_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter16_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter17_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter18_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter19_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter20_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter21_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter22_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter23_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter24_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter25_sub_V_reg_1068;
reg   [8:0] ap_reg_pp0_iter26_sub_V_reg_1068;
wire   [0:0] tmp_25_i_fu_462_p2;
reg   [0:0] tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter6_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter7_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter8_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter9_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter10_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter11_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter12_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter13_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter14_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter15_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter16_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter17_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter18_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter19_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter20_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter21_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter22_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter23_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter24_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter25_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter26_tmp_25_i_reg_1074;
reg   [0:0] ap_reg_pp0_iter27_tmp_25_i_reg_1074;
wire   [19:0] grp_fu_393_p2;
wire   [15:0] r_V_3_i_fu_507_p2;
reg  signed [15:0] r_V_3_i_reg_1093;
wire   [19:0] grp_fu_470_p2;
wire   [19:0] grp_fu_479_p2;
wire  signed [35:0] grp_fu_912_p3;
reg  signed [35:0] t_V_reg_1108;
reg    ap_enable_reg_pp0_iter28;
reg   [0:0] tmp_reg_1113;
reg   [0:0] ap_reg_pp0_iter29_tmp_reg_1113;
reg   [34:0] p_lshr_f_i_reg_1118;
reg   [34:0] ap_reg_pp0_iter29_p_lshr_f_i_reg_1118;
wire   [19:0] p_0292_0_i_i_v_v_fu_572_p3;
reg   [19:0] p_0292_0_i_i_v_v_reg_1123;
reg   [34:0] p_lshr_i_reg_1128;
wire   [27:0] p_0292_0_i_i_fu_922_p2;
reg   [27:0] p_0292_0_i_i_reg_1133;
wire   [35:0] tmp_48_i_fu_613_p3;
reg   [35:0] tmp_48_i_reg_1139;
wire   [36:0] p_Val2_s_fu_645_p2;
reg   [36:0] p_Val2_s_reg_1144;
reg   [0:0] signbit_reg_1149;
reg   [0:0] ap_reg_pp0_iter32_signbit_reg_1149;
reg   [7:0] p_Val2_9_reg_1156;
reg   [0:0] tmp_31_reg_1161;
reg   [9:0] p_Result_i_i_i_reg_1166;
wire   [36:0] r_V_6_fu_701_p2;
reg   [36:0] r_V_6_reg_1172;
reg   [7:0] p_Val2_33_reg_1177;
reg   [0:0] tmp_34_reg_1182;
wire   [0:0] phitmp_i_i_i_i_fu_735_p2;
reg   [0:0] phitmp_i_i_i_i_reg_1187;
wire   [7:0] p_Val2_29_fu_751_p2;
reg   [7:0] p_Val2_29_reg_1192;
wire   [0:0] p_38_i_i_i_i_fu_794_p2;
reg   [0:0] p_38_i_i_i_i_reg_1198;
wire   [0:0] p_39_demorgan_i_i_i_i_fu_800_p2;
reg   [0:0] p_39_demorgan_i_i_i_i_reg_1204;
wire   [7:0] p_Val2_40_fu_845_p3;
reg   [7:0] p_Val2_40_reg_1210;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg   [10:0] i_i_reg_195;
wire    ap_CS_fsm_state37;
wire   [19:0] ap_phi_reg_pp0_iter0_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter1_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter2_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter3_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter4_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter5_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter6_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter7_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter8_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter9_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter10_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter11_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter12_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter13_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter14_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter15_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter16_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter17_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter18_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter19_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter20_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter21_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter22_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter23_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter24_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter25_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter26_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter27_p_0332_0_i_i_reg_217;
reg   [19:0] ap_phi_reg_pp0_iter28_p_0332_0_i_i_reg_217;
wire   [19:0] ap_phi_reg_pp0_iter0_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter1_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter2_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter3_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter4_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter5_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter6_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter7_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter8_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter9_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter10_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter11_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter12_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter13_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter14_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter15_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter16_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter17_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter18_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter19_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter20_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter21_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter22_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter23_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter24_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter25_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter26_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter27_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter28_p_0150_0_i_i_reg_228;
reg   [19:0] ap_phi_reg_pp0_iter29_p_0150_0_i_i_reg_228;
wire   [19:0] ap_phi_reg_pp0_iter0_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter1_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter2_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter3_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter4_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter5_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter6_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter7_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter8_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter9_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter10_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter11_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter12_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter13_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter14_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter15_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter16_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter17_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter18_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter19_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter20_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter21_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter22_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter23_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter24_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter25_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter26_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter27_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter28_p_0211_0_i_i_reg_239;
reg   [19:0] ap_phi_reg_pp0_iter29_p_0211_0_i_i_reg_239;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] i_cast_i_cast_fu_250_p1;
wire   [15:0] j_cast_i_cast_fu_265_p1;
wire   [7:0] R_tmp_19_load_2_i_fu_292_p3;
wire   [0:0] tmp_44_1_i_fu_297_p2;
wire   [7:0] R_tmp_19_load_i_fu_309_p3;
wire   [0:0] tmp_50_1_i_fu_314_p2;
wire   [0:0] tmp_44_2_i_fu_326_p2;
wire   [0:0] tmp_50_2_i_fu_336_p2;
wire   [8:0] tmp_17_cast_i_fu_355_p1;
wire   [8:0] tmp_16_cast_i_fu_352_p1;
wire   [7:0] grp_fu_393_p1;
wire   [8:0] tmp_34_i_fu_403_p1;
wire   [8:0] tmp_35_i_fu_406_p1;
wire   [8:0] tmp_39_i_fu_419_p1;
wire   [8:0] tmp_36_i_fu_409_p2;
wire   [8:0] tmp_43_i_fu_428_p2;
wire   [0:0] sel_tmp1_fu_442_p2;
wire   [0:0] sel_tmp2_fu_448_p2;
wire   [8:0] tmp_40_i_fu_422_p2;
wire   [8:0] sel_tmp_fu_434_p3;
wire   [8:0] grp_fu_470_p1;
wire   [8:0] grp_fu_479_p1;
wire   [14:0] p_shl4_i_fu_485_p3;
wire   [10:0] p_shl5_i_fu_496_p3;
wire  signed [15:0] p_shl4_cast_i_fu_492_p1;
wire  signed [15:0] p_shl5_cast_i_fu_503_p1;
wire   [0:0] tmp_1_fu_513_p2;
wire   [7:0] tmp_11_cast_fu_517_p3;
wire   [7:0] tmp_s_fu_524_p3;
wire   [26:0] p_Val2_6_fu_532_p3;
wire   [0:0] tmp_30_i_fu_567_p2;
(* use_dsp48 = "no" *) wire   [35:0] p_neg_i_fu_580_p2;
wire   [35:0] tmp_2_fu_601_p1;
wire   [35:0] p_neg_t_i_fu_604_p2;
wire   [35:0] tmp_3_fu_610_p1;
wire  signed [36:0] p_Val2_7_fu_620_p1;
wire   [36:0] r_V_fu_623_p2;
wire   [0:0] tmp_29_fu_629_p3;
wire   [36:0] tmp_2_cast_cast_fu_637_p3;
wire   [35:0] p_shl_i_fu_690_p3;
wire   [36:0] p_shl_cast_i_fu_697_p1;
wire   [36:0] OP2_V_4_cast73_i_fu_687_p1;
wire   [9:0] tmp_6_fu_725_p4;
wire   [7:0] tmp_11_i_i_i_fu_741_p1;
wire   [0:0] tmp_33_fu_756_p3;
wire   [0:0] tmp_32_fu_744_p3;
wire   [0:0] tmp_12_i_i_i_fu_764_p2;
wire   [0:0] carry_fu_770_p2;
wire   [0:0] Range1_all_ones_fu_776_p2;
wire   [0:0] Range1_all_zeros_fu_781_p2;
wire   [0:0] deleted_zeros_fu_786_p3;
wire   [7:0] tmp_i_i66_i_fu_805_p1;
wire   [7:0] p_Val2_34_fu_815_p2;
wire   [0:0] tmp_36_fu_820_p3;
wire   [0:0] tmp_35_fu_808_p3;
wire   [0:0] tmp_10_i_i_i_fu_828_p2;
wire   [0:0] carry_1_fu_834_p2;
wire   [0:0] overflow_fu_840_p2;
wire   [0:0] tmp_13_i_i_i_fu_853_p2;
wire   [0:0] signbit_not_fu_863_p2;
wire   [0:0] neg_src_not_i_i_i_fu_868_p2;
wire   [0:0] p_39_demorgan_i_not_i_fu_878_p2;
wire   [0:0] brmerge_i_i_not_i_i_s_fu_873_p2;
wire   [0:0] neg_src_fu_858_p2;
wire   [0:0] brmerge_i_i_i_fu_883_p2;
wire   [7:0] p_mux_i_i_i_fu_889_p3;
wire   [7:0] p_i_i_i_fu_896_p3;
wire   [19:0] grp_fu_912_p0;
wire   [26:0] grp_fu_912_p2;
wire   [19:0] p_0292_0_i_i_fu_922_p0;
wire   [7:0] p_0292_0_i_i_fu_922_p1;
reg    grp_fu_393_ce;
reg    grp_fu_470_ce;
reg    grp_fu_479_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [19:0] grp_fu_393_p10;
wire   [19:0] grp_fu_470_p10;
wire   [19:0] grp_fu_479_p10;
wire   [35:0] grp_fu_912_p00;
wire   [35:0] grp_fu_912_p20;
wire   [27:0] p_0292_0_i_i_fu_922_p00;
wire   [27:0] p_0292_0_i_i_fu_922_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
end

hls_saturation_enbkb #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
hls_saturation_enbkb_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_393_p1),
    .ce(grp_fu_393_ce),
    .dout(grp_fu_393_p2)
);

hls_saturation_encud #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 20 ))
hls_saturation_encud_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_470_p1),
    .ce(grp_fu_470_ce),
    .dout(grp_fu_470_p2)
);

hls_saturation_encud #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 20 ))
hls_saturation_encud_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_479_p1),
    .ce(grp_fu_479_ce),
    .dout(grp_fu_479_p2)
);

hls_saturation_endEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 36 ))
hls_saturation_endEe_U30(
    .din0(grp_fu_912_p0),
    .din1(r_V_3_i_reg_1093),
    .din2(grp_fu_912_p2),
    .dout(grp_fu_912_p3)
);

hls_saturation_eneOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
hls_saturation_eneOg_U31(
    .din0(p_0292_0_i_i_fu_922_p0),
    .din1(p_0292_0_i_i_fu_922_p1),
    .dout(p_0292_0_i_i_fu_922_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_i_fu_254_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_i_fu_254_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end else if (((tmp_i_fu_254_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter33 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_reg_pp0_iter26_tmp_15_i_reg_947 == 1'd1) & (ap_reg_pp0_iter26_tmp_31_i_reg_1048 == 1'd0))) begin
            ap_phi_reg_pp0_iter28_p_0332_0_i_i_reg_217 <= grp_fu_393_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter28_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter27_p_0332_0_i_i_reg_217;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_reg_pp0_iter27_tmp_15_i_reg_947 == 1'd1) & (ap_reg_pp0_iter27_tmp_25_i_reg_1074 == 1'd0))) begin
            ap_phi_reg_pp0_iter29_p_0150_0_i_i_reg_228 <= grp_fu_470_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter29_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter28_p_0150_0_i_i_reg_228;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_reg_pp0_iter27_tmp_15_i_reg_947 == 1'd1) & (ap_reg_pp0_iter27_tmp_28_i_reg_1039 == 1'd0))) begin
            ap_phi_reg_pp0_iter29_p_0211_0_i_i_reg_239 <= grp_fu_479_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter29_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter28_p_0211_0_i_i_reg_239;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_28_i_fu_374_p2 == 1'd1) & (ap_reg_pp0_iter3_tmp_15_i_reg_947 == 1'd1))) begin
            ap_phi_reg_pp0_iter5_p_0211_0_i_i_reg_239 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter4_p_0211_0_i_i_reg_239;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_31_i_fu_386_p2 == 1'd1) & (ap_reg_pp0_iter3_tmp_15_i_reg_947 == 1'd1))) begin
            ap_phi_reg_pp0_iter5_p_0332_0_i_i_reg_217 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter4_p_0332_0_i_i_reg_217;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_25_i_fu_462_p2 == 1'd1) & (ap_reg_pp0_iter4_tmp_15_i_reg_947 == 1'd1))) begin
            ap_phi_reg_pp0_iter6_p_0150_0_i_i_reg_228 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter5_p_0150_0_i_i_reg_228;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        i_i_reg_195 <= i_reg_942;
    end else if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_195 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_i_fu_269_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_i_reg_206 <= j_fu_274_p2;
    end else if (((tmp_i_fu_254_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_i_reg_206 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        G_1_reg_995 <= G_1_fu_302_p3;
        G_2_reg_1001 <= G_2_fu_319_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter9_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter10_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter9_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter10_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter9_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter10_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter11_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter10_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter11_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter10_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter11_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter12_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter11_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter12_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter11_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter12_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter13_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter12_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter13_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter12_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter13_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter14_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter13_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter14_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter13_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter14_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter15_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter14_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter15_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter14_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter15_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter16_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter15_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter16_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter15_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter16_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter17_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter16_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter17_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter16_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter17_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter18_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter17_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter18_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter17_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter18_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter19_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter18_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter19_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter18_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter0_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter1_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter0_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter1_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter0_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter19_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter20_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter19_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter20_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter19_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter20_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter21_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter20_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter21_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter20_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter21_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter22_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter21_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter22_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter21_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter22_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter23_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter22_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter23_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter22_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter23_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter24_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter23_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter24_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter23_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter24_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter25_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter24_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter25_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter24_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter25_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter26_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter25_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter26_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter25_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter26_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter27_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter26_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter27_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter26_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter28_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter27_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter28_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter27_p_0211_0_i_i_reg_239;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter1_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter2_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter1_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter2_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter1_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter2_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter3_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter2_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter3_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter2_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter3_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter4_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter3_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter4_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter3_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter4_p_0150_0_i_i_reg_228;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter5_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter6_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter5_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter6_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter7_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter6_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter7_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter6_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter7_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter8_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter7_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter8_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter7_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter8_p_0150_0_i_i_reg_228;
        ap_phi_reg_pp0_iter9_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter8_p_0211_0_i_i_reg_239;
        ap_phi_reg_pp0_iter9_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter8_p_0332_0_i_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter10_diff_reg_1021 <= ap_reg_pp0_iter9_diff_reg_1021;
        ap_reg_pp0_iter10_p_Val2_36_reg_1033 <= ap_reg_pp0_iter9_p_Val2_36_reg_1033;
        ap_reg_pp0_iter10_sub_V_reg_1068 <= ap_reg_pp0_iter9_sub_V_reg_1068;
        ap_reg_pp0_iter10_tmp_15_i_reg_947 <= ap_reg_pp0_iter9_tmp_15_i_reg_947;
        ap_reg_pp0_iter10_tmp_25_i_reg_1074 <= ap_reg_pp0_iter9_tmp_25_i_reg_1074;
        ap_reg_pp0_iter10_tmp_28_i_reg_1039 <= ap_reg_pp0_iter9_tmp_28_i_reg_1039;
        ap_reg_pp0_iter10_tmp_31_i_reg_1048 <= ap_reg_pp0_iter9_tmp_31_i_reg_1048;
        ap_reg_pp0_iter10_tmp_33_i_reg_1057 <= ap_reg_pp0_iter9_tmp_33_i_reg_1057;
        ap_reg_pp0_iter10_tmp_37_i_reg_1063 <= ap_reg_pp0_iter9_tmp_37_i_reg_1063;
        ap_reg_pp0_iter11_diff_reg_1021 <= ap_reg_pp0_iter10_diff_reg_1021;
        ap_reg_pp0_iter11_p_Val2_36_reg_1033 <= ap_reg_pp0_iter10_p_Val2_36_reg_1033;
        ap_reg_pp0_iter11_sub_V_reg_1068 <= ap_reg_pp0_iter10_sub_V_reg_1068;
        ap_reg_pp0_iter11_tmp_15_i_reg_947 <= ap_reg_pp0_iter10_tmp_15_i_reg_947;
        ap_reg_pp0_iter11_tmp_25_i_reg_1074 <= ap_reg_pp0_iter10_tmp_25_i_reg_1074;
        ap_reg_pp0_iter11_tmp_28_i_reg_1039 <= ap_reg_pp0_iter10_tmp_28_i_reg_1039;
        ap_reg_pp0_iter11_tmp_31_i_reg_1048 <= ap_reg_pp0_iter10_tmp_31_i_reg_1048;
        ap_reg_pp0_iter11_tmp_33_i_reg_1057 <= ap_reg_pp0_iter10_tmp_33_i_reg_1057;
        ap_reg_pp0_iter11_tmp_37_i_reg_1063 <= ap_reg_pp0_iter10_tmp_37_i_reg_1063;
        ap_reg_pp0_iter12_diff_reg_1021 <= ap_reg_pp0_iter11_diff_reg_1021;
        ap_reg_pp0_iter12_p_Val2_36_reg_1033 <= ap_reg_pp0_iter11_p_Val2_36_reg_1033;
        ap_reg_pp0_iter12_sub_V_reg_1068 <= ap_reg_pp0_iter11_sub_V_reg_1068;
        ap_reg_pp0_iter12_tmp_15_i_reg_947 <= ap_reg_pp0_iter11_tmp_15_i_reg_947;
        ap_reg_pp0_iter12_tmp_25_i_reg_1074 <= ap_reg_pp0_iter11_tmp_25_i_reg_1074;
        ap_reg_pp0_iter12_tmp_28_i_reg_1039 <= ap_reg_pp0_iter11_tmp_28_i_reg_1039;
        ap_reg_pp0_iter12_tmp_31_i_reg_1048 <= ap_reg_pp0_iter11_tmp_31_i_reg_1048;
        ap_reg_pp0_iter12_tmp_33_i_reg_1057 <= ap_reg_pp0_iter11_tmp_33_i_reg_1057;
        ap_reg_pp0_iter12_tmp_37_i_reg_1063 <= ap_reg_pp0_iter11_tmp_37_i_reg_1063;
        ap_reg_pp0_iter13_diff_reg_1021 <= ap_reg_pp0_iter12_diff_reg_1021;
        ap_reg_pp0_iter13_p_Val2_36_reg_1033 <= ap_reg_pp0_iter12_p_Val2_36_reg_1033;
        ap_reg_pp0_iter13_sub_V_reg_1068 <= ap_reg_pp0_iter12_sub_V_reg_1068;
        ap_reg_pp0_iter13_tmp_15_i_reg_947 <= ap_reg_pp0_iter12_tmp_15_i_reg_947;
        ap_reg_pp0_iter13_tmp_25_i_reg_1074 <= ap_reg_pp0_iter12_tmp_25_i_reg_1074;
        ap_reg_pp0_iter13_tmp_28_i_reg_1039 <= ap_reg_pp0_iter12_tmp_28_i_reg_1039;
        ap_reg_pp0_iter13_tmp_31_i_reg_1048 <= ap_reg_pp0_iter12_tmp_31_i_reg_1048;
        ap_reg_pp0_iter13_tmp_33_i_reg_1057 <= ap_reg_pp0_iter12_tmp_33_i_reg_1057;
        ap_reg_pp0_iter13_tmp_37_i_reg_1063 <= ap_reg_pp0_iter12_tmp_37_i_reg_1063;
        ap_reg_pp0_iter14_diff_reg_1021 <= ap_reg_pp0_iter13_diff_reg_1021;
        ap_reg_pp0_iter14_p_Val2_36_reg_1033 <= ap_reg_pp0_iter13_p_Val2_36_reg_1033;
        ap_reg_pp0_iter14_sub_V_reg_1068 <= ap_reg_pp0_iter13_sub_V_reg_1068;
        ap_reg_pp0_iter14_tmp_15_i_reg_947 <= ap_reg_pp0_iter13_tmp_15_i_reg_947;
        ap_reg_pp0_iter14_tmp_25_i_reg_1074 <= ap_reg_pp0_iter13_tmp_25_i_reg_1074;
        ap_reg_pp0_iter14_tmp_28_i_reg_1039 <= ap_reg_pp0_iter13_tmp_28_i_reg_1039;
        ap_reg_pp0_iter14_tmp_31_i_reg_1048 <= ap_reg_pp0_iter13_tmp_31_i_reg_1048;
        ap_reg_pp0_iter14_tmp_33_i_reg_1057 <= ap_reg_pp0_iter13_tmp_33_i_reg_1057;
        ap_reg_pp0_iter14_tmp_37_i_reg_1063 <= ap_reg_pp0_iter13_tmp_37_i_reg_1063;
        ap_reg_pp0_iter15_diff_reg_1021 <= ap_reg_pp0_iter14_diff_reg_1021;
        ap_reg_pp0_iter15_p_Val2_36_reg_1033 <= ap_reg_pp0_iter14_p_Val2_36_reg_1033;
        ap_reg_pp0_iter15_sub_V_reg_1068 <= ap_reg_pp0_iter14_sub_V_reg_1068;
        ap_reg_pp0_iter15_tmp_15_i_reg_947 <= ap_reg_pp0_iter14_tmp_15_i_reg_947;
        ap_reg_pp0_iter15_tmp_25_i_reg_1074 <= ap_reg_pp0_iter14_tmp_25_i_reg_1074;
        ap_reg_pp0_iter15_tmp_28_i_reg_1039 <= ap_reg_pp0_iter14_tmp_28_i_reg_1039;
        ap_reg_pp0_iter15_tmp_31_i_reg_1048 <= ap_reg_pp0_iter14_tmp_31_i_reg_1048;
        ap_reg_pp0_iter15_tmp_33_i_reg_1057 <= ap_reg_pp0_iter14_tmp_33_i_reg_1057;
        ap_reg_pp0_iter15_tmp_37_i_reg_1063 <= ap_reg_pp0_iter14_tmp_37_i_reg_1063;
        ap_reg_pp0_iter16_diff_reg_1021 <= ap_reg_pp0_iter15_diff_reg_1021;
        ap_reg_pp0_iter16_p_Val2_36_reg_1033 <= ap_reg_pp0_iter15_p_Val2_36_reg_1033;
        ap_reg_pp0_iter16_sub_V_reg_1068 <= ap_reg_pp0_iter15_sub_V_reg_1068;
        ap_reg_pp0_iter16_tmp_15_i_reg_947 <= ap_reg_pp0_iter15_tmp_15_i_reg_947;
        ap_reg_pp0_iter16_tmp_25_i_reg_1074 <= ap_reg_pp0_iter15_tmp_25_i_reg_1074;
        ap_reg_pp0_iter16_tmp_28_i_reg_1039 <= ap_reg_pp0_iter15_tmp_28_i_reg_1039;
        ap_reg_pp0_iter16_tmp_31_i_reg_1048 <= ap_reg_pp0_iter15_tmp_31_i_reg_1048;
        ap_reg_pp0_iter16_tmp_33_i_reg_1057 <= ap_reg_pp0_iter15_tmp_33_i_reg_1057;
        ap_reg_pp0_iter16_tmp_37_i_reg_1063 <= ap_reg_pp0_iter15_tmp_37_i_reg_1063;
        ap_reg_pp0_iter17_diff_reg_1021 <= ap_reg_pp0_iter16_diff_reg_1021;
        ap_reg_pp0_iter17_p_Val2_36_reg_1033 <= ap_reg_pp0_iter16_p_Val2_36_reg_1033;
        ap_reg_pp0_iter17_sub_V_reg_1068 <= ap_reg_pp0_iter16_sub_V_reg_1068;
        ap_reg_pp0_iter17_tmp_15_i_reg_947 <= ap_reg_pp0_iter16_tmp_15_i_reg_947;
        ap_reg_pp0_iter17_tmp_25_i_reg_1074 <= ap_reg_pp0_iter16_tmp_25_i_reg_1074;
        ap_reg_pp0_iter17_tmp_28_i_reg_1039 <= ap_reg_pp0_iter16_tmp_28_i_reg_1039;
        ap_reg_pp0_iter17_tmp_31_i_reg_1048 <= ap_reg_pp0_iter16_tmp_31_i_reg_1048;
        ap_reg_pp0_iter17_tmp_33_i_reg_1057 <= ap_reg_pp0_iter16_tmp_33_i_reg_1057;
        ap_reg_pp0_iter17_tmp_37_i_reg_1063 <= ap_reg_pp0_iter16_tmp_37_i_reg_1063;
        ap_reg_pp0_iter18_diff_reg_1021 <= ap_reg_pp0_iter17_diff_reg_1021;
        ap_reg_pp0_iter18_p_Val2_36_reg_1033 <= ap_reg_pp0_iter17_p_Val2_36_reg_1033;
        ap_reg_pp0_iter18_sub_V_reg_1068 <= ap_reg_pp0_iter17_sub_V_reg_1068;
        ap_reg_pp0_iter18_tmp_15_i_reg_947 <= ap_reg_pp0_iter17_tmp_15_i_reg_947;
        ap_reg_pp0_iter18_tmp_25_i_reg_1074 <= ap_reg_pp0_iter17_tmp_25_i_reg_1074;
        ap_reg_pp0_iter18_tmp_28_i_reg_1039 <= ap_reg_pp0_iter17_tmp_28_i_reg_1039;
        ap_reg_pp0_iter18_tmp_31_i_reg_1048 <= ap_reg_pp0_iter17_tmp_31_i_reg_1048;
        ap_reg_pp0_iter18_tmp_33_i_reg_1057 <= ap_reg_pp0_iter17_tmp_33_i_reg_1057;
        ap_reg_pp0_iter18_tmp_37_i_reg_1063 <= ap_reg_pp0_iter17_tmp_37_i_reg_1063;
        ap_reg_pp0_iter19_diff_reg_1021 <= ap_reg_pp0_iter18_diff_reg_1021;
        ap_reg_pp0_iter19_p_Val2_36_reg_1033 <= ap_reg_pp0_iter18_p_Val2_36_reg_1033;
        ap_reg_pp0_iter19_sub_V_reg_1068 <= ap_reg_pp0_iter18_sub_V_reg_1068;
        ap_reg_pp0_iter19_tmp_15_i_reg_947 <= ap_reg_pp0_iter18_tmp_15_i_reg_947;
        ap_reg_pp0_iter19_tmp_25_i_reg_1074 <= ap_reg_pp0_iter18_tmp_25_i_reg_1074;
        ap_reg_pp0_iter19_tmp_28_i_reg_1039 <= ap_reg_pp0_iter18_tmp_28_i_reg_1039;
        ap_reg_pp0_iter19_tmp_31_i_reg_1048 <= ap_reg_pp0_iter18_tmp_31_i_reg_1048;
        ap_reg_pp0_iter19_tmp_33_i_reg_1057 <= ap_reg_pp0_iter18_tmp_33_i_reg_1057;
        ap_reg_pp0_iter19_tmp_37_i_reg_1063 <= ap_reg_pp0_iter18_tmp_37_i_reg_1063;
        ap_reg_pp0_iter20_diff_reg_1021 <= ap_reg_pp0_iter19_diff_reg_1021;
        ap_reg_pp0_iter20_p_Val2_36_reg_1033 <= ap_reg_pp0_iter19_p_Val2_36_reg_1033;
        ap_reg_pp0_iter20_sub_V_reg_1068 <= ap_reg_pp0_iter19_sub_V_reg_1068;
        ap_reg_pp0_iter20_tmp_15_i_reg_947 <= ap_reg_pp0_iter19_tmp_15_i_reg_947;
        ap_reg_pp0_iter20_tmp_25_i_reg_1074 <= ap_reg_pp0_iter19_tmp_25_i_reg_1074;
        ap_reg_pp0_iter20_tmp_28_i_reg_1039 <= ap_reg_pp0_iter19_tmp_28_i_reg_1039;
        ap_reg_pp0_iter20_tmp_31_i_reg_1048 <= ap_reg_pp0_iter19_tmp_31_i_reg_1048;
        ap_reg_pp0_iter20_tmp_33_i_reg_1057 <= ap_reg_pp0_iter19_tmp_33_i_reg_1057;
        ap_reg_pp0_iter20_tmp_37_i_reg_1063 <= ap_reg_pp0_iter19_tmp_37_i_reg_1063;
        ap_reg_pp0_iter21_diff_reg_1021 <= ap_reg_pp0_iter20_diff_reg_1021;
        ap_reg_pp0_iter21_p_Val2_36_reg_1033 <= ap_reg_pp0_iter20_p_Val2_36_reg_1033;
        ap_reg_pp0_iter21_sub_V_reg_1068 <= ap_reg_pp0_iter20_sub_V_reg_1068;
        ap_reg_pp0_iter21_tmp_15_i_reg_947 <= ap_reg_pp0_iter20_tmp_15_i_reg_947;
        ap_reg_pp0_iter21_tmp_25_i_reg_1074 <= ap_reg_pp0_iter20_tmp_25_i_reg_1074;
        ap_reg_pp0_iter21_tmp_28_i_reg_1039 <= ap_reg_pp0_iter20_tmp_28_i_reg_1039;
        ap_reg_pp0_iter21_tmp_31_i_reg_1048 <= ap_reg_pp0_iter20_tmp_31_i_reg_1048;
        ap_reg_pp0_iter21_tmp_33_i_reg_1057 <= ap_reg_pp0_iter20_tmp_33_i_reg_1057;
        ap_reg_pp0_iter21_tmp_37_i_reg_1063 <= ap_reg_pp0_iter20_tmp_37_i_reg_1063;
        ap_reg_pp0_iter22_diff_reg_1021 <= ap_reg_pp0_iter21_diff_reg_1021;
        ap_reg_pp0_iter22_p_Val2_36_reg_1033 <= ap_reg_pp0_iter21_p_Val2_36_reg_1033;
        ap_reg_pp0_iter22_sub_V_reg_1068 <= ap_reg_pp0_iter21_sub_V_reg_1068;
        ap_reg_pp0_iter22_tmp_15_i_reg_947 <= ap_reg_pp0_iter21_tmp_15_i_reg_947;
        ap_reg_pp0_iter22_tmp_25_i_reg_1074 <= ap_reg_pp0_iter21_tmp_25_i_reg_1074;
        ap_reg_pp0_iter22_tmp_28_i_reg_1039 <= ap_reg_pp0_iter21_tmp_28_i_reg_1039;
        ap_reg_pp0_iter22_tmp_31_i_reg_1048 <= ap_reg_pp0_iter21_tmp_31_i_reg_1048;
        ap_reg_pp0_iter22_tmp_33_i_reg_1057 <= ap_reg_pp0_iter21_tmp_33_i_reg_1057;
        ap_reg_pp0_iter22_tmp_37_i_reg_1063 <= ap_reg_pp0_iter21_tmp_37_i_reg_1063;
        ap_reg_pp0_iter23_diff_reg_1021 <= ap_reg_pp0_iter22_diff_reg_1021;
        ap_reg_pp0_iter23_p_Val2_36_reg_1033 <= ap_reg_pp0_iter22_p_Val2_36_reg_1033;
        ap_reg_pp0_iter23_sub_V_reg_1068 <= ap_reg_pp0_iter22_sub_V_reg_1068;
        ap_reg_pp0_iter23_tmp_15_i_reg_947 <= ap_reg_pp0_iter22_tmp_15_i_reg_947;
        ap_reg_pp0_iter23_tmp_25_i_reg_1074 <= ap_reg_pp0_iter22_tmp_25_i_reg_1074;
        ap_reg_pp0_iter23_tmp_28_i_reg_1039 <= ap_reg_pp0_iter22_tmp_28_i_reg_1039;
        ap_reg_pp0_iter23_tmp_31_i_reg_1048 <= ap_reg_pp0_iter22_tmp_31_i_reg_1048;
        ap_reg_pp0_iter23_tmp_33_i_reg_1057 <= ap_reg_pp0_iter22_tmp_33_i_reg_1057;
        ap_reg_pp0_iter23_tmp_37_i_reg_1063 <= ap_reg_pp0_iter22_tmp_37_i_reg_1063;
        ap_reg_pp0_iter24_diff_reg_1021 <= ap_reg_pp0_iter23_diff_reg_1021;
        ap_reg_pp0_iter24_p_Val2_36_reg_1033 <= ap_reg_pp0_iter23_p_Val2_36_reg_1033;
        ap_reg_pp0_iter24_sub_V_reg_1068 <= ap_reg_pp0_iter23_sub_V_reg_1068;
        ap_reg_pp0_iter24_tmp_15_i_reg_947 <= ap_reg_pp0_iter23_tmp_15_i_reg_947;
        ap_reg_pp0_iter24_tmp_25_i_reg_1074 <= ap_reg_pp0_iter23_tmp_25_i_reg_1074;
        ap_reg_pp0_iter24_tmp_28_i_reg_1039 <= ap_reg_pp0_iter23_tmp_28_i_reg_1039;
        ap_reg_pp0_iter24_tmp_31_i_reg_1048 <= ap_reg_pp0_iter23_tmp_31_i_reg_1048;
        ap_reg_pp0_iter24_tmp_33_i_reg_1057 <= ap_reg_pp0_iter23_tmp_33_i_reg_1057;
        ap_reg_pp0_iter24_tmp_37_i_reg_1063 <= ap_reg_pp0_iter23_tmp_37_i_reg_1063;
        ap_reg_pp0_iter25_diff_reg_1021 <= ap_reg_pp0_iter24_diff_reg_1021;
        ap_reg_pp0_iter25_p_Val2_36_reg_1033 <= ap_reg_pp0_iter24_p_Val2_36_reg_1033;
        ap_reg_pp0_iter25_sub_V_reg_1068 <= ap_reg_pp0_iter24_sub_V_reg_1068;
        ap_reg_pp0_iter25_tmp_15_i_reg_947 <= ap_reg_pp0_iter24_tmp_15_i_reg_947;
        ap_reg_pp0_iter25_tmp_25_i_reg_1074 <= ap_reg_pp0_iter24_tmp_25_i_reg_1074;
        ap_reg_pp0_iter25_tmp_28_i_reg_1039 <= ap_reg_pp0_iter24_tmp_28_i_reg_1039;
        ap_reg_pp0_iter25_tmp_31_i_reg_1048 <= ap_reg_pp0_iter24_tmp_31_i_reg_1048;
        ap_reg_pp0_iter25_tmp_33_i_reg_1057 <= ap_reg_pp0_iter24_tmp_33_i_reg_1057;
        ap_reg_pp0_iter25_tmp_37_i_reg_1063 <= ap_reg_pp0_iter24_tmp_37_i_reg_1063;
        ap_reg_pp0_iter26_diff_reg_1021 <= ap_reg_pp0_iter25_diff_reg_1021;
        ap_reg_pp0_iter26_p_Val2_36_reg_1033 <= ap_reg_pp0_iter25_p_Val2_36_reg_1033;
        ap_reg_pp0_iter26_sub_V_reg_1068 <= ap_reg_pp0_iter25_sub_V_reg_1068;
        ap_reg_pp0_iter26_tmp_15_i_reg_947 <= ap_reg_pp0_iter25_tmp_15_i_reg_947;
        ap_reg_pp0_iter26_tmp_25_i_reg_1074 <= ap_reg_pp0_iter25_tmp_25_i_reg_1074;
        ap_reg_pp0_iter26_tmp_28_i_reg_1039 <= ap_reg_pp0_iter25_tmp_28_i_reg_1039;
        ap_reg_pp0_iter26_tmp_31_i_reg_1048 <= ap_reg_pp0_iter25_tmp_31_i_reg_1048;
        ap_reg_pp0_iter26_tmp_33_i_reg_1057 <= ap_reg_pp0_iter25_tmp_33_i_reg_1057;
        ap_reg_pp0_iter26_tmp_37_i_reg_1063 <= ap_reg_pp0_iter25_tmp_37_i_reg_1063;
        ap_reg_pp0_iter27_diff_reg_1021 <= ap_reg_pp0_iter26_diff_reg_1021;
        ap_reg_pp0_iter27_p_Val2_36_reg_1033 <= ap_reg_pp0_iter26_p_Val2_36_reg_1033;
        ap_reg_pp0_iter27_tmp_15_i_reg_947 <= ap_reg_pp0_iter26_tmp_15_i_reg_947;
        ap_reg_pp0_iter27_tmp_25_i_reg_1074 <= ap_reg_pp0_iter26_tmp_25_i_reg_1074;
        ap_reg_pp0_iter27_tmp_28_i_reg_1039 <= ap_reg_pp0_iter26_tmp_28_i_reg_1039;
        ap_reg_pp0_iter27_tmp_33_i_reg_1057 <= ap_reg_pp0_iter26_tmp_33_i_reg_1057;
        ap_reg_pp0_iter27_tmp_37_i_reg_1063 <= ap_reg_pp0_iter26_tmp_37_i_reg_1063;
        ap_reg_pp0_iter28_diff_reg_1021 <= ap_reg_pp0_iter27_diff_reg_1021;
        ap_reg_pp0_iter28_p_Val2_36_reg_1033 <= ap_reg_pp0_iter27_p_Val2_36_reg_1033;
        ap_reg_pp0_iter28_tmp_15_i_reg_947 <= ap_reg_pp0_iter27_tmp_15_i_reg_947;
        ap_reg_pp0_iter29_diff_reg_1021 <= ap_reg_pp0_iter28_diff_reg_1021;
        ap_reg_pp0_iter29_p_Val2_36_reg_1033 <= ap_reg_pp0_iter28_p_Val2_36_reg_1033;
        ap_reg_pp0_iter29_p_lshr_f_i_reg_1118 <= p_lshr_f_i_reg_1118;
        ap_reg_pp0_iter29_tmp_15_i_reg_947 <= ap_reg_pp0_iter28_tmp_15_i_reg_947;
        ap_reg_pp0_iter29_tmp_reg_1113 <= tmp_reg_1113;
        ap_reg_pp0_iter2_tmp_15_i_reg_947 <= ap_reg_pp0_iter1_tmp_15_i_reg_947;
        ap_reg_pp0_iter2_tmp_40_reg_956 <= tmp_40_reg_956;
        ap_reg_pp0_iter2_tmp_41_reg_964 <= tmp_41_reg_964;
        ap_reg_pp0_iter2_tmp_42_reg_974 <= tmp_42_reg_974;
        ap_reg_pp0_iter30_p_Val2_36_reg_1033 <= ap_reg_pp0_iter29_p_Val2_36_reg_1033;
        ap_reg_pp0_iter30_tmp_15_i_reg_947 <= ap_reg_pp0_iter29_tmp_15_i_reg_947;
        ap_reg_pp0_iter31_p_Val2_36_reg_1033 <= ap_reg_pp0_iter30_p_Val2_36_reg_1033;
        ap_reg_pp0_iter31_tmp_15_i_reg_947 <= ap_reg_pp0_iter30_tmp_15_i_reg_947;
        ap_reg_pp0_iter32_p_Val2_36_reg_1033 <= ap_reg_pp0_iter31_p_Val2_36_reg_1033;
        ap_reg_pp0_iter32_signbit_reg_1149 <= signbit_reg_1149;
        ap_reg_pp0_iter32_tmp_15_i_reg_947 <= ap_reg_pp0_iter31_tmp_15_i_reg_947;
        ap_reg_pp0_iter3_tmp_15_i_reg_947 <= ap_reg_pp0_iter2_tmp_15_i_reg_947;
        ap_reg_pp0_iter3_tmp_40_reg_956 <= ap_reg_pp0_iter2_tmp_40_reg_956;
        ap_reg_pp0_iter3_tmp_41_reg_964 <= ap_reg_pp0_iter2_tmp_41_reg_964;
        ap_reg_pp0_iter3_tmp_42_reg_974 <= ap_reg_pp0_iter2_tmp_42_reg_974;
        ap_reg_pp0_iter4_diff_reg_1021 <= diff_reg_1021;
        ap_reg_pp0_iter4_tmp_15_i_reg_947 <= ap_reg_pp0_iter3_tmp_15_i_reg_947;
        ap_reg_pp0_iter5_diff_reg_1021 <= ap_reg_pp0_iter4_diff_reg_1021;
        ap_reg_pp0_iter5_p_Val2_36_reg_1033 <= p_Val2_36_reg_1033;
        ap_reg_pp0_iter5_sub_V_reg_1068 <= sub_V_reg_1068;
        ap_reg_pp0_iter5_tmp_15_i_reg_947 <= ap_reg_pp0_iter4_tmp_15_i_reg_947;
        ap_reg_pp0_iter5_tmp_28_i_reg_1039 <= tmp_28_i_reg_1039;
        ap_reg_pp0_iter5_tmp_31_i_reg_1048 <= tmp_31_i_reg_1048;
        ap_reg_pp0_iter5_tmp_33_i_reg_1057 <= tmp_33_i_reg_1057;
        ap_reg_pp0_iter5_tmp_37_i_reg_1063 <= tmp_37_i_reg_1063;
        ap_reg_pp0_iter6_diff_reg_1021 <= ap_reg_pp0_iter5_diff_reg_1021;
        ap_reg_pp0_iter6_p_Val2_36_reg_1033 <= ap_reg_pp0_iter5_p_Val2_36_reg_1033;
        ap_reg_pp0_iter6_sub_V_reg_1068 <= ap_reg_pp0_iter5_sub_V_reg_1068;
        ap_reg_pp0_iter6_tmp_15_i_reg_947 <= ap_reg_pp0_iter5_tmp_15_i_reg_947;
        ap_reg_pp0_iter6_tmp_25_i_reg_1074 <= tmp_25_i_reg_1074;
        ap_reg_pp0_iter6_tmp_28_i_reg_1039 <= ap_reg_pp0_iter5_tmp_28_i_reg_1039;
        ap_reg_pp0_iter6_tmp_31_i_reg_1048 <= ap_reg_pp0_iter5_tmp_31_i_reg_1048;
        ap_reg_pp0_iter6_tmp_33_i_reg_1057 <= ap_reg_pp0_iter5_tmp_33_i_reg_1057;
        ap_reg_pp0_iter6_tmp_37_i_reg_1063 <= ap_reg_pp0_iter5_tmp_37_i_reg_1063;
        ap_reg_pp0_iter7_diff_reg_1021 <= ap_reg_pp0_iter6_diff_reg_1021;
        ap_reg_pp0_iter7_p_Val2_36_reg_1033 <= ap_reg_pp0_iter6_p_Val2_36_reg_1033;
        ap_reg_pp0_iter7_sub_V_reg_1068 <= ap_reg_pp0_iter6_sub_V_reg_1068;
        ap_reg_pp0_iter7_tmp_15_i_reg_947 <= ap_reg_pp0_iter6_tmp_15_i_reg_947;
        ap_reg_pp0_iter7_tmp_25_i_reg_1074 <= ap_reg_pp0_iter6_tmp_25_i_reg_1074;
        ap_reg_pp0_iter7_tmp_28_i_reg_1039 <= ap_reg_pp0_iter6_tmp_28_i_reg_1039;
        ap_reg_pp0_iter7_tmp_31_i_reg_1048 <= ap_reg_pp0_iter6_tmp_31_i_reg_1048;
        ap_reg_pp0_iter7_tmp_33_i_reg_1057 <= ap_reg_pp0_iter6_tmp_33_i_reg_1057;
        ap_reg_pp0_iter7_tmp_37_i_reg_1063 <= ap_reg_pp0_iter6_tmp_37_i_reg_1063;
        ap_reg_pp0_iter8_diff_reg_1021 <= ap_reg_pp0_iter7_diff_reg_1021;
        ap_reg_pp0_iter8_p_Val2_36_reg_1033 <= ap_reg_pp0_iter7_p_Val2_36_reg_1033;
        ap_reg_pp0_iter8_sub_V_reg_1068 <= ap_reg_pp0_iter7_sub_V_reg_1068;
        ap_reg_pp0_iter8_tmp_15_i_reg_947 <= ap_reg_pp0_iter7_tmp_15_i_reg_947;
        ap_reg_pp0_iter8_tmp_25_i_reg_1074 <= ap_reg_pp0_iter7_tmp_25_i_reg_1074;
        ap_reg_pp0_iter8_tmp_28_i_reg_1039 <= ap_reg_pp0_iter7_tmp_28_i_reg_1039;
        ap_reg_pp0_iter8_tmp_31_i_reg_1048 <= ap_reg_pp0_iter7_tmp_31_i_reg_1048;
        ap_reg_pp0_iter8_tmp_33_i_reg_1057 <= ap_reg_pp0_iter7_tmp_33_i_reg_1057;
        ap_reg_pp0_iter8_tmp_37_i_reg_1063 <= ap_reg_pp0_iter7_tmp_37_i_reg_1063;
        ap_reg_pp0_iter9_diff_reg_1021 <= ap_reg_pp0_iter8_diff_reg_1021;
        ap_reg_pp0_iter9_p_Val2_36_reg_1033 <= ap_reg_pp0_iter8_p_Val2_36_reg_1033;
        ap_reg_pp0_iter9_sub_V_reg_1068 <= ap_reg_pp0_iter8_sub_V_reg_1068;
        ap_reg_pp0_iter9_tmp_15_i_reg_947 <= ap_reg_pp0_iter8_tmp_15_i_reg_947;
        ap_reg_pp0_iter9_tmp_25_i_reg_1074 <= ap_reg_pp0_iter8_tmp_25_i_reg_1074;
        ap_reg_pp0_iter9_tmp_28_i_reg_1039 <= ap_reg_pp0_iter8_tmp_28_i_reg_1039;
        ap_reg_pp0_iter9_tmp_31_i_reg_1048 <= ap_reg_pp0_iter8_tmp_31_i_reg_1048;
        ap_reg_pp0_iter9_tmp_33_i_reg_1057 <= ap_reg_pp0_iter8_tmp_33_i_reg_1057;
        ap_reg_pp0_iter9_tmp_37_i_reg_1063 <= ap_reg_pp0_iter8_tmp_37_i_reg_1063;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_tmp_15_i_reg_947 <= tmp_15_i_reg_947;
        tmp_15_i_reg_947 <= tmp_15_i_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        diff_reg_1021 <= diff_fu_346_p2;
        tmp_19_load_2_max_1_s_reg_1007 <= tmp_19_load_2_max_1_s_fu_330_p3;
        tmp_19_load_2_min_1_s_reg_1015 <= tmp_19_load_2_min_1_s_fu_340_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_942 <= i_fu_259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter29_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0292_0_i_i_reg_1133 <= p_0292_0_i_i_fu_922_p2;
        tmp_48_i_reg_1139 <= tmp_48_i_fu_613_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter28_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0292_0_i_i_v_v_reg_1123 <= p_0292_0_i_i_v_v_fu_572_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter31_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_38_i_i_i_i_reg_1198 <= p_38_i_i_i_i_fu_794_p2;
        p_39_demorgan_i_i_i_i_reg_1204 <= p_39_demorgan_i_i_i_i_fu_800_p2;
        p_Val2_29_reg_1192 <= p_Val2_29_fu_751_p2;
        p_Val2_40_reg_1210 <= p_Val2_40_fu_845_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter30_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_i_i_i_reg_1166 <= {{p_Val2_s_fu_645_p2[36:27]}};
        p_Val2_33_reg_1177 <= {{r_V_6_fu_701_p2[26:19]}};
        p_Val2_9_reg_1156 <= {{p_Val2_s_fu_645_p2[26:19]}};
        p_Val2_s_reg_1144 <= p_Val2_s_fu_645_p2;
        phitmp_i_i_i_i_reg_1187 <= phitmp_i_i_i_i_fu_735_p2;
        r_V_6_reg_1172 <= r_V_6_fu_701_p2;
        signbit_reg_1149 <= p_Val2_s_fu_645_p2[32'd36];
        tmp_31_reg_1161 <= p_Val2_s_fu_645_p2[32'd18];
        tmp_34_reg_1182 <= r_V_6_fu_701_p2[32'd18];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_23_reg_1027 <= p_Val2_23_fu_358_p2;
        p_Val2_36_reg_1033 <= {{p_Val2_23_fu_358_p2[8:1]}};
        sub_V_reg_1068 <= sub_V_fu_454_p3;
        tmp_28_i_reg_1039 <= tmp_28_i_fu_374_p2;
        tmp_31_i_reg_1048 <= tmp_31_i_fu_386_p2;
        tmp_33_i_reg_1057 <= tmp_33_i_fu_399_p2;
        tmp_37_i_reg_1063 <= tmp_37_i_fu_415_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter27_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_lshr_f_i_reg_1118 <= {{grp_fu_912_p3[35:1]}};
        tmp_reg_1113 <= grp_fu_912_p3[32'd35];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1113 == 1'd1) & (ap_reg_pp0_iter28_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_lshr_i_reg_1128 <= {{p_neg_i_fu_580_p2[35:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_read_reg_928 <= p_src_cols_V_dout;
        p_src_rows_V_read_reg_933 <= p_src_rows_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter26_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_3_i_reg_1093[15 : 2] <= r_V_3_i_fu_507_p2[15 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_tmp_15_i_reg_947 == 1'd1) & (tmp_28_i_fu_374_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_i_reg_1043 <= r_V_i_fu_380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter27_tmp_15_i_reg_947 == 1'd1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_reg_1108 <= grp_fu_912_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_25_i_reg_1074 <= tmp_25_i_fu_462_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_i_reg_947 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_40_reg_956 <= p_src_data_stream_0_V_dout;
        tmp_41_reg_964 <= p_src_data_stream_1_V_dout;
        tmp_42_reg_974 <= p_src_data_stream_2_V_dout;
        tmp_44_i_reg_985 <= tmp_44_i_fu_280_p2;
        tmp_50_i_reg_990 <= tmp_50_i_fu_286_p2;
    end
end

always @ (*) begin
    if ((tmp_15_i_fu_269_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_i_fu_254_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_i_fu_254_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_393_ce = 1'b1;
    end else begin
        grp_fu_393_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_470_ce = 1'b1;
    end else begin
        grp_fu_470_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_479_ce = 1'b1;
    end else begin
        grp_fu_479_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_blk_n = p_src_cols_V_empty_n;
    end else begin
        p_src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_read = 1'b1;
    end else begin
        p_src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_15_i_reg_947 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_15_i_reg_947 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_15_i_reg_947 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_15_i_reg_947 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_rows_V_blk_n = p_src_rows_V_empty_n;
    end else begin
        p_src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_rows_V_read = 1'b1;
    end else begin
        p_src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_i_fu_254_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_i_fu_269_p2 == 1'd0)) & ~((ap_enable_reg_pp0_iter32 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter33 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter32 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter33 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_i_fu_269_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign G_1_fu_302_p3 = ((tmp_44_1_i_fu_297_p2[0:0] === 1'b1) ? tmp_41_reg_964 : R_tmp_19_load_2_i_fu_292_p3);

assign G_2_fu_319_p3 = ((tmp_50_1_i_fu_314_p2[0:0] === 1'b1) ? tmp_41_reg_964 : R_tmp_19_load_i_fu_309_p3);

assign OP2_V_4_cast73_i_fu_687_p1 = p_0292_0_i_i_reg_1133;

assign R_tmp_19_load_2_i_fu_292_p3 = ((tmp_44_i_reg_985[0:0] === 1'b1) ? tmp_40_reg_956 : tmp_42_reg_974);

assign R_tmp_19_load_i_fu_309_p3 = ((tmp_50_i_reg_990[0:0] === 1'b1) ? tmp_40_reg_956 : tmp_42_reg_974);

assign Range1_all_ones_fu_776_p2 = ((p_Result_i_i_i_reg_1166 == 10'd1023) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_781_p2 = ((p_Result_i_i_i_reg_1166 == 10'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter33 == 1'b1) & (((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_0_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter33 == 1'b1) & (((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_0_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter33 == 1'b1) & (((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_0_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_pp0_stage0_iter33 = (((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((ap_reg_pp0_iter32_tmp_15_i_reg_947 == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((tmp_15_i_reg_947 == 1'd1) & (p_src_data_stream_0_V_empty_n == 1'b0)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_0150_0_i_i_reg_228 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0211_0_i_i_reg_239 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0332_0_i_i_reg_217 = 'bx;

assign brmerge_i_i_i_fu_883_p2 = (p_39_demorgan_i_not_i_fu_878_p2 | neg_src_not_i_i_i_fu_868_p2);

assign brmerge_i_i_not_i_i_s_fu_873_p2 = (p_39_demorgan_i_i_i_i_reg_1204 & neg_src_not_i_i_i_fu_868_p2);

assign carry_1_fu_834_p2 = (tmp_35_fu_808_p3 & tmp_10_i_i_i_fu_828_p2);

assign carry_fu_770_p2 = (tmp_32_fu_744_p3 & tmp_12_i_i_i_fu_764_p2);

assign deleted_zeros_fu_786_p3 = ((carry_fu_770_p2[0:0] === 1'b1) ? Range1_all_ones_fu_776_p2 : Range1_all_zeros_fu_781_p2);

assign diff_fu_346_p2 = (tmp_19_load_2_max_1_s_fu_330_p3 - tmp_19_load_2_min_1_s_fu_340_p3);

assign grp_fu_393_p1 = grp_fu_393_p10;

assign grp_fu_393_p10 = diff_reg_1021;

assign grp_fu_470_p1 = grp_fu_470_p10;

assign grp_fu_470_p10 = p_Val2_23_reg_1027;

assign grp_fu_479_p1 = grp_fu_479_p10;

assign grp_fu_479_p10 = r_V_i_reg_1043;

assign grp_fu_912_p0 = grp_fu_912_p00;

assign grp_fu_912_p00 = ap_phi_reg_pp0_iter28_p_0332_0_i_i_reg_217;

assign grp_fu_912_p2 = grp_fu_912_p20;

assign grp_fu_912_p20 = p_Val2_6_fu_532_p3;

assign i_cast_i_cast_fu_250_p1 = i_i_reg_195;

assign i_fu_259_p2 = (i_i_reg_195 + 11'd1);

assign j_cast_i_cast_fu_265_p1 = j_i_reg_206;

assign j_fu_274_p2 = (j_i_reg_206 + 11'd1);

assign neg_src_fu_858_p2 = (tmp_13_i_i_i_fu_853_p2 & ap_reg_pp0_iter32_signbit_reg_1149);

assign neg_src_not_i_i_i_fu_868_p2 = (signbit_not_fu_863_p2 | p_38_i_i_i_i_reg_1198);

assign overflow_fu_840_p2 = (phitmp_i_i_i_i_reg_1187 | carry_1_fu_834_p2);

assign p_0292_0_i_i_fu_922_p0 = p_0292_0_i_i_fu_922_p00;

assign p_0292_0_i_i_fu_922_p00 = p_0292_0_i_i_v_v_reg_1123;

assign p_0292_0_i_i_fu_922_p1 = p_0292_0_i_i_fu_922_p10;

assign p_0292_0_i_i_fu_922_p10 = ap_reg_pp0_iter29_diff_reg_1021;

assign p_0292_0_i_i_v_v_fu_572_p3 = ((tmp_30_i_fu_567_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter29_p_0211_0_i_i_reg_239 : ap_phi_reg_pp0_iter29_p_0150_0_i_i_reg_228);

assign p_38_i_i_i_i_fu_794_p2 = (carry_fu_770_p2 & Range1_all_ones_fu_776_p2);

assign p_39_demorgan_i_i_i_i_fu_800_p2 = (signbit_reg_1149 | deleted_zeros_fu_786_p3);

assign p_39_demorgan_i_not_i_fu_878_p2 = (p_39_demorgan_i_i_i_i_reg_1204 ^ 1'd1);

assign p_Val2_23_fu_358_p2 = (tmp_17_cast_i_fu_355_p1 + tmp_16_cast_i_fu_352_p1);

assign p_Val2_29_fu_751_p2 = (p_Val2_9_reg_1156 + tmp_11_i_i_i_fu_741_p1);

assign p_Val2_34_fu_815_p2 = (p_Val2_33_reg_1177 + tmp_i_i66_i_fu_805_p1);

assign p_Val2_40_fu_845_p3 = ((overflow_fu_840_p2[0:0] === 1'b1) ? 8'd255 : p_Val2_34_fu_815_p2);

assign p_Val2_6_fu_532_p3 = {{tmp_s_fu_524_p3}, {19'd0}};

assign p_Val2_7_fu_620_p1 = $signed(tmp_48_i_reg_1139);

assign p_Val2_s_fu_645_p2 = ($signed(tmp_2_cast_cast_fu_637_p3) + $signed(p_Val2_7_fu_620_p1));

assign p_dst_data_stream_0_V_din = ((brmerge_i_i_i_fu_883_p2[0:0] === 1'b1) ? p_mux_i_i_i_fu_889_p3 : p_i_i_i_fu_896_p3);

assign p_dst_data_stream_1_V_din = ap_reg_pp0_iter32_p_Val2_36_reg_1033;

assign p_dst_data_stream_2_V_din = p_Val2_40_reg_1210;

assign p_i_i_i_fu_896_p3 = ((neg_src_fu_858_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_29_reg_1192);

assign p_mux_i_i_i_fu_889_p3 = ((brmerge_i_i_not_i_i_s_fu_873_p2[0:0] === 1'b1) ? p_Val2_29_reg_1192 : 8'd255);

assign p_neg_i_fu_580_p2 = ($signed(36'd0) - $signed(t_V_reg_1108));

assign p_neg_t_i_fu_604_p2 = (36'd0 - tmp_2_fu_601_p1);

assign p_shl4_cast_i_fu_492_p1 = $signed(p_shl4_i_fu_485_p3);

assign p_shl4_i_fu_485_p3 = {{ap_reg_pp0_iter26_sub_V_reg_1068}, {6'd0}};

assign p_shl5_cast_i_fu_503_p1 = $signed(p_shl5_i_fu_496_p3);

assign p_shl5_i_fu_496_p3 = {{ap_reg_pp0_iter26_sub_V_reg_1068}, {2'd0}};

assign p_shl_cast_i_fu_697_p1 = p_shl_i_fu_690_p3;

assign p_shl_i_fu_690_p3 = {{p_0292_0_i_i_reg_1133}, {8'd0}};

assign phitmp_i_i_i_i_fu_735_p2 = ((tmp_6_fu_725_p4 != 10'd0) ? 1'b1 : 1'b0);

assign r_V_3_i_fu_507_p2 = ($signed(p_shl4_cast_i_fu_492_p1) - $signed(p_shl5_cast_i_fu_503_p1));

assign r_V_6_fu_701_p2 = (p_shl_cast_i_fu_697_p1 - OP2_V_4_cast73_i_fu_687_p1);

assign r_V_fu_623_p2 = ($signed(p_Val2_7_fu_620_p1) + $signed(37'd262144));

assign r_V_i_fu_380_p2 = ($signed(9'd510) - $signed(p_Val2_23_fu_358_p2));

assign sel_tmp1_fu_442_p2 = (tmp_33_i_fu_399_p2 ^ 1'd1);

assign sel_tmp2_fu_448_p2 = (tmp_37_i_fu_415_p2 & sel_tmp1_fu_442_p2);

assign sel_tmp_fu_434_p3 = ((tmp_33_i_fu_399_p2[0:0] === 1'b1) ? tmp_36_i_fu_409_p2 : tmp_43_i_fu_428_p2);

assign signbit_not_fu_863_p2 = (ap_reg_pp0_iter32_signbit_reg_1149 ^ 1'd1);

assign sub_V_fu_454_p3 = ((sel_tmp2_fu_448_p2[0:0] === 1'b1) ? tmp_40_i_fu_422_p2 : sel_tmp_fu_434_p3);

assign tmp_10_i_i_i_fu_828_p2 = (tmp_36_fu_820_p3 ^ 1'd1);

assign tmp_11_cast_fu_517_p3 = ((ap_reg_pp0_iter27_tmp_33_i_reg_1057[0:0] === 1'b1) ? 8'd0 : 8'd120);

assign tmp_11_i_i_i_fu_741_p1 = tmp_31_reg_1161;

assign tmp_12_i_i_i_fu_764_p2 = (tmp_33_fu_756_p3 ^ 1'd1);

assign tmp_13_i_i_i_fu_853_p2 = (p_38_i_i_i_i_reg_1198 ^ 1'd1);

assign tmp_15_i_fu_269_p2 = ((j_cast_i_cast_fu_265_p1 < p_src_cols_V_read_reg_928) ? 1'b1 : 1'b0);

assign tmp_16_cast_i_fu_352_p1 = tmp_19_load_2_max_1_s_reg_1007;

assign tmp_17_cast_i_fu_355_p1 = tmp_19_load_2_min_1_s_reg_1015;

assign tmp_19_load_2_max_1_s_fu_330_p3 = ((tmp_44_2_i_fu_326_p2[0:0] === 1'b1) ? ap_reg_pp0_iter2_tmp_42_reg_974 : G_1_reg_995);

assign tmp_19_load_2_min_1_s_fu_340_p3 = ((tmp_50_2_i_fu_336_p2[0:0] === 1'b1) ? ap_reg_pp0_iter2_tmp_42_reg_974 : G_2_reg_1001);

assign tmp_1_fu_513_p2 = (ap_reg_pp0_iter27_tmp_37_i_reg_1063 | ap_reg_pp0_iter27_tmp_33_i_reg_1057);

assign tmp_25_i_fu_462_p2 = ((p_Val2_23_reg_1027 == 9'd0) ? 1'b1 : 1'b0);

assign tmp_28_i_fu_374_p2 = ((p_Val2_23_fu_358_p2 == 9'd510) ? 1'b1 : 1'b0);

assign tmp_29_fu_629_p3 = r_V_fu_623_p2[32'd36];

assign tmp_2_cast_cast_fu_637_p3 = ((tmp_29_fu_629_p3[0:0] === 1'b1) ? 37'd94371840 : 37'd0);

assign tmp_2_fu_601_p1 = p_lshr_i_reg_1128;

assign tmp_30_i_fu_567_p2 = ((ap_reg_pp0_iter28_p_Val2_36_reg_1033 > 8'd128) ? 1'b1 : 1'b0);

assign tmp_31_i_fu_386_p2 = ((tmp_19_load_2_max_1_s_reg_1007 == tmp_19_load_2_min_1_s_reg_1015) ? 1'b1 : 1'b0);

assign tmp_32_fu_744_p3 = p_Val2_s_reg_1144[32'd26];

assign tmp_33_fu_756_p3 = p_Val2_29_fu_751_p2[32'd7];

assign tmp_33_i_fu_399_p2 = ((tmp_19_load_2_max_1_s_reg_1007 == ap_reg_pp0_iter3_tmp_40_reg_956) ? 1'b1 : 1'b0);

assign tmp_34_i_fu_403_p1 = ap_reg_pp0_iter3_tmp_41_reg_964;

assign tmp_35_fu_808_p3 = r_V_6_reg_1172[32'd26];

assign tmp_35_i_fu_406_p1 = ap_reg_pp0_iter3_tmp_42_reg_974;

assign tmp_36_fu_820_p3 = p_Val2_34_fu_815_p2[32'd7];

assign tmp_36_i_fu_409_p2 = (tmp_34_i_fu_403_p1 - tmp_35_i_fu_406_p1);

assign tmp_37_i_fu_415_p2 = ((tmp_19_load_2_max_1_s_reg_1007 == ap_reg_pp0_iter3_tmp_41_reg_964) ? 1'b1 : 1'b0);

assign tmp_39_i_fu_419_p1 = ap_reg_pp0_iter3_tmp_40_reg_956;

assign tmp_3_fu_610_p1 = ap_reg_pp0_iter29_p_lshr_f_i_reg_1118;

assign tmp_40_i_fu_422_p2 = (tmp_35_i_fu_406_p1 - tmp_39_i_fu_419_p1);

assign tmp_43_i_fu_428_p2 = (tmp_39_i_fu_419_p1 - tmp_34_i_fu_403_p1);

assign tmp_44_1_i_fu_297_p2 = ((tmp_41_reg_964 > R_tmp_19_load_2_i_fu_292_p3) ? 1'b1 : 1'b0);

assign tmp_44_2_i_fu_326_p2 = ((ap_reg_pp0_iter2_tmp_42_reg_974 > G_1_reg_995) ? 1'b1 : 1'b0);

assign tmp_44_i_fu_280_p2 = ((p_src_data_stream_0_V_dout > p_src_data_stream_2_V_dout) ? 1'b1 : 1'b0);

assign tmp_48_i_fu_613_p3 = ((ap_reg_pp0_iter29_tmp_reg_1113[0:0] === 1'b1) ? p_neg_t_i_fu_604_p2 : tmp_3_fu_610_p1);

assign tmp_50_1_i_fu_314_p2 = ((tmp_41_reg_964 < R_tmp_19_load_i_fu_309_p3) ? 1'b1 : 1'b0);

assign tmp_50_2_i_fu_336_p2 = ((ap_reg_pp0_iter2_tmp_42_reg_974 < G_2_reg_1001) ? 1'b1 : 1'b0);

assign tmp_50_i_fu_286_p2 = ((p_src_data_stream_0_V_dout < p_src_data_stream_2_V_dout) ? 1'b1 : 1'b0);

assign tmp_6_fu_725_p4 = {{r_V_6_fu_701_p2[36:27]}};

assign tmp_i_fu_254_p2 = ((i_cast_i_cast_fu_250_p1 < p_src_rows_V_read_reg_933) ? 1'b1 : 1'b0);

assign tmp_i_i66_i_fu_805_p1 = tmp_34_reg_1182;

assign tmp_s_fu_524_p3 = ((tmp_1_fu_513_p2[0:0] === 1'b1) ? tmp_11_cast_fu_517_p3 : 8'd240);

always @ (posedge ap_clk) begin
    r_V_3_i_reg_1093[1:0] <= 2'b00;
end

endmodule //CvtColor
