;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Pin_35 */
Pin_35__0__DM__MASK EQU 0x38000
Pin_35__0__DM__SHIFT EQU 15
Pin_35__0__DR EQU CYREG_PRT3_DR
Pin_35__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_35__0__HSIOM_MASK EQU 0x00F00000
Pin_35__0__HSIOM_SHIFT EQU 20
Pin_35__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_35__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_35__0__MASK EQU 0x20
Pin_35__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_35__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_35__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_35__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_35__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_35__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_35__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_35__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_35__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_35__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_35__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_35__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_35__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_35__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_35__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_35__0__PC EQU CYREG_PRT3_PC
Pin_35__0__PC2 EQU CYREG_PRT3_PC2
Pin_35__0__PORT EQU 3
Pin_35__0__PS EQU CYREG_PRT3_PS
Pin_35__0__SHIFT EQU 5
Pin_35__DR EQU CYREG_PRT3_DR
Pin_35__INTCFG EQU CYREG_PRT3_INTCFG
Pin_35__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_35__MASK EQU 0x20
Pin_35__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_35__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_35__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_35__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_35__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_35__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_35__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_35__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_35__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_35__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_35__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_35__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_35__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_35__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_35__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_35__PC EQU CYREG_PRT3_PC
Pin_35__PC2 EQU CYREG_PRT3_PC2
Pin_35__PORT EQU 3
Pin_35__PS EQU CYREG_PRT3_PS
Pin_35__SHIFT EQU 5

/* Pin_36 */
Pin_36__0__DM__MASK EQU 0x1C0000
Pin_36__0__DM__SHIFT EQU 18
Pin_36__0__DR EQU CYREG_PRT3_DR
Pin_36__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_36__0__HSIOM_MASK EQU 0x0F000000
Pin_36__0__HSIOM_SHIFT EQU 24
Pin_36__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_36__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_36__0__MASK EQU 0x40
Pin_36__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_36__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_36__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_36__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_36__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_36__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_36__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_36__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_36__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_36__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_36__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_36__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_36__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_36__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_36__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_36__0__PC EQU CYREG_PRT3_PC
Pin_36__0__PC2 EQU CYREG_PRT3_PC2
Pin_36__0__PORT EQU 3
Pin_36__0__PS EQU CYREG_PRT3_PS
Pin_36__0__SHIFT EQU 6
Pin_36__DR EQU CYREG_PRT3_DR
Pin_36__INTCFG EQU CYREG_PRT3_INTCFG
Pin_36__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_36__MASK EQU 0x40
Pin_36__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_36__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_36__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_36__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_36__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_36__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_36__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_36__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_36__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_36__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_36__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_36__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_36__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_36__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_36__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_36__PC EQU CYREG_PRT3_PC
Pin_36__PC2 EQU CYREG_PRT3_PC2
Pin_36__PORT EQU 3
Pin_36__PS EQU CYREG_PRT3_PS
Pin_36__SHIFT EQU 6

/* Pin_37 */
Pin_37__0__DM__MASK EQU 0xE00000
Pin_37__0__DM__SHIFT EQU 21
Pin_37__0__DR EQU CYREG_PRT3_DR
Pin_37__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_37__0__HSIOM_MASK EQU 0xF0000000
Pin_37__0__HSIOM_SHIFT EQU 28
Pin_37__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_37__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_37__0__MASK EQU 0x80
Pin_37__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_37__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_37__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_37__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_37__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_37__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_37__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_37__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_37__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_37__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_37__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_37__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_37__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_37__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_37__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_37__0__PC EQU CYREG_PRT3_PC
Pin_37__0__PC2 EQU CYREG_PRT3_PC2
Pin_37__0__PORT EQU 3
Pin_37__0__PS EQU CYREG_PRT3_PS
Pin_37__0__SHIFT EQU 7
Pin_37__DR EQU CYREG_PRT3_DR
Pin_37__INTCFG EQU CYREG_PRT3_INTCFG
Pin_37__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_37__MASK EQU 0x80
Pin_37__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_37__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_37__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_37__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_37__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_37__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_37__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_37__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_37__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_37__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_37__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_37__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_37__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_37__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_37__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_37__PC EQU CYREG_PRT3_PC
Pin_37__PC2 EQU CYREG_PRT3_PC2
Pin_37__PORT EQU 3
Pin_37__PS EQU CYREG_PRT3_PS
Pin_37__SHIFT EQU 7

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
