Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 10 17:42:08 2022
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  62          
SYNTH-10   Warning           Wide multiplier              6           
TIMING-16  Warning           Large setup violation        12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (20)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: clk_butons/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.708      -67.448                     12                  255        0.180        0.000                      0                  255        3.000        0.000                       0                   135  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.867        0.000                      0                   65        0.263        0.000                      0                   65        3.000        0.000                       0                    35  
  clk_out1_clk_wiz_0       -5.708      -67.448                     12                  190        0.180        0.000                      0                  190        4.130        0.000                       0                    97  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.347ns (41.559%)  route 3.300ns (58.441%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.131    clk_butons/nr_reg[5]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.787 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.787    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.901    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.015    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.129    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.243    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.357    clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.596 f  clk_butons/nr_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.590     8.185    clk_butons/p_0_in[31]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.302     8.487 f  clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.437    clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.561 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.167    10.729    clk_butons/clear
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    clk_butons/nr_reg[28]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.347ns (41.559%)  route 3.300ns (58.441%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.131    clk_butons/nr_reg[5]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.787 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.787    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.901    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.015    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.129    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.243    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.357    clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.596 f  clk_butons/nr_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.590     8.185    clk_butons/p_0_in[31]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.302     8.487 f  clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.437    clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.561 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.167    10.729    clk_butons/clear
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    clk_butons/nr_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.347ns (41.559%)  route 3.300ns (58.441%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.131    clk_butons/nr_reg[5]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.787 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.787    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.901    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.015    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.129    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.243    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.357    clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.596 f  clk_butons/nr_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.590     8.185    clk_butons/p_0_in[31]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.302     8.487 f  clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.437    clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.561 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.167    10.729    clk_butons/clear
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    clk_butons/nr_reg[30]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.347ns (41.559%)  route 3.300ns (58.441%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.131    clk_butons/nr_reg[5]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.787 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.787    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.901    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.015    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.129    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.243    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.357    clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.596 f  clk_butons/nr_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.590     8.185    clk_butons/p_0_in[31]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.302     8.487 f  clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.437    clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.561 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.167    10.729    clk_butons/clear
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    clk_butons/nr_reg[31]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 2.385ns (42.969%)  route 3.165ns (57.031%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    clk_butons/clk_in1
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.549     6.087    clk_butons/nr_reg[0]
    SLICE_X36Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.667    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.781    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.895    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.009    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.123    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.237    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.351    clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.590 f  clk_butons/nr_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.590     8.179    clk_butons/p_0_in[31]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.302     8.481 f  clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.431    clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.555 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.077    10.632    clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[4]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    clk_butons/nr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 2.385ns (42.969%)  route 3.165ns (57.031%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    clk_butons/clk_in1
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.549     6.087    clk_butons/nr_reg[0]
    SLICE_X36Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.667    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.781    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.895    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.009    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.123    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.237    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.351    clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.590 f  clk_butons/nr_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.590     8.179    clk_butons/p_0_in[31]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.302     8.481 f  clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.431    clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.555 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.077    10.632    clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[5]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    clk_butons/nr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 2.385ns (42.969%)  route 3.165ns (57.031%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    clk_butons/clk_in1
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.549     6.087    clk_butons/nr_reg[0]
    SLICE_X36Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.667    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.781    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.895    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.009    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.123    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.237    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.351    clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.590 f  clk_butons/nr_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.590     8.179    clk_butons/p_0_in[31]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.302     8.481 f  clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.431    clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.555 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.077    10.632    clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[6]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    clk_butons/nr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 2.385ns (42.969%)  route 3.165ns (57.031%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    clk_butons/clk_in1
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.549     6.087    clk_butons/nr_reg[0]
    SLICE_X36Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.667    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.781    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.895    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.009    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.123    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.237    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.351    clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.590 f  clk_butons/nr_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.590     8.179    clk_butons/p_0_in[31]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.302     8.481 f  clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.431    clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.555 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.077    10.632    clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[7]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    clk_butons/nr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.347ns (42.368%)  route 3.193ns (57.632%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.131    clk_butons/nr_reg[5]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.787 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.787    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.901    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.015    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.129    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.243    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.357    clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.596 f  clk_butons/nr_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.590     8.185    clk_butons/p_0_in[31]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.302     8.487 f  clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.437    clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.561 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.059    10.621    clk_butons/clear
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    clk_butons/clk_in1
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[0]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    14.592    clk_butons/nr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.347ns (42.368%)  route 3.193ns (57.632%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.131    clk_butons/nr_reg[5]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.787 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.787    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.901    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.015    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.129    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.243    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  clk_butons/nr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.357    clk_butons/nr_reg[0]_i_11_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.596 f  clk_butons/nr_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.590     8.185    clk_butons/p_0_in[31]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.302     8.487 f  clk_butons/nr[0]_i_7/O
                         net (fo=1, routed)           0.950     9.437    clk_butons/nr[0]_i_7_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.561 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.059    10.621    clk_butons/clear
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    clk_butons/clk_in1
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[1]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    14.592    clk_butons/nr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  3.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_butons/nr_reg[11]/Q
                         net (fo=2, routed)           0.119     1.703    clk_butons/nr_reg[11]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_butons/nr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_butons/nr_reg[8]_i_1_n_4
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[11]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_butons/nr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    clk_butons/clk_in1
    SLICE_X37Y40         FDRE                                         r  clk_butons/nr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_butons/nr_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    clk_butons/nr_reg[23]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_butons/nr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_butons/nr_reg[20]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  clk_butons/nr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    clk_butons/clk_in1
    SLICE_X37Y40         FDRE                                         r  clk_butons/nr_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_butons/nr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    clk_butons/clk_in1
    SLICE_X37Y41         FDRE                                         r  clk_butons/nr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_butons/nr_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    clk_butons/nr_reg[27]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_butons/nr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_butons/nr_reg[24]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  clk_butons/nr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    clk_butons/clk_in1
    SLICE_X37Y41         FDRE                                         r  clk_butons/nr_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_butons/nr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_butons/nr_reg[31]/Q
                         net (fo=2, routed)           0.119     1.705    clk_butons/nr_reg[31]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_butons/nr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_butons/nr_reg[28]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_butons/nr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_butons/clk_in1
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_butons/nr_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    clk_butons/nr_reg[3]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk_butons/nr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.810    clk_butons/nr_reg[0]_i_2_n_4
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_butons/clk_in1
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_butons/nr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_butons/nr_reg[7]/Q
                         net (fo=2, routed)           0.119     1.702    clk_butons/nr_reg[7]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk_butons/nr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    clk_butons/nr_reg[4]_i_1_n_4
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_butons/nr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    clk_butons/clk_in1
    SLICE_X37Y38         FDRE                                         r  clk_butons/nr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_butons/nr_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    clk_butons/nr_reg[15]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_butons/nr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_butons/nr_reg[12]_i_1_n_4
    SLICE_X37Y38         FDRE                                         r  clk_butons/nr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    clk_butons/clk_in1
    SLICE_X37Y38         FDRE                                         r  clk_butons/nr_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_butons/nr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    clk_butons/clk_in1
    SLICE_X37Y39         FDRE                                         r  clk_butons/nr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_butons/nr_reg[19]/Q
                         net (fo=2, routed)           0.119     1.704    clk_butons/nr_reg[19]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_butons/nr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_butons/nr_reg[16]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  clk_butons/nr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    clk_butons/clk_in1
    SLICE_X37Y39         FDRE                                         r  clk_butons/nr_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_butons/nr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_butons/clk_in1
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_butons/nr_reg[2]/Q
                         net (fo=2, routed)           0.120     1.704    clk_butons/nr_reg[2]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  clk_butons/nr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.815    clk_butons/nr_reg[0]_i_2_n_5
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_butons/clk_in1
    SLICE_X37Y35         FDRE                                         r  clk_butons/nr_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_butons/nr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_butons/nr_reg[6]/Q
                         net (fo=2, routed)           0.120     1.704    clk_butons/nr_reg[6]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  clk_butons/nr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    clk_butons/nr_reg[4]_i_1_n_5
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_butons/nr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y43     clk_butons/clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y35     clk_butons/nr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y37     clk_butons/nr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y37     clk_butons/nr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     clk_butons/nr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     clk_butons/nr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     clk_butons/nr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     clk_butons/nr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y43     clk_butons/clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y43     clk_butons/clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y35     clk_butons/nr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y35     clk_butons/nr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y37     clk_butons/nr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y37     clk_butons/nr_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y37     clk_butons/nr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y37     clk_butons/nr_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y43     clk_butons/clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y43     clk_butons/clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y35     clk_butons/nr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y35     clk_butons/nr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y37     clk_butons/nr_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y37     clk_butons/nr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y37     clk_butons/nr_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y37     clk_butons/nr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -5.708ns,  Total Violation      -67.448ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.708ns  (required time - arrival time)
  Source:                 vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.885ns  (logic 10.485ns (70.440%)  route 4.400ns (29.560%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.557     5.078    clk_out1
    SLICE_X13Y19         FDRE                                         r  vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  vPos_reg[5]/Q
                         net (fo=15, routed)          0.686     6.220    vPos_reg[5]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.740 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    vga_red3_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.180 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     7.920    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.138 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.140    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.658 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    14.473    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.597 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    14.597    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.130 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    15.130    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.247 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    15.247    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.570 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    16.223    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    16.529 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    16.529    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.062 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    17.062    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.281 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    17.887    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    18.182 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    18.182    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.752 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.899    19.650    vga_red_reg[3]_i_26_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.313    19.963 r  vga_blue[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.963    vga_blue[3]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.436    14.037    clk_out1
    SLICE_X13Y27         FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.260    14.297    
                         clock uncertainty           -0.072    14.224    
    SLICE_X13Y27         FDRE (Setup_fdre_C_D)        0.031    14.255    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -19.963    
  -------------------------------------------------------------------
                         slack                                 -5.708    

Slack (VIOLATED) :        -5.693ns  (required time - arrival time)
  Source:                 vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.919ns  (logic 10.485ns (70.280%)  route 4.434ns (29.720%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.557     5.078    clk_out1
    SLICE_X13Y19         FDRE                                         r  vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  vPos_reg[5]/Q
                         net (fo=15, routed)          0.686     6.220    vPos_reg[5]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.740 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    vga_red3_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.180 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     7.920    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.138 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.140    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.658 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    14.473    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.597 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    14.597    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.130 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    15.130    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.247 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    15.247    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.570 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    16.223    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    16.529 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    16.529    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.062 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    17.062    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.281 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    17.887    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    18.182 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    18.182    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.752 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.933    19.684    vga_red_reg[3]_i_26_n_1
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.313    19.997 r  vga_red[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.997    vga_red[1]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.435    14.036    clk_out1
    SLICE_X14Y26         FDRE                                         r  vga_red_reg[1]/C
                         clock pessimism              0.260    14.296    
                         clock uncertainty           -0.072    14.223    
    SLICE_X14Y26         FDRE (Setup_fdre_C_D)        0.081    14.304    vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -19.997    
  -------------------------------------------------------------------
                         slack                                 -5.693    

Slack (VIOLATED) :        -5.682ns  (required time - arrival time)
  Source:                 vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.907ns  (logic 10.485ns (70.335%)  route 4.422ns (29.665%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.557     5.078    clk_out1
    SLICE_X13Y19         FDRE                                         r  vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  vPos_reg[5]/Q
                         net (fo=15, routed)          0.686     6.220    vPos_reg[5]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.740 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    vga_red3_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.180 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     7.920    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.138 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.140    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.658 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    14.473    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.597 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    14.597    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.130 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    15.130    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.247 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    15.247    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.570 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    16.223    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    16.529 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    16.529    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.062 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    17.062    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.281 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    17.887    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    18.182 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    18.182    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.752 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.921    19.672    vga_red_reg[3]_i_26_n_1
    SLICE_X14Y27         LUT6 (Prop_lut6_I4_O)        0.313    19.985 r  vga_red[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.985    vga_red[0]_i_1_n_0
    SLICE_X14Y27         FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.436    14.037    clk_out1
    SLICE_X14Y27         FDRE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.260    14.297    
                         clock uncertainty           -0.072    14.224    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.079    14.303    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -19.985    
  -------------------------------------------------------------------
                         slack                                 -5.682    

Slack (VIOLATED) :        -5.678ns  (required time - arrival time)
  Source:                 vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.905ns  (logic 10.485ns (70.345%)  route 4.420ns (29.655%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.039 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.557     5.078    clk_out1
    SLICE_X13Y19         FDRE                                         r  vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  vPos_reg[5]/Q
                         net (fo=15, routed)          0.686     6.220    vPos_reg[5]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.740 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    vga_red3_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.180 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     7.920    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.138 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.140    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.658 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    14.473    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.597 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    14.597    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.130 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    15.130    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.247 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    15.247    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.570 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    16.223    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    16.529 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    16.529    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.062 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    17.062    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.281 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    17.887    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    18.182 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    18.182    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.752 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.919    19.670    vga_red_reg[3]_i_26_n_1
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.313    19.983 r  vga_green[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.983    vga_green[1]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.438    14.039    clk_out1
    SLICE_X12Y28         FDRE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.260    14.299    
                         clock uncertainty           -0.072    14.226    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.079    14.305    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -19.983    
  -------------------------------------------------------------------
                         slack                                 -5.678    

Slack (VIOLATED) :        -5.655ns  (required time - arrival time)
  Source:                 vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.891ns  (logic 10.485ns (70.413%)  route 4.406ns (29.587%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.557     5.078    clk_out1
    SLICE_X13Y19         FDRE                                         r  vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  vPos_reg[5]/Q
                         net (fo=15, routed)          0.686     6.220    vPos_reg[5]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.740 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    vga_red3_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.180 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     7.920    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.138 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.140    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.658 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    14.473    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.597 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    14.597    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.130 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    15.130    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.247 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    15.247    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.570 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    16.223    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    16.529 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    16.529    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.062 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    17.062    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.281 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    17.887    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    18.182 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    18.182    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.752 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.904    19.656    vga_red_reg[3]_i_26_n_1
    SLICE_X14Y24         LUT6 (Prop_lut6_I4_O)        0.313    19.969 r  vga_red[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.969    vga_red[2]_i_1_n_0
    SLICE_X14Y24         FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.433    14.034    clk_out1
    SLICE_X14Y24         FDRE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.274    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X14Y24         FDRE (Setup_fdre_C_D)        0.079    14.314    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -19.969    
  -------------------------------------------------------------------
                         slack                                 -5.655    

Slack (VIOLATED) :        -5.653ns  (required time - arrival time)
  Source:                 vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.844ns  (logic 10.485ns (70.633%)  route 4.359ns (29.367%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.557     5.078    clk_out1
    SLICE_X13Y19         FDRE                                         r  vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  vPos_reg[5]/Q
                         net (fo=15, routed)          0.686     6.220    vPos_reg[5]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.740 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    vga_red3_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.180 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     7.920    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.138 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.140    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.658 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    14.473    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.597 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    14.597    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.130 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    15.130    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.247 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    15.247    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.570 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    16.223    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    16.529 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    16.529    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.062 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    17.062    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.281 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    17.887    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    18.182 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    18.182    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.752 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.858    19.610    vga_red_reg[3]_i_26_n_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.313    19.923 r  vga_blue[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.923    vga_blue[2]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.435    14.036    clk_out1
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.274    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)        0.032    14.269    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -19.923    
  -------------------------------------------------------------------
                         slack                                 -5.653    

Slack (VIOLATED) :        -5.649ns  (required time - arrival time)
  Source:                 vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.839ns  (logic 10.485ns (70.657%)  route 4.354ns (29.343%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.557     5.078    clk_out1
    SLICE_X13Y19         FDRE                                         r  vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  vPos_reg[5]/Q
                         net (fo=15, routed)          0.686     6.220    vPos_reg[5]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.740 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    vga_red3_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.180 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     7.920    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.138 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.140    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.658 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    14.473    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.597 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    14.597    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.130 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    15.130    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.247 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    15.247    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.570 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    16.223    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    16.529 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    16.529    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.062 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    17.062    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.281 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    17.887    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    18.182 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    18.182    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.752 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.853    19.605    vga_red_reg[3]_i_26_n_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.313    19.918 r  vga_blue[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.918    vga_blue[0]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.435    14.036    clk_out1
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.274    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)        0.031    14.268    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.918    
  -------------------------------------------------------------------
                         slack                                 -5.649    

Slack (VIOLATED) :        -5.612ns  (required time - arrival time)
  Source:                 vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.800ns  (logic 10.485ns (70.844%)  route 4.315ns (29.156%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.557     5.078    clk_out1
    SLICE_X13Y19         FDRE                                         r  vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  vPos_reg[5]/Q
                         net (fo=15, routed)          0.686     6.220    vPos_reg[5]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.740 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    vga_red3_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.180 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     7.920    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.138 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.140    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.658 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    14.473    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.597 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    14.597    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.130 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    15.130    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.247 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    15.247    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.570 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    16.223    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    16.529 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    16.529    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.062 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    17.062    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.281 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    17.887    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    18.182 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    18.182    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.752 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.814    19.565    vga_red_reg[3]_i_26_n_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.313    19.878 r  vga_blue[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.878    vga_blue[1]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.435    14.036    clk_out1
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[1]/C
                         clock pessimism              0.274    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)        0.029    14.266    vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 -5.612    

Slack (VIOLATED) :        -5.585ns  (required time - arrival time)
  Source:                 vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.825ns  (logic 10.485ns (70.724%)  route 4.340ns (29.276%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.557     5.078    clk_out1
    SLICE_X13Y19         FDRE                                         r  vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  vPos_reg[5]/Q
                         net (fo=15, routed)          0.686     6.220    vPos_reg[5]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.740 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    vga_red3_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.180 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     7.920    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.138 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.140    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.658 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    14.473    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.597 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    14.597    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.130 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    15.130    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.247 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    15.247    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.570 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    16.223    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    16.529 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    16.529    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.062 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    17.062    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.281 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    17.887    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    18.182 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    18.182    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.752 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.839    19.590    vga_red_reg[3]_i_26_n_1
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.313    19.903 r  vga_red[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.903    vga_red[3]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.435    14.036    clk_out1
    SLICE_X14Y23         FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.274    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)        0.081    14.318    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -19.903    
  -------------------------------------------------------------------
                         slack                                 -5.585    

Slack (VIOLATED) :        -5.562ns  (required time - arrival time)
  Source:                 vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.801ns  (logic 10.485ns (70.838%)  route 4.316ns (29.162%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.557     5.078    clk_out1
    SLICE_X13Y19         FDRE                                         r  vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  vPos_reg[5]/Q
                         net (fo=15, routed)          0.686     6.220    vPos_reg[5]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.740 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    vga_red3_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.180 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     7.920    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.138 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.140    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.658 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    14.473    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    14.597 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    14.597    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.130 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    15.130    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.247 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    15.247    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.570 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    16.223    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    16.529 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    16.529    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.062 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    17.062    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.281 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    17.887    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    18.182 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    18.182    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.752 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.815    19.567    vga_red_reg[3]_i_26_n_1
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.313    19.880 r  vga_green[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.880    vga_green[2]_i_1_n_0
    SLICE_X14Y22         FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.436    14.037    clk_out1
    SLICE_X14Y22         FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.274    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)        0.079    14.317    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -19.880    
  -------------------------------------------------------------------
                         slack                                 -5.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debd/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debd/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debd/B2/clk_out1
    SLICE_X1Y6           FDRE                                         r  debd/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debd/B2/Q_reg/Q
                         net (fo=3, routed)           0.122     1.741    debd/B3/N2
    SLICE_X0Y6           FDRE                                         r  debd/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.866     1.993    debd/B3/clk_out1
    SLICE_X0Y6           FDRE                                         r  debd/B3/Q_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.070     1.561    debd/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ebu/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ebu/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    ebu/B1/clk_out1
    SLICE_X0Y6           FDRE                                         r  ebu/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ebu/B1/Q_reg/Q
                         net (fo=3, routed)           0.183     1.802    ebu/B2/N1
    SLICE_X0Y6           FDRE                                         r  ebu/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.866     1.993    ebu/B2/clk_out1
    SLICE_X0Y6           FDRE                                         r  ebu/B2/Q_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.070     1.548    ebu/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debl/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.583     1.466    debl/B2/clk_out1
    SLICE_X0Y23          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  debl/B2/Q_reg/Q
                         net (fo=2, routed)           0.183     1.790    debl/B3/N2
    SLICE_X0Y23          FDRE                                         r  debl/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.851     1.978    debl/B3/clk_out1
    SLICE_X0Y23          FDRE                                         r  debl/B3/Q_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.070     1.536    debl/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debd/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debd/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debd/B1/clk_out1
    SLICE_X1Y6           FDRE                                         r  debd/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debd/B1/Q_reg/Q
                         net (fo=3, routed)           0.181     1.801    debd/B2/N1
    SLICE_X1Y6           FDRE                                         r  debd/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.866     1.993    debd/B2/clk_out1
    SLICE_X1Y6           FDRE                                         r  debd/B2/Q_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.066     1.544    debd/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 debl/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debl/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.583     1.466    debl/B1/clk_out1
    SLICE_X0Y23          FDRE                                         r  debl/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  debl/B1/Q_reg/Q
                         net (fo=2, routed)           0.185     1.792    debl/B2/N1
    SLICE_X0Y23          FDRE                                         r  debl/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.851     1.978    debl/B2/clk_out1
    SLICE_X0Y23          FDRE                                         r  debl/B2/Q_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.066     1.532    debl/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.556     1.439    clk_out1
    SLICE_X13Y22         FDRE                                         r  vPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  vPos_reg[19]/Q
                         net (fo=12, routed)          0.131     1.712    vPos_reg[19]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  vPos_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    vPos_reg[16]_i_1_n_4
    SLICE_X13Y22         FDRE                                         r  vPos_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.823     1.950    clk_out1
    SLICE_X13Y22         FDRE                                         r  vPos_reg[19]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    vPos_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.554     1.437    clk_out1
    SLICE_X13Y23         FDRE                                         r  vPos_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vPos_reg[23]/Q
                         net (fo=13, routed)          0.131     1.710    vPos_reg[23]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  vPos_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    vPos_reg[20]_i_1_n_4
    SLICE_X13Y23         FDRE                                         r  vPos_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.821     1.948    clk_out1
    SLICE_X13Y23         FDRE                                         r  vPos_reg[23]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    vPos_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 hPos_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.562     1.445    clk_out1
    SLICE_X10Y14         FDRE                                         r  hPos_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  hPos_reg[23]/Q
                         net (fo=15, routed)          0.138     1.747    hPos_reg_n_0_[23]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  hPos_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    data0[23]
    SLICE_X10Y14         FDRE                                         r  hPos_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.831     1.958    clk_out1
    SLICE_X10Y14         FDRE                                         r  hPos_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    hPos_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 debr/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debr/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debr/B2/clk_out1
    SLICE_X2Y6           FDRE                                         r  debr/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  debr/B2/Q_reg/Q
                         net (fo=3, routed)           0.181     1.824    debr/B3/N2
    SLICE_X2Y6           FDRE                                         r  debr/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.866     1.993    debr/B3/clk_out1
    SLICE_X2Y6           FDRE                                         r  debr/B3/Q_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.063     1.541    debr/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vPos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.249ns (63.780%)  route 0.141ns (36.220%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.557     1.440    clk_out1
    SLICE_X13Y20         FDRE                                         r  vPos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vPos_reg[11]/Q
                         net (fo=12, routed)          0.141     1.723    vPos_reg[11]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  vPos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    vPos_reg[8]_i_1_n_4
    SLICE_X13Y20         FDRE                                         r  vPos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.825     1.952    clk_out1
    SLICE_X13Y20         FDRE                                         r  vPos_reg[11]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    vPos_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_modifier/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    clk_modifier/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X12Y12     HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y18     VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y9      hPos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y11     hPos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y11     hPos_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y11     hPos_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y12     hPos_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y12     hPos_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y12     HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y12     HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y18     VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y18     VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y9      hPos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y9      hPos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     hPos_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     hPos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     hPos_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     hPos_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y12     HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y12     HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y18     VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y18     VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y9      hPos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y9      hPos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     hPos_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     hPos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     hPos_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     hPos_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_modifier/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_modifier/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yPos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 1.262ns (18.015%)  route 5.743ns (81.985%))
  Logic Levels:           7  (FDRE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  yPos_reg[15]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[15]/Q
                         net (fo=10, routed)          1.469     1.987    yPos_reg_n_0_[15]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.111 f  yPos[30]_i_19/O
                         net (fo=1, routed)           0.283     2.394    yPos[30]_i_19_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.124     2.518 f  yPos[30]_i_13/O
                         net (fo=1, routed)           0.151     2.670    yPos[30]_i_13_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.794 r  yPos[30]_i_6/O
                         net (fo=3, routed)           1.022     3.816    debd/B2/yPos[30]_i_8_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.940 r  debd/B2/yPos[30]_i_16/O
                         net (fo=1, routed)           0.640     4.579    debd/B2/yPos[30]_i_16_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.124     4.703 r  debd/B2/yPos[30]_i_8/O
                         net (fo=32, routed)          0.580     5.283    debm/B2/yPos_reg[0]
    SLICE_X3Y6           LUT5 (Prop_lut5_I3_O)        0.124     5.407 r  debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          1.598     7.005    debm_n_0
    SLICE_X1Y19          FDRE                                         r  yPos_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 1.262ns (18.015%)  route 5.743ns (81.985%))
  Logic Levels:           7  (FDRE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  yPos_reg[15]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[15]/Q
                         net (fo=10, routed)          1.469     1.987    yPos_reg_n_0_[15]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.111 f  yPos[30]_i_19/O
                         net (fo=1, routed)           0.283     2.394    yPos[30]_i_19_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.124     2.518 f  yPos[30]_i_13/O
                         net (fo=1, routed)           0.151     2.670    yPos[30]_i_13_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.794 r  yPos[30]_i_6/O
                         net (fo=3, routed)           1.022     3.816    debd/B2/yPos[30]_i_8_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.940 r  debd/B2/yPos[30]_i_16/O
                         net (fo=1, routed)           0.640     4.579    debd/B2/yPos[30]_i_16_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.124     4.703 r  debd/B2/yPos[30]_i_8/O
                         net (fo=32, routed)          0.580     5.283    debm/B2/yPos_reg[0]
    SLICE_X3Y6           LUT5 (Prop_lut5_I3_O)        0.124     5.407 r  debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          1.598     7.005    debm_n_0
    SLICE_X1Y19          FDRE                                         r  yPos_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 1.262ns (18.015%)  route 5.743ns (81.985%))
  Logic Levels:           7  (FDRE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  yPos_reg[15]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[15]/Q
                         net (fo=10, routed)          1.469     1.987    yPos_reg_n_0_[15]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.111 f  yPos[30]_i_19/O
                         net (fo=1, routed)           0.283     2.394    yPos[30]_i_19_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.124     2.518 f  yPos[30]_i_13/O
                         net (fo=1, routed)           0.151     2.670    yPos[30]_i_13_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.794 r  yPos[30]_i_6/O
                         net (fo=3, routed)           1.022     3.816    debd/B2/yPos[30]_i_8_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.940 r  debd/B2/yPos[30]_i_16/O
                         net (fo=1, routed)           0.640     4.579    debd/B2/yPos[30]_i_16_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.124     4.703 r  debd/B2/yPos[30]_i_8/O
                         net (fo=32, routed)          0.580     5.283    debm/B2/yPos_reg[0]
    SLICE_X3Y6           LUT5 (Prop_lut5_I3_O)        0.124     5.407 r  debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          1.598     7.005    debm_n_0
    SLICE_X1Y19          FDRE                                         r  yPos_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.868ns  (logic 1.262ns (18.376%)  route 5.606ns (81.624%))
  Logic Levels:           7  (FDRE=1 LUT4=4 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  yPos_reg[15]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[15]/Q
                         net (fo=10, routed)          1.469     1.987    yPos_reg_n_0_[15]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.111 f  yPos[30]_i_19/O
                         net (fo=1, routed)           0.283     2.394    yPos[30]_i_19_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.124     2.518 f  yPos[30]_i_13/O
                         net (fo=1, routed)           0.151     2.670    yPos[30]_i_13_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.794 r  yPos[30]_i_6/O
                         net (fo=3, routed)           1.022     3.816    debd/B2/yPos[30]_i_8_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.940 r  debd/B2/yPos[30]_i_16/O
                         net (fo=1, routed)           0.640     4.579    debd/B2/yPos[30]_i_16_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.124     4.703 r  debd/B2/yPos[30]_i_8/O
                         net (fo=32, routed)          2.040     6.744    ebu/B2/yPos_reg[30]
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.124     6.868 r  ebu/B2/yPos[27]_i_1/O
                         net (fo=1, routed)           0.000     6.868    ebu_n_3
    SLICE_X1Y19          FDRE                                         r  yPos_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xPos_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 1.138ns (16.722%)  route 5.667ns (83.278%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  xPos_reg[17]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[17]/Q
                         net (fo=10, routed)          0.881     1.399    xPos_reg_n_0_[17]
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     1.523 f  xPos[30]_i_20/O
                         net (fo=1, routed)           0.723     2.246    xPos[30]_i_20_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I1_O)        0.124     2.370 r  xPos[30]_i_13/O
                         net (fo=2, routed)           0.324     2.694    xPos[30]_i_13_n_0
    SLICE_X2Y7           LUT2 (Prop_lut2_I0_O)        0.124     2.818 r  xPos[30]_i_5/O
                         net (fo=2, routed)           0.804     3.622    debl/B1/xPos_reg[0]_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.124     3.746 r  debl/B1/xPos[30]_i_8/O
                         net (fo=33, routed)          0.692     4.438    debl/B1/xPos_reg[1]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.124     4.562 r  debl/B1/xPos[30]_i_1/O
                         net (fo=31, routed)          2.243     6.805    xPos
    SLICE_X6Y17          FDRE                                         r  xPos_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 1.262ns (18.830%)  route 5.440ns (81.170%))
  Logic Levels:           7  (FDRE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  yPos_reg[15]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[15]/Q
                         net (fo=10, routed)          1.469     1.987    yPos_reg_n_0_[15]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.111 f  yPos[30]_i_19/O
                         net (fo=1, routed)           0.283     2.394    yPos[30]_i_19_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.124     2.518 f  yPos[30]_i_13/O
                         net (fo=1, routed)           0.151     2.670    yPos[30]_i_13_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.794 r  yPos[30]_i_6/O
                         net (fo=3, routed)           1.022     3.816    debd/B2/yPos[30]_i_8_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.940 r  debd/B2/yPos[30]_i_16/O
                         net (fo=1, routed)           0.640     4.579    debd/B2/yPos[30]_i_16_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.124     4.703 r  debd/B2/yPos[30]_i_8/O
                         net (fo=32, routed)          0.580     5.283    debm/B2/yPos_reg[0]
    SLICE_X3Y6           LUT5 (Prop_lut5_I3_O)        0.124     5.407 r  debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          1.295     6.702    debm_n_0
    SLICE_X2Y18          FDRE                                         r  yPos_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xPos_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.686ns  (logic 1.368ns (20.461%)  route 5.318ns (79.539%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  xPos_reg[17]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[17]/Q
                         net (fo=10, routed)          0.881     1.399    xPos_reg_n_0_[17]
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     1.523 f  xPos[30]_i_20/O
                         net (fo=1, routed)           0.723     2.246    xPos[30]_i_20_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I1_O)        0.124     2.370 r  xPos[30]_i_13/O
                         net (fo=2, routed)           1.023     3.392    debr/B1/xPos[30]_i_9_0
    SLICE_X2Y6           LUT5 (Prop_lut5_I0_O)        0.150     3.542 r  debr/B1/xPos[30]_i_16/O
                         net (fo=1, routed)           0.165     3.708    debr/B1/xPos[30]_i_16_n_0
    SLICE_X2Y6           LUT5 (Prop_lut5_I2_O)        0.328     4.036 r  debr/B1/xPos[30]_i_9/O
                         net (fo=32, routed)          2.526     6.562    debl/B1/xPos_reg[0]_5
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.686 r  debl/B1/xPos[29]_i_1/O
                         net (fo=1, routed)           0.000     6.686    p_1_in[29]
    SLICE_X6Y17          FDRE                                         r  xPos_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 1.262ns (19.033%)  route 5.369ns (80.967%))
  Logic Levels:           7  (FDRE=1 LUT4=4 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  yPos_reg[15]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[15]/Q
                         net (fo=10, routed)          1.469     1.987    yPos_reg_n_0_[15]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.111 f  yPos[30]_i_19/O
                         net (fo=1, routed)           0.283     2.394    yPos[30]_i_19_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.124     2.518 f  yPos[30]_i_13/O
                         net (fo=1, routed)           0.151     2.670    yPos[30]_i_13_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.794 r  yPos[30]_i_6/O
                         net (fo=3, routed)           1.022     3.816    debd/B2/yPos[30]_i_8_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.940 r  debd/B2/yPos[30]_i_16/O
                         net (fo=1, routed)           0.640     4.579    debd/B2/yPos[30]_i_16_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.124     4.703 r  debd/B2/yPos[30]_i_8/O
                         net (fo=32, routed)          1.803     6.507    ebu/B2/yPos_reg[30]
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.124     6.631 r  ebu/B2/yPos[30]_i_3/O
                         net (fo=1, routed)           0.000     6.631    ebu_n_0
    SLICE_X1Y19          FDRE                                         r  yPos_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.592ns  (logic 1.262ns (19.146%)  route 5.330ns (80.854%))
  Logic Levels:           7  (FDRE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  yPos_reg[15]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[15]/Q
                         net (fo=10, routed)          1.469     1.987    yPos_reg_n_0_[15]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.111 f  yPos[30]_i_19/O
                         net (fo=1, routed)           0.283     2.394    yPos[30]_i_19_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.124     2.518 f  yPos[30]_i_13/O
                         net (fo=1, routed)           0.151     2.670    yPos[30]_i_13_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.794 r  yPos[30]_i_6/O
                         net (fo=3, routed)           1.022     3.816    debd/B2/yPos[30]_i_8_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.940 r  debd/B2/yPos[30]_i_16/O
                         net (fo=1, routed)           0.640     4.579    debd/B2/yPos[30]_i_16_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.124     4.703 r  debd/B2/yPos[30]_i_8/O
                         net (fo=32, routed)          0.580     5.283    debm/B2/yPos_reg[0]
    SLICE_X3Y6           LUT5 (Prop_lut5_I3_O)        0.124     5.407 r  debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          1.184     6.592    debm_n_0
    SLICE_X2Y17          FDRE                                         r  yPos_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.592ns  (logic 1.262ns (19.146%)  route 5.330ns (80.854%))
  Logic Levels:           7  (FDRE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  yPos_reg[15]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[15]/Q
                         net (fo=10, routed)          1.469     1.987    yPos_reg_n_0_[15]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.111 f  yPos[30]_i_19/O
                         net (fo=1, routed)           0.283     2.394    yPos[30]_i_19_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.124     2.518 f  yPos[30]_i_13/O
                         net (fo=1, routed)           0.151     2.670    yPos[30]_i_13_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.794 r  yPos[30]_i_6/O
                         net (fo=3, routed)           1.022     3.816    debd/B2/yPos[30]_i_8_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.940 r  debd/B2/yPos[30]_i_16/O
                         net (fo=1, routed)           0.640     4.579    debd/B2/yPos[30]_i_16_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.124     4.703 r  debd/B2/yPos[30]_i_8/O
                         net (fo=32, routed)          0.580     5.283    debm/B2/yPos_reg[0]
    SLICE_X3Y6           LUT5 (Prop_lut5_I3_O)        0.124     5.407 r  debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          1.184     6.592    debm_n_0
    SLICE_X2Y17          FDRE                                         r  yPos_reg[25]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  yPos_reg[0]/Q
                         net (fo=16, routed)          0.192     0.333    debd/B2/Q[0]
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.045     0.378 r  debd/B2/yPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    debd_n_2
    SLICE_X1Y8           FDRE                                         r  yPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  xPos_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  xPos_reg[0]/Q
                         net (fo=15, routed)          0.187     0.351    debl/B1/Q[0]
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.396 r  debl/B1/xPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    debl_n_33
    SLICE_X2Y13          FDRE                                         r  xPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.231ns (40.761%)  route 0.336ns (59.239%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[3]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[3]/Q
                         net (fo=14, routed)          0.125     0.266    yPos_reg_n_0_[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.311 f  yPos[30]_i_4/O
                         net (fo=2, routed)           0.060     0.371    ebu/B2/yPos_reg[0]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.416 r  ebu/B2/yPos[30]_i_1/O
                         net (fo=31, routed)          0.150     0.567    yPos
    SLICE_X1Y9           FDRE                                         r  yPos_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.231ns (40.761%)  route 0.336ns (59.239%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[3]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[3]/Q
                         net (fo=14, routed)          0.125     0.266    yPos_reg_n_0_[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.311 f  yPos[30]_i_4/O
                         net (fo=2, routed)           0.060     0.371    ebu/B2/yPos_reg[0]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.416 r  ebu/B2/yPos[30]_i_1/O
                         net (fo=31, routed)          0.150     0.567    yPos
    SLICE_X1Y9           FDRE                                         r  yPos_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.231ns (40.761%)  route 0.336ns (59.239%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[3]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[3]/Q
                         net (fo=14, routed)          0.125     0.266    yPos_reg_n_0_[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.311 f  yPos[30]_i_4/O
                         net (fo=2, routed)           0.060     0.371    ebu/B2/yPos_reg[0]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.416 r  ebu/B2/yPos[30]_i_1/O
                         net (fo=31, routed)          0.150     0.567    yPos
    SLICE_X1Y9           FDRE                                         r  yPos_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.231ns (40.761%)  route 0.336ns (59.239%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[3]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[3]/Q
                         net (fo=14, routed)          0.125     0.266    yPos_reg_n_0_[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.311 f  yPos[30]_i_4/O
                         net (fo=2, routed)           0.060     0.371    ebu/B2/yPos_reg[0]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.416 r  ebu/B2/yPos[30]_i_1/O
                         net (fo=31, routed)          0.150     0.567    yPos
    SLICE_X1Y9           FDRE                                         r  yPos_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.231ns (36.810%)  route 0.397ns (63.190%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[3]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[3]/Q
                         net (fo=14, routed)          0.125     0.266    yPos_reg_n_0_[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.311 f  yPos[30]_i_4/O
                         net (fo=2, routed)           0.060     0.371    ebu/B2/yPos_reg[0]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.416 r  ebu/B2/yPos[30]_i_1/O
                         net (fo=31, routed)          0.211     0.628    yPos
    SLICE_X1Y10          FDRE                                         r  yPos_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.231ns (36.810%)  route 0.397ns (63.190%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[3]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[3]/Q
                         net (fo=14, routed)          0.125     0.266    yPos_reg_n_0_[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.311 f  yPos[30]_i_4/O
                         net (fo=2, routed)           0.060     0.371    ebu/B2/yPos_reg[0]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.416 r  ebu/B2/yPos[30]_i_1/O
                         net (fo=31, routed)          0.211     0.628    yPos
    SLICE_X1Y10          FDRE                                         r  yPos_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.231ns (36.810%)  route 0.397ns (63.190%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[3]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[3]/Q
                         net (fo=14, routed)          0.125     0.266    yPos_reg_n_0_[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.311 f  yPos[30]_i_4/O
                         net (fo=2, routed)           0.060     0.371    ebu/B2/yPos_reg[0]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.416 r  ebu/B2/yPos[30]_i_1/O
                         net (fo=31, routed)          0.211     0.628    yPos
    SLICE_X1Y10          FDRE                                         r  yPos_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[16]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.231ns (36.810%)  route 0.397ns (63.190%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[3]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[3]/Q
                         net (fo=14, routed)          0.125     0.266    yPos_reg_n_0_[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.311 f  yPos[30]_i_4/O
                         net (fo=2, routed)           0.060     0.371    ebu/B2/yPos_reg[0]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.416 r  ebu/B2/yPos[30]_i_1/O
                         net (fo=31, routed)          0.211     0.628    yPos
    SLICE_X1Y10          FDRE                                         r  yPos_reg[16]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debr/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 4.172ns (54.763%)  route 3.446ns (45.237%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.638     5.159    debr/B2/clk_out1
    SLICE_X2Y6           FDRE                                         r  debr/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  debr/B2/Q_reg/Q
                         net (fo=3, routed)           0.673     6.351    debr/B1/N2
    SLICE_X2Y6           LUT3 (Prop_lut3_I2_O)        0.124     6.475 r  debr/B1/LED3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.773     9.247    LED3_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.777 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    12.777    LED3
    E19                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debd/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 4.315ns (58.369%)  route 3.077ns (41.631%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.638     5.159    debd/B2/clk_out1
    SLICE_X1Y6           FDRE                                         r  debd/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  debd/B2/Q_reg/Q
                         net (fo=3, routed)           1.217     6.832    debd/B1/N2
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.152     6.984 r  debd/B1/LED4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.860     8.845    LED4_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.707    12.551 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    12.551    LED4
    U16                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ebu/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 4.081ns (57.515%)  route 3.015ns (42.485%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.638     5.159    ebu/B3/clk_out1
    SLICE_X0Y6           FDRE                                         r  ebu/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  ebu/B3/Q_reg/Q
                         net (fo=2, routed)           0.951     6.566    ebu/B1/N3
    SLICE_X0Y6           LUT3 (Prop_lut3_I1_O)        0.124     6.690 r  ebu/B1/LED2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.063     8.754    LED2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.255 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    12.255    LED2
    U19                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.876ns  (logic 4.048ns (58.879%)  route 2.827ns (41.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.552     5.073    clk_out1
    SLICE_X14Y22         FDRE                                         r  vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vga_green_reg[3]/Q
                         net (fo=1, routed)           2.827     8.419    VGA_GREEN_O_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.949 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.949    VGA_GREEN_O[3]
    D17                                                               r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 4.047ns (59.600%)  route 2.743ns (40.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.552     5.073    clk_out1
    SLICE_X14Y22         FDRE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           2.743     8.335    VGA_GREEN_O_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.864 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.864    VGA_GREEN_O[2]
    G17                                                               r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.715ns  (logic 4.037ns (60.119%)  route 2.678ns (39.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.551     5.072    clk_out1
    SLICE_X14Y26         FDRE                                         r  vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  vga_red_reg[1]/Q
                         net (fo=1, routed)           2.678     8.268    VGA_RED_O_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.788 r  VGA_RED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.788    VGA_RED_O[1]
    H19                                                               r  VGA_RED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.645ns  (logic 4.089ns (61.536%)  route 2.556ns (38.464%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.620     5.141    debl/B2/clk_out1
    SLICE_X0Y23          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  debl/B2/Q_reg/Q
                         net (fo=2, routed)           0.670     6.267    debl/B1/N2
    SLICE_X0Y23          LUT3 (Prop_lut3_I2_O)        0.124     6.391 r  debl/B1/LED1_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.886     8.277    LED1_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.786 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    11.786    LED1
    V19                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 4.015ns (60.651%)  route 2.605ns (39.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    clk_out1
    SLICE_X12Y12         FDRE                                         r  HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  HS_reg/Q
                         net (fo=1, routed)           2.605     8.209    VGA_HS_O_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.705 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000    11.705    VGA_HS_O
    P19                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 4.042ns (61.057%)  route 2.578ns (38.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.549     5.070    clk_out1
    SLICE_X14Y24         FDRE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           2.578     8.166    VGA_RED_O_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.690 r  VGA_RED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.690    VGA_RED_O[2]
    J19                                                               r  VGA_RED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.603ns  (logic 4.042ns (61.207%)  route 2.562ns (38.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.552     5.073    clk_out1
    SLICE_X14Y27         FDRE                                         r  vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vga_red_reg[0]/Q
                         net (fo=1, routed)           2.562     8.153    VGA_RED_O_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.677 r  VGA_RED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.677    VGA_RED_O[0]
    G19                                                               r  VGA_RED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.186ns (37.789%)  route 0.306ns (62.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.179     1.799    debm/B2/N1
    SLICE_X3Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.127     1.970    debm_n_1
    SLICE_X4Y6           FDRE                                         r  xPos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.186ns (37.789%)  route 0.306ns (62.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.179     1.799    debm/B2/N1
    SLICE_X3Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.127     1.970    debm_n_1
    SLICE_X4Y6           FDRE                                         r  xPos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.186ns (37.789%)  route 0.306ns (62.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.179     1.799    debm/B2/N1
    SLICE_X3Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.127     1.970    debm_n_1
    SLICE_X4Y6           FDRE                                         r  xPos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.164%)  route 0.375ns (66.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.181     1.801    debm/B2/N1
    SLICE_X3Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.846 r  debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.193     2.039    debm_n_0
    SLICE_X1Y9           FDRE                                         r  yPos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.164%)  route 0.375ns (66.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.181     1.801    debm/B2/N1
    SLICE_X3Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.846 r  debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.193     2.039    debm_n_0
    SLICE_X1Y9           FDRE                                         r  yPos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.164%)  route 0.375ns (66.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.181     1.801    debm/B2/N1
    SLICE_X3Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.846 r  debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.193     2.039    debm_n_0
    SLICE_X1Y9           FDRE                                         r  yPos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.164%)  route 0.375ns (66.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.181     1.801    debm/B2/N1
    SLICE_X3Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.846 r  debm/B2/yPos[30]_i_2/O
                         net (fo=31, routed)          0.193     2.039    debm_n_0
    SLICE_X1Y9           FDRE                                         r  yPos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.186ns (31.092%)  route 0.412ns (68.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.179     1.799    debm/B2/N1
    SLICE_X3Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.233     2.076    debm_n_1
    SLICE_X7Y6           FDRE                                         r  xPos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.186ns (31.092%)  route 0.412ns (68.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.179     1.799    debm/B2/N1
    SLICE_X3Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.233     2.076    debm_n_1
    SLICE_X7Y6           FDRE                                         r  xPos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.186ns (31.092%)  route 0.412ns (68.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.595     1.478    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debm/B1/Q_reg/Q
                         net (fo=3, routed)           0.179     1.799    debm/B2/N1
    SLICE_X3Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  debm/B2/xPos[30]_i_2/O
                         net (fo=31, routed)          0.233     2.076    debm_n_1
    SLICE_X7Y6           FDRE                                         r  xPos_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575    10.096    clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.763 f  clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.425    clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_modifier/clkf_buf/O
                         net (fo=1, routed)           1.575    10.096    clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkf_buf/O
                         net (fo=1, routed)           0.549     1.432    clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.306ns  (logic 11.423ns (62.399%)  route 6.883ns (37.601%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT1=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  yPos_reg[7]/Q
                         net (fo=15, routed)          2.030     2.486    yPos_reg_n_0_[7]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.610 r  vga_red3_i_49/O
                         net (fo=1, routed)           0.000     2.610    vga_red3_i_49_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.160 r  vga_red3_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.160    vga_red3_i_47_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.382 r  vga_red3_i_46/O[0]
                         net (fo=1, routed)           1.105     4.488    vga_red3_i_46_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.299     4.787 r  vga_red3_i_30/O
                         net (fo=1, routed)           0.000     4.787    vga_red3_i_30_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.167 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.167    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.490 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     6.229    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    10.447 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.449    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.967 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    12.782    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.906 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    12.906    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.439 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    13.439    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    13.556    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.879 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    14.532    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    14.838 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    14.838    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.371 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.371    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.590 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    16.196    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    16.491 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    16.491    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.061 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.933    17.993    vga_red_reg[3]_i_26_n_1
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.313    18.306 r  vga_red[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.306    vga_red[1]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.435     4.776    clk_out1
    SLICE_X14Y26         FDRE                                         r  vga_red_reg[1]/C

Slack:                    inf
  Source:                 yPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.295ns  (logic 11.423ns (62.439%)  route 6.872ns (37.561%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT1=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  yPos_reg[7]/Q
                         net (fo=15, routed)          2.030     2.486    yPos_reg_n_0_[7]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.610 r  vga_red3_i_49/O
                         net (fo=1, routed)           0.000     2.610    vga_red3_i_49_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.160 r  vga_red3_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.160    vga_red3_i_47_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.382 r  vga_red3_i_46/O[0]
                         net (fo=1, routed)           1.105     4.488    vga_red3_i_46_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.299     4.787 r  vga_red3_i_30/O
                         net (fo=1, routed)           0.000     4.787    vga_red3_i_30_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.167 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.167    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.490 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     6.229    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    10.447 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.449    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.967 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    12.782    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.906 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    12.906    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.439 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    13.439    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    13.556    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.879 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    14.532    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    14.838 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    14.838    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.371 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.371    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.590 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    16.196    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    16.491 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    16.491    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.061 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.921    17.982    vga_red_reg[3]_i_26_n_1
    SLICE_X14Y27         LUT6 (Prop_lut6_I4_O)        0.313    18.295 r  vga_red[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.295    vga_red[0]_i_1_n_0
    SLICE_X14Y27         FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.436     4.777    clk_out1
    SLICE_X14Y27         FDRE                                         r  vga_red_reg[0]/C

Slack:                    inf
  Source:                 yPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.293ns  (logic 11.423ns (62.446%)  route 6.870ns (37.554%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT1=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  yPos_reg[7]/Q
                         net (fo=15, routed)          2.030     2.486    yPos_reg_n_0_[7]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.610 r  vga_red3_i_49/O
                         net (fo=1, routed)           0.000     2.610    vga_red3_i_49_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.160 r  vga_red3_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.160    vga_red3_i_47_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.382 r  vga_red3_i_46/O[0]
                         net (fo=1, routed)           1.105     4.488    vga_red3_i_46_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.299     4.787 r  vga_red3_i_30/O
                         net (fo=1, routed)           0.000     4.787    vga_red3_i_30_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.167 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.167    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.490 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     6.229    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    10.447 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.449    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.967 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    12.782    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.906 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    12.906    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.439 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    13.439    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    13.556    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.879 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    14.532    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    14.838 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    14.838    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.371 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.371    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.590 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    16.196    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    16.491 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    16.491    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.061 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.919    17.980    vga_red_reg[3]_i_26_n_1
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.313    18.293 r  vga_green[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.293    vga_green[1]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.438     4.779    clk_out1
    SLICE_X12Y28         FDRE                                         r  vga_green_reg[1]/C

Slack:                    inf
  Source:                 yPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.278ns  (logic 11.423ns (62.496%)  route 6.855ns (37.504%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT1=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  yPos_reg[7]/Q
                         net (fo=15, routed)          2.030     2.486    yPos_reg_n_0_[7]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.610 r  vga_red3_i_49/O
                         net (fo=1, routed)           0.000     2.610    vga_red3_i_49_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.160 r  vga_red3_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.160    vga_red3_i_47_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.382 r  vga_red3_i_46/O[0]
                         net (fo=1, routed)           1.105     4.488    vga_red3_i_46_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.299     4.787 r  vga_red3_i_30/O
                         net (fo=1, routed)           0.000     4.787    vga_red3_i_30_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.167 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.167    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.490 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     6.229    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    10.447 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.449    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.967 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    12.782    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.906 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    12.906    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.439 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    13.439    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    13.556    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.879 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    14.532    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    14.838 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    14.838    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.371 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.371    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.590 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    16.196    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    16.491 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    16.491    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.061 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.904    17.965    vga_red_reg[3]_i_26_n_1
    SLICE_X14Y24         LUT6 (Prop_lut6_I4_O)        0.313    18.278 r  vga_red[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.278    vga_red[2]_i_1_n_0
    SLICE_X14Y24         FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.433     4.774    clk_out1
    SLICE_X14Y24         FDRE                                         r  vga_red_reg[2]/C

Slack:                    inf
  Source:                 yPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.272ns  (logic 11.423ns (62.515%)  route 6.849ns (37.485%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT1=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  yPos_reg[7]/Q
                         net (fo=15, routed)          2.030     2.486    yPos_reg_n_0_[7]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.610 r  vga_red3_i_49/O
                         net (fo=1, routed)           0.000     2.610    vga_red3_i_49_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.160 r  vga_red3_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.160    vga_red3_i_47_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.382 r  vga_red3_i_46/O[0]
                         net (fo=1, routed)           1.105     4.488    vga_red3_i_46_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.299     4.787 r  vga_red3_i_30/O
                         net (fo=1, routed)           0.000     4.787    vga_red3_i_30_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.167 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.167    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.490 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     6.229    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    10.447 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.449    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.967 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    12.782    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.906 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    12.906    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.439 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    13.439    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    13.556    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.879 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    14.532    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    14.838 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    14.838    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.371 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.371    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.590 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    16.196    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    16.491 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    16.491    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.061 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.899    17.959    vga_red_reg[3]_i_26_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.313    18.272 r  vga_blue[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.272    vga_blue[3]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.436     4.777    clk_out1
    SLICE_X13Y27         FDRE                                         r  vga_blue_reg[3]/C

Slack:                    inf
  Source:                 yPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.232ns  (logic 11.423ns (62.655%)  route 6.809ns (37.345%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT1=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  yPos_reg[7]/Q
                         net (fo=15, routed)          2.030     2.486    yPos_reg_n_0_[7]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.610 r  vga_red3_i_49/O
                         net (fo=1, routed)           0.000     2.610    vga_red3_i_49_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.160 r  vga_red3_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.160    vga_red3_i_47_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.382 r  vga_red3_i_46/O[0]
                         net (fo=1, routed)           1.105     4.488    vga_red3_i_46_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.299     4.787 r  vga_red3_i_30/O
                         net (fo=1, routed)           0.000     4.787    vga_red3_i_30_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.167 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.167    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.490 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     6.229    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    10.447 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.449    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.967 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    12.782    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.906 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    12.906    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.439 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    13.439    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    13.556    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.879 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    14.532    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    14.838 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    14.838    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.371 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.371    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.590 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    16.196    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    16.491 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    16.491    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.061 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.858    17.919    vga_red_reg[3]_i_26_n_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.313    18.232 r  vga_blue[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.232    vga_blue[2]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.435     4.776    clk_out1
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[2]/C

Slack:                    inf
  Source:                 yPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.227ns  (logic 11.423ns (62.672%)  route 6.804ns (37.328%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT1=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  yPos_reg[7]/Q
                         net (fo=15, routed)          2.030     2.486    yPos_reg_n_0_[7]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.610 r  vga_red3_i_49/O
                         net (fo=1, routed)           0.000     2.610    vga_red3_i_49_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.160 r  vga_red3_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.160    vga_red3_i_47_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.382 r  vga_red3_i_46/O[0]
                         net (fo=1, routed)           1.105     4.488    vga_red3_i_46_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.299     4.787 r  vga_red3_i_30/O
                         net (fo=1, routed)           0.000     4.787    vga_red3_i_30_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.167 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.167    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.490 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     6.229    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    10.447 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.449    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.967 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    12.782    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.906 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    12.906    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.439 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    13.439    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    13.556    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.879 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    14.532    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    14.838 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    14.838    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.371 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.371    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.590 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    16.196    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    16.491 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    16.491    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.061 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.853    17.914    vga_red_reg[3]_i_26_n_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.313    18.227 r  vga_blue[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.227    vga_blue[0]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.435     4.776    clk_out1
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 yPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.213ns  (logic 11.423ns (62.721%)  route 6.790ns (37.279%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT1=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  yPos_reg[7]/Q
                         net (fo=15, routed)          2.030     2.486    yPos_reg_n_0_[7]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.610 r  vga_red3_i_49/O
                         net (fo=1, routed)           0.000     2.610    vga_red3_i_49_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.160 r  vga_red3_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.160    vga_red3_i_47_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.382 r  vga_red3_i_46/O[0]
                         net (fo=1, routed)           1.105     4.488    vga_red3_i_46_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.299     4.787 r  vga_red3_i_30/O
                         net (fo=1, routed)           0.000     4.787    vga_red3_i_30_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.167 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.167    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.490 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     6.229    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    10.447 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.449    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.967 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    12.782    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.906 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    12.906    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.439 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    13.439    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    13.556    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.879 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    14.532    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    14.838 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    14.838    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.371 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.371    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.590 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    16.196    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    16.491 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    16.491    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.061 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.839    17.900    vga_red_reg[3]_i_26_n_1
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.313    18.213 r  vga_red[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.213    vga_red[3]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.435     4.776    clk_out1
    SLICE_X14Y23         FDRE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 yPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.189ns  (logic 11.423ns (62.802%)  route 6.766ns (37.198%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT1=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  yPos_reg[7]/Q
                         net (fo=15, routed)          2.030     2.486    yPos_reg_n_0_[7]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.610 r  vga_red3_i_49/O
                         net (fo=1, routed)           0.000     2.610    vga_red3_i_49_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.160 r  vga_red3_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.160    vga_red3_i_47_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.382 r  vga_red3_i_46/O[0]
                         net (fo=1, routed)           1.105     4.488    vga_red3_i_46_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.299     4.787 r  vga_red3_i_30/O
                         net (fo=1, routed)           0.000     4.787    vga_red3_i_30_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.167 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.167    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.490 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     6.229    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    10.447 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.449    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.967 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    12.782    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.906 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    12.906    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.439 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    13.439    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    13.556    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.879 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    14.532    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    14.838 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    14.838    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.371 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.371    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.590 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    16.196    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    16.491 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    16.491    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.061 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.815    17.876    vga_red_reg[3]_i_26_n_1
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.313    18.189 r  vga_green[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.189    vga_green[2]_i_1_n_0
    SLICE_X14Y22         FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.436     4.777    clk_out1
    SLICE_X14Y22         FDRE                                         r  vga_green_reg[2]/C

Slack:                    inf
  Source:                 yPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.188ns  (logic 11.423ns (62.807%)  route 6.765ns (37.193%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT1=1 LUT2=4 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  yPos_reg[7]/Q
                         net (fo=15, routed)          2.030     2.486    yPos_reg_n_0_[7]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.610 r  vga_red3_i_49/O
                         net (fo=1, routed)           0.000     2.610    vga_red3_i_49_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.160 r  vga_red3_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.160    vga_red3_i_47_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.382 r  vga_red3_i_46/O[0]
                         net (fo=1, routed)           1.105     4.488    vga_red3_i_46_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.299     4.787 r  vga_red3_i_30/O
                         net (fo=1, routed)           0.000     4.787    vga_red3_i_30_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.167 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.167    vga_red3_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.490 r  vga_red3_i_5/O[1]
                         net (fo=4, routed)           0.740     6.229    vga_red3_i_5_n_6
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    10.447 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.449    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.967 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.815    12.782    vga_red3__1_n_105
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.906 r  vga_red[3]_i_1530/O
                         net (fo=1, routed)           0.000    12.906    vga_red[3]_i_1530_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.439 r  vga_red_reg[3]_i_1382/CO[3]
                         net (fo=1, routed)           0.000    13.439    vga_red_reg[3]_i_1382_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  vga_red_reg[3]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    13.556    vga_red_reg[3]_i_1378_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.879 r  vga_red_reg[3]_i_973/O[1]
                         net (fo=1, routed)           0.653    14.532    vga_red_reg[3]_i_973_n_6
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.306    14.838 r  vga_red[3]_i_548/O
                         net (fo=1, routed)           0.000    14.838    vga_red[3]_i_548_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.371 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.371    vga_red_reg[3]_i_267_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.590 f  vga_red_reg[3]_i_101/O[0]
                         net (fo=1, routed)           0.605    16.196    vga_red_reg[3]_i_101_n_7
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.295    16.491 r  vga_red[3]_i_103/O
                         net (fo=1, routed)           0.000    16.491    vga_red[3]_i_103_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.061 r  vga_red_reg[3]_i_26/CO[2]
                         net (fo=12, routed)          0.814    17.875    vga_red_reg[3]_i_26_n_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.313    18.188 r  vga_blue[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.188    vga_blue[1]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          1.435     4.776    clk_out1
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            debl/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.219ns (36.471%)  route 0.382ns (63.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.382     0.601    debl/B1/BTNL_IBUF
    SLICE_X0Y23          FDRE                                         r  debl/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.851     1.978    debl/B1/clk_out1
    SLICE_X0Y23          FDRE                                         r  debl/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNM
                            (input port)
  Destination:            debm/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.210ns (33.112%)  route 0.423ns (66.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTNM (IN)
                         net (fo=0)                   0.000     0.000    BTNM
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTNM_IBUF_inst/O
                         net (fo=1, routed)           0.423     0.633    debm/B1/BTNM_IBUF
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.866     1.993    debm/B1/clk_out1
    SLICE_X3Y6           FDRE                                         r  debm/B1/Q_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debd/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.221ns (33.376%)  route 0.440ns (66.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.661    debd/B1/BTND_IBUF
    SLICE_X1Y6           FDRE                                         r  debd/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.866     1.993    debd/B1/clk_out1
    SLICE_X1Y6           FDRE                                         r  debd/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debr/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.219ns (31.970%)  route 0.467ns (68.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.686    debr/B1/BTNR_IBUF
    SLICE_X2Y6           FDRE                                         r  debr/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.866     1.993    debr/B1/clk_out1
    SLICE_X2Y6           FDRE                                         r  debr/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ebu/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.222ns (30.606%)  route 0.503ns (69.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.725    ebu/B1/BTNU_IBUF
    SLICE_X0Y6           FDRE                                         r  ebu/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.866     1.993    ebu/B1/clk_out1
    SLICE_X0Y6           FDRE                                         r  ebu/B1/Q_reg/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.277ns (23.108%)  route 0.921ns (76.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=28, routed)          0.921     1.153    MODE_IBUF
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.198 r  vga_blue[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.198    vga_blue[0]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.821     1.948    clk_out1
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.277ns (22.897%)  route 0.932ns (77.103%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=28, routed)          0.932     1.164    MODE_IBUF
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.209 r  vga_green[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.209    vga_green[2]_i_1_n_0
    SLICE_X14Y22         FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.823     1.950    clk_out1
    SLICE_X14Y22         FDRE                                         r  vga_green_reg[2]/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.277ns (22.635%)  route 0.946ns (77.365%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=28, routed)          0.946     1.178    MODE_IBUF
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.223 r  vga_green[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.223    vga_green[0]_i_1_n_0
    SLICE_X15Y22         FDRE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.823     1.950    clk_out1
    SLICE_X15Y22         FDRE                                         r  vga_green_reg[0]/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.277ns (22.579%)  route 0.949ns (77.421%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=28, routed)          0.949     1.181    MODE_IBUF
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.226 r  vga_green[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.226    vga_green[3]_i_1_n_0
    SLICE_X14Y22         FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.823     1.950    clk_out1
    SLICE_X14Y22         FDRE                                         r  vga_green_reg[3]/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.277ns (22.094%)  route 0.976ns (77.906%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=28, routed)          0.976     1.208    MODE_IBUF
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.253 r  vga_blue[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.253    vga_blue[2]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=95, routed)          0.821     1.948    clk_out1
    SLICE_X15Y23         FDRE                                         r  vga_blue_reg[2]/C





