{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605230512609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605230512625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 18:21:52 2020 " "Processing started: Thu Nov 12 18:21:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605230512625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230512625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230512625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605230513386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605230513386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitgen " "Found entity 1: bitgen" {  } { { "bitgen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/bitgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glyph_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file glyph_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 glyph_rom " "Found entity 1: glyph_rom" {  } { { "glyph_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_rom.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/bram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523924 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "glyph_addr_gen.v(63) " "Verilog HDL warning at glyph_addr_gen.v(63): extended using \"x\" or \"z\"" {  } { { "glyph_addr_gen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605230523932 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "glyph_addr_gen.v(64) " "Verilog HDL warning at glyph_addr_gen.v(64): extended using \"x\" or \"z\"" {  } { { "glyph_addr_gen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605230523932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bg_color BG_COLOR glyph_addr_gen.v(11) " "Verilog HDL Declaration information at glyph_addr_gen.v(11): object \"bg_color\" differs only in case from object \"BG_COLOR\" in the same scope" {  } { { "glyph_addr_gen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605230523932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glyph_addr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file glyph_addr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 glyph_addr_gen " "Found entity 1: glyph_addr_gen" {  } { { "glyph_addr_gen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glyph_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file glyph_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 glyph_vga " "Found entity 1: glyph_vga" {  } { { "glyph_vga.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "movement.v(54) " "Verilog HDL warning at movement.v(54): extended using \"x\" or \"z\"" {  } { { "movement.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/movement.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605230523954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "movement.v(55) " "Verilog HDL warning at movement.v(55): extended using \"x\" or \"z\"" {  } { { "movement.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/movement.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605230523962 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "movement.v(118) " "Verilog HDL warning at movement.v(118): extended using \"x\" or \"z\"" {  } { { "movement.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/movement.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605230523962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement.v 1 1 " "Found 1 design units, including 1 entities, in source file movement.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "movement.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/movement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hard_coded_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file hard_coded_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 hard_coded_vga " "Found entity 1: hard_coded_vga" {  } { { "hard_coded_vga.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/hard_coded_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hard_coded_bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file hard_coded_bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 hard_coded_bitgen " "Found entity 1: hard_coded_bitgen" {  } { { "hard_coded_bitgen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/hard_coded_bitgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga " "Found entity 1: tb_vga" {  } { { "tb_vga.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/tb_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "pulse.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glyph_bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file glyph_bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 glyph_bitgen " "Found entity 1: glyph_bitgen" {  } { { "glyph_bitgen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_bitgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605230523993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230523993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_blank_n vga.v(39) " "Verilog HDL Implicit Net warning at vga.v(39): created implicit net for \"vga_blank_n\"" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605230523993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605230524036 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_bank_n vga.v(7) " "Output port \"vga_bank_n\" at vga.v(7) has no driver" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605230524036 "|vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:ctrl " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:ctrl\"" {  } { { "vga.v" "ctrl" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605230524036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitgen bitgen:bitgen " "Elaborating entity \"bitgen\" for hierarchy \"bitgen:bitgen\"" {  } { { "vga.v" "bitgen" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605230524054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glyph_addr_gen glyph_addr_gen:addr_gen " "Elaborating entity \"glyph_addr_gen\" for hierarchy \"glyph_addr_gen:addr_gen\"" {  } { { "vga.v" "addr_gen" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605230524054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 glyph_addr_gen.v(46) " "Verilog HDL assignment warning at glyph_addr_gen.v(46): truncated value with size 16 to match size of target (10)" {  } { { "glyph_addr_gen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605230524054 "|vga|glyph_addr_gen:addr_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 glyph_addr_gen.v(47) " "Verilog HDL assignment warning at glyph_addr_gen.v(47): truncated value with size 16 to match size of target (10)" {  } { { "glyph_addr_gen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605230524054 "|vga|glyph_addr_gen:addr_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 glyph_addr_gen.v(63) " "Verilog HDL assignment warning at glyph_addr_gen.v(63): truncated value with size 32 to match size of target (16)" {  } { { "glyph_addr_gen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605230524054 "|vga|glyph_addr_gen:addr_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 glyph_addr_gen.v(64) " "Verilog HDL assignment warning at glyph_addr_gen.v(64): truncated value with size 32 to match size of target (8)" {  } { { "glyph_addr_gen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605230524054 "|vga|glyph_addr_gen:addr_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 glyph_addr_gen.v(112) " "Verilog HDL assignment warning at glyph_addr_gen.v(112): truncated value with size 32 to match size of target (8)" {  } { { "glyph_addr_gen.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605230524054 "|vga|glyph_addr_gen:addr_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register glyph_addr_gen:addr_gen\|register:mario_x_reg " "Elaborating entity \"register\" for hierarchy \"glyph_addr_gen:addr_gen\|register:mario_x_reg\"" {  } { { "glyph_addr_gen.v" "mario_x_reg" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_addr_gen.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605230524069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glyph_rom glyph_rom:glyphs " "Elaborating entity \"glyph_rom\" for hierarchy \"glyph_rom:glyphs\"" {  } { { "vga.v" "glyphs" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605230524085 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:\\Users\\Kris\\Desktop\\ECE 3710\\vga\\glyphs.hex glyph_rom.v(27) " "Verilog HDL File I/O error at glyph_rom.v(27): can't open Verilog Design File \"C:\\Users\\Kris\\Desktop\\ECE 3710\\vga\\glyphs.hex\"" {  } { { "glyph_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/glyph_rom.v" 27 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605230524085 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "glyph_rom:glyphs " "Can't elaborate user hierarchy \"glyph_rom:glyphs\"" {  } { { "vga.v" "glyphs" { Text "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/vga.v" 94 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605230524085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/output_files/vga.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/quartus/ECE 3710/VGA/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230524101 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605230524154 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 12 18:22:04 2020 " "Processing ended: Thu Nov 12 18:22:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605230524154 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605230524154 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605230524154 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605230524154 ""}
