{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1748400665980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1748400665980 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Electric_Piano 10M08SAM153C8G " "Selected device 10M08SAM153C8G for design \"Electric_Piano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1748400665987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748400666012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748400666012 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748400666081 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1748400666086 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1748400666276 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAM153C8GES " "Device 10M08SAM153C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748400666292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAM153C8G " "Device 10M04SAM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748400666292 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1748400666292 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748400666311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ J1 " "Pin ~ALTERA_TCK~ is reserved at location J1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748400666311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ H5 " "Pin ~ALTERA_TDI~ is reserved at location H5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748400666311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H4 " "Pin ~ALTERA_TDO~ is reserved at location H4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748400666311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748400666311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748400666311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 1579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748400666311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748400666311 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1748400666311 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748400666311 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748400666311 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748400666311 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748400666311 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1748400666311 ""}
{ "Info" "ISTA_SDC_FOUND" "Electric_Piano.sdc " "Reading SDC File: 'Electric_Piano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1748400666784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 8 lcd_sclk port " "Ignored filter at Electric_Piano.sdc(8): lcd_sclk could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748400666784 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Electric_Piano.sdc 8 Argument <targets> is an empty collection " "Ignored create_generated_clock at Electric_Piano.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \"lcd_sclk\" -source \[get_ports \{clk\}\] -divide_by 25 \[get_ports \{lcd_sclk\}\] " "create_generated_clock -name \"lcd_sclk\" -source \[get_ports \{clk\}\] -divide_by 25 \[get_ports \{lcd_sclk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 8 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 11 lcd_sclk clock " "Ignored filter at Electric_Piano.sdc(11): lcd_sclk could not be matched with a clock" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups Electric_Piano.sdc 11 Argument -group with value \[get_clocks \{lcd_sclk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at Electric_Piano.sdc(11): Argument -group with value \[get_clocks \{lcd_sclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{clk\}\] -group \[get_clocks \{lcd_sclk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{clk\}\] -group \[get_clocks \{lcd_sclk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 11 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 37 lcd_mosi port " "Ignored filter at Electric_Piano.sdc(37): lcd_mosi could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 37 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -max 1.0 \[get_ports \{lcd_mosi\}\] " "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -max 1.0 \[get_ports \{lcd_mosi\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 37 Argument -clock is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(37): Argument -clock is an empty collection" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 38 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -min 0.2 \[get_ports \{lcd_mosi\}\] " "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -min 0.2 \[get_ports \{lcd_mosi\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 38 Argument -clock is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(38): Argument -clock is an empty collection" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 40 lcd_cs port " "Ignored filter at Electric_Piano.sdc(40): lcd_cs could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 40 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_cs\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_cs\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 41 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_cs\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_cs\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 43 lcd_rst port " "Ignored filter at Electric_Piano.sdc(43): lcd_rst could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 43 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_rst\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_rst\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 44 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_rst\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_rst\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 46 lcd_dc port " "Ignored filter at Electric_Piano.sdc(46): lcd_dc could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 46 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_dc\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_dc\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 47 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_dc\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_dc\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 49 lcd_blk port " "Ignored filter at Electric_Piano.sdc(49): lcd_blk could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_blk\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_blk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 50 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_blk\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_blk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 56 lcd_* port " "Ignored filter at Electric_Piano.sdc(56): lcd_* could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Electric_Piano.sdc 56 Argument <to> is an empty collection " "Ignored set_multicycle_path at Electric_Piano.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -to \[get_ports \{lcd_*\}\] 2 " "set_multicycle_path -setup -to \[get_ports \{lcd_*\}\] 2" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Electric_Piano.sdc 57 Argument <to> is an empty collection " "Ignored set_multicycle_path at Electric_Piano.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -to \[get_ports \{lcd_*\}\] 1 " "set_multicycle_path -hold -to \[get_ports \{lcd_*\}\] 1" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400666787 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748400666787 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1748400666794 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1748400666794 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1748400666794 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748400666794 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748400666794 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748400666794 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1748400666794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748400666842 ""}  } { { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748400666842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748400667121 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748400667122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748400667122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748400667123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748400667123 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1748400667125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1748400667125 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748400667125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748400667151 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1748400667152 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748400667152 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748400667169 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1748400667169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748400667558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748400667657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748400667669 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748400668030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748400668030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748400668373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1748400668666 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748400668666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1748400668783 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1748400668783 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748400668783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748400668783 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1748400668900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748400668911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748400669135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748400669135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748400669474 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748400670168 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 MAX 10 " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS J5 " "Pin clk uses I/O standard 3.3-V LVCMOS at J5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748400670264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS J14 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at J14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { rst_n } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748400670264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVCMOS J9 " "Pin key1 uses I/O standard 3.3-V LVCMOS at J9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { key1 } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748400670264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "col\[2\] 3.3-V LVCMOS R5 " "Pin col\[2\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { col[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "col\[2\]" } } } } { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748400670264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "col\[0\] 3.3-V LVCMOS P4 " "Pin col\[0\] uses I/O standard 3.3-V LVCMOS at P4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { col[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "col\[0\]" } } } } { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748400670264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "col\[1\] 3.3-V LVCMOS L7 " "Pin col\[1\] uses I/O standard 3.3-V LVCMOS at L7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { col[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "col\[1\]" } } } } { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748400670264 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "col\[3\] 3.3-V LVCMOS P6 " "Pin col\[3\] uses I/O standard 3.3-V LVCMOS at P6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { col[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "col\[3\]" } } } } { "Advanced_Electric_Piano.v" "" { Text "D:/Quartus_Project/Electric_Piano/Advanced_Electric_Piano.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Project/Electric_Piano/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748400670264 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1748400670264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Project/Electric_Piano/output_files/Electric_Piano.fit.smsg " "Generated suppressed messages file D:/Quartus_Project/Electric_Piano/output_files/Electric_Piano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748400670320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6340 " "Peak virtual memory: 6340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748400670663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 10:51:10 2025 " "Processing ended: Wed May 28 10:51:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748400670663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748400670663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748400670663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748400670663 ""}
