Timing Analyzer report for MyClock
Fri Apr 19 08:41:10 2013
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'scan_clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                 ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------+-----------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 18.541 ns                        ; Hour:inst2|clk_jin   ; finalout              ; clk        ; --       ; 0            ;
; Clock Setup: 'scan_clk'      ; N/A   ; None          ; 176.37 MHz ( period = 5.670 ns ) ; selector:inst4|n[2]  ; selector:inst4|num[2] ; scan_clk   ; scan_clk ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 179.37 MHz ( period = 5.575 ns ) ; clock:inst1|count[2] ; clock:inst1|clk_jin   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                      ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------+-----------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; scan_clk        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 179.37 MHz ( period = 5.575 ns )               ; clock:inst1|count[2] ; clock:inst1|clk_jin  ; clk        ; clk      ; None                        ; None                      ; 5.314 ns                ;
; N/A   ; 180.60 MHz ( period = 5.537 ns )               ; clock:inst|count[2]  ; clock:inst|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 5.276 ns                ;
; N/A   ; 185.53 MHz ( period = 5.390 ns )               ; clock:inst1|count[4] ; clock:inst1|clk_jin  ; clk        ; clk      ; None                        ; None                      ; 5.129 ns                ;
; N/A   ; 190.48 MHz ( period = 5.250 ns )               ; clock:inst1|count[0] ; clock:inst1|clk_jin  ; clk        ; clk      ; None                        ; None                      ; 4.989 ns                ;
; N/A   ; 193.05 MHz ( period = 5.180 ns )               ; clock:inst|count[1]  ; clock:inst|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 4.919 ns                ;
; N/A   ; 194.67 MHz ( period = 5.137 ns )               ; clock:inst|count[4]  ; clock:inst|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A   ; 196.00 MHz ( period = 5.102 ns )               ; clock:inst|count[0]  ; clock:inst|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 4.841 ns                ;
; N/A   ; 196.93 MHz ( period = 5.078 ns )               ; clock:inst|count[3]  ; clock:inst|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 4.817 ns                ;
; N/A   ; 197.32 MHz ( period = 5.068 ns )               ; clock:inst1|count[3] ; clock:inst1|clk_jin  ; clk        ; clk      ; None                        ; None                      ; 4.807 ns                ;
; N/A   ; 199.60 MHz ( period = 5.010 ns )               ; clock:inst1|count[1] ; clock:inst1|clk_jin  ; clk        ; clk      ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 212.36 MHz ( period = 4.709 ns )               ; clock:inst1|count[2] ; clock:inst1|count[0] ; clk        ; clk      ; None                        ; None                      ; 4.448 ns                ;
; N/A   ; 219.39 MHz ( period = 4.558 ns )               ; clock:inst|count[5]  ; clock:inst|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 4.297 ns                ;
; N/A   ; 219.59 MHz ( period = 4.554 ns )               ; clock:inst|count[2]  ; clock:inst|count[0]  ; clk        ; clk      ; None                        ; None                      ; 4.293 ns                ;
; N/A   ; 221.04 MHz ( period = 4.524 ns )               ; clock:inst1|count[4] ; clock:inst1|count[0] ; clk        ; clk      ; None                        ; None                      ; 4.263 ns                ;
; N/A   ; 225.94 MHz ( period = 4.426 ns )               ; clock:inst1|count[2] ; clock:inst1|count[1] ; clk        ; clk      ; None                        ; None                      ; 4.165 ns                ;
; N/A   ; 228.10 MHz ( period = 4.384 ns )               ; clock:inst1|count[0] ; clock:inst1|count[0] ; clk        ; clk      ; None                        ; None                      ; 4.123 ns                ;
; N/A   ; 235.79 MHz ( period = 4.241 ns )               ; clock:inst1|count[4] ; clock:inst1|count[1] ; clk        ; clk      ; None                        ; None                      ; 3.980 ns                ;
; N/A   ; 237.98 MHz ( period = 4.202 ns )               ; clock:inst1|count[3] ; clock:inst1|count[0] ; clk        ; clk      ; None                        ; None                      ; 3.941 ns                ;
; N/A   ; 238.27 MHz ( period = 4.197 ns )               ; clock:inst|count[1]  ; clock:inst|count[0]  ; clk        ; clk      ; None                        ; None                      ; 3.936 ns                ;
; N/A   ; 240.73 MHz ( period = 4.154 ns )               ; clock:inst|count[4]  ; clock:inst|count[0]  ; clk        ; clk      ; None                        ; None                      ; 3.893 ns                ;
; N/A   ; 241.31 MHz ( period = 4.144 ns )               ; clock:inst1|count[1] ; clock:inst1|count[0] ; clk        ; clk      ; None                        ; None                      ; 3.883 ns                ;
; N/A   ; 242.78 MHz ( period = 4.119 ns )               ; clock:inst|count[0]  ; clock:inst|count[0]  ; clk        ; clk      ; None                        ; None                      ; 3.858 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; clock:inst|count[2]  ; clock:inst|count[1]  ; clk        ; clk      ; None                        ; None                      ; 3.856 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; clock:inst1|count[2] ; clock:inst1|count[4] ; clk        ; clk      ; None                        ; None                      ; 3.856 ns                ;
; N/A   ; 242.95 MHz ( period = 4.116 ns )               ; clock:inst1|count[2] ; clock:inst1|count[2] ; clk        ; clk      ; None                        ; None                      ; 3.855 ns                ;
; N/A   ; 242.95 MHz ( period = 4.116 ns )               ; clock:inst1|count[2] ; clock:inst1|count[5] ; clk        ; clk      ; None                        ; None                      ; 3.855 ns                ;
; N/A   ; 243.84 MHz ( period = 4.101 ns )               ; clock:inst1|count[0] ; clock:inst1|count[1] ; clk        ; clk      ; None                        ; None                      ; 3.840 ns                ;
; N/A   ; 244.20 MHz ( period = 4.095 ns )               ; clock:inst|count[3]  ; clock:inst|count[0]  ; clk        ; clk      ; None                        ; None                      ; 3.834 ns                ;
; N/A   ; 245.28 MHz ( period = 4.077 ns )               ; clock:inst1|count[5] ; clock:inst1|clk_jin  ; clk        ; clk      ; None                        ; None                      ; 3.816 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; clock:inst1|count[4] ; clock:inst1|count[4] ; clk        ; clk      ; None                        ; None                      ; 3.671 ns                ;
; N/A   ; 254.39 MHz ( period = 3.931 ns )               ; clock:inst1|count[4] ; clock:inst1|count[2] ; clk        ; clk      ; None                        ; None                      ; 3.670 ns                ;
; N/A   ; 254.39 MHz ( period = 3.931 ns )               ; clock:inst1|count[4] ; clock:inst1|count[5] ; clk        ; clk      ; None                        ; None                      ; 3.670 ns                ;
; N/A   ; 255.17 MHz ( period = 3.919 ns )               ; clock:inst1|count[3] ; clock:inst1|count[1] ; clk        ; clk      ; None                        ; None                      ; 3.658 ns                ;
; N/A   ; 258.06 MHz ( period = 3.875 ns )               ; clock:inst|count[2]  ; clock:inst|count[4]  ; clk        ; clk      ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 258.26 MHz ( period = 3.872 ns )               ; clock:inst|count[2]  ; clock:inst|count[2]  ; clk        ; clk      ; None                        ; None                      ; 3.611 ns                ;
; N/A   ; 258.53 MHz ( period = 3.868 ns )               ; clock:inst|count[2]  ; clock:inst|count[5]  ; clk        ; clk      ; None                        ; None                      ; 3.607 ns                ;
; N/A   ; 259.00 MHz ( period = 3.861 ns )               ; clock:inst1|count[1] ; clock:inst1|count[1] ; clk        ; clk      ; None                        ; None                      ; 3.600 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; clock:inst1|count[2] ; clock:inst1|count[3] ; clk        ; clk      ; None                        ; None                      ; 3.559 ns                ;
; N/A   ; 263.71 MHz ( period = 3.792 ns )               ; clock:inst1|count[0] ; clock:inst1|count[4] ; clk        ; clk      ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 263.78 MHz ( period = 3.791 ns )               ; clock:inst1|count[0] ; clock:inst1|count[2] ; clk        ; clk      ; None                        ; None                      ; 3.530 ns                ;
; N/A   ; 263.78 MHz ( period = 3.791 ns )               ; clock:inst1|count[0] ; clock:inst1|count[5] ; clk        ; clk      ; None                        ; None                      ; 3.530 ns                ;
; N/A   ; 265.04 MHz ( period = 3.773 ns )               ; clock:inst|count[2]  ; clock:inst|count[3]  ; clk        ; clk      ; None                        ; None                      ; 3.512 ns                ;
; N/A   ; 265.96 MHz ( period = 3.760 ns )               ; clock:inst|count[1]  ; clock:inst|count[1]  ; clk        ; clk      ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 269.03 MHz ( period = 3.717 ns )               ; clock:inst|count[4]  ; clock:inst|count[1]  ; clk        ; clk      ; None                        ; None                      ; 3.456 ns                ;
; N/A   ; 271.59 MHz ( period = 3.682 ns )               ; clock:inst|count[0]  ; clock:inst|count[1]  ; clk        ; clk      ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; clock:inst|count[3]  ; clock:inst|count[1]  ; clk        ; clk      ; None                        ; None                      ; 3.397 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[4] ; clock:inst1|count[3] ; clk        ; clk      ; None                        ; None                      ; 3.374 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[3] ; clock:inst1|count[4] ; clk        ; clk      ; None                        ; None                      ; 3.349 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[3] ; clock:inst1|count[2] ; clk        ; clk      ; None                        ; None                      ; 3.348 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[3] ; clock:inst1|count[5] ; clk        ; clk      ; None                        ; None                      ; 3.348 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[5]  ; clock:inst|count[0]  ; clk        ; clk      ; None                        ; None                      ; 3.314 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[1] ; clock:inst1|count[4] ; clk        ; clk      ; None                        ; None                      ; 3.291 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[1] ; clock:inst1|count[2] ; clk        ; clk      ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[1] ; clock:inst1|count[5] ; clk        ; clk      ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[1]  ; clock:inst|count[4]  ; clk        ; clk      ; None                        ; None                      ; 3.257 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[1]  ; clock:inst|count[2]  ; clk        ; clk      ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[1]  ; clock:inst|count[5]  ; clk        ; clk      ; None                        ; None                      ; 3.250 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[0] ; clock:inst1|count[3] ; clk        ; clk      ; None                        ; None                      ; 3.234 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[0]  ; clock:inst|count[4]  ; clk        ; clk      ; None                        ; None                      ; 3.179 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[0]  ; clock:inst|count[2]  ; clk        ; clk      ; None                        ; None                      ; 3.176 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[0]  ; clock:inst|count[5]  ; clk        ; clk      ; None                        ; None                      ; 3.172 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[1]  ; clock:inst|count[3]  ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[3]  ; clock:inst|count[4]  ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[3]  ; clock:inst|count[2]  ; clk        ; clk      ; None                        ; None                      ; 3.152 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[3]  ; clock:inst|count[5]  ; clk        ; clk      ; None                        ; None                      ; 3.148 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[2]  ; Hour:inst2|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 3.146 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[0]  ; Hour:inst2|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 3.146 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[4]  ; clock:inst|count[3]  ; clk        ; clk      ; None                        ; None                      ; 3.112 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[0]  ; clock:inst|count[3]  ; clk        ; clk      ; None                        ; None                      ; 3.077 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[1]  ; Hour:inst2|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[3]  ; clock:inst|count[3]  ; clk        ; clk      ; None                        ; None                      ; 3.053 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[3] ; clock:inst1|count[3] ; clk        ; clk      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[4]  ; clock:inst|count[4]  ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[1] ; clock:inst1|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[4]  ; clock:inst|count[2]  ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[4]  ; clock:inst|count[5]  ; clk        ; clk      ; None                        ; None                      ; 2.989 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[5] ; clock:inst1|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[5]  ; clock:inst|count[1]  ; clk        ; clk      ; None                        ; None                      ; 2.877 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[0]  ; Hour:inst2|count[2]  ; clk        ; clk      ; None                        ; None                      ; 2.828 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[2]  ; Hour:inst2|count[1]  ; clk        ; clk      ; None                        ; None                      ; 2.785 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[0]  ; Hour:inst2|count[1]  ; clk        ; clk      ; None                        ; None                      ; 2.785 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[2]  ; Hour:inst2|count[2]  ; clk        ; clk      ; None                        ; None                      ; 2.783 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[2]  ; Hour:inst2|count[3]  ; clk        ; clk      ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[0]  ; Hour:inst2|count[3]  ; clk        ; clk      ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[2]  ; Hour:inst2|count[0]  ; clk        ; clk      ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[0]  ; Hour:inst2|count[0]  ; clk        ; clk      ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[2]  ; Hour:inst2|count[4]  ; clk        ; clk      ; None                        ; None                      ; 2.779 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[0]  ; Hour:inst2|count[4]  ; clk        ; clk      ; None                        ; None                      ; 2.779 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[1]  ; Hour:inst2|count[2]  ; clk        ; clk      ; None                        ; None                      ; 2.749 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[3]  ; Hour:inst2|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 2.733 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[3]  ; Hour:inst2|count[1]  ; clk        ; clk      ; None                        ; None                      ; 2.715 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[3]  ; Hour:inst2|count[2]  ; clk        ; clk      ; None                        ; None                      ; 2.715 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[3]  ; Hour:inst2|count[3]  ; clk        ; clk      ; None                        ; None                      ; 2.713 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[3]  ; Hour:inst2|count[0]  ; clk        ; clk      ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[3]  ; Hour:inst2|count[4]  ; clk        ; clk      ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[1]  ; Hour:inst2|count[1]  ; clk        ; clk      ; None                        ; None                      ; 2.706 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[1]  ; Hour:inst2|count[3]  ; clk        ; clk      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[1]  ; Hour:inst2|count[0]  ; clk        ; clk      ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[1]  ; Hour:inst2|count[4]  ; clk        ; clk      ; None                        ; None                      ; 2.700 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[5] ; clock:inst1|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.667 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[5]  ; clock:inst|count[3]  ; clk        ; clk      ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[5]  ; clock:inst|count[4]  ; clk        ; clk      ; None                        ; None                      ; 2.415 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[5]  ; clock:inst|count[2]  ; clk        ; clk      ; None                        ; None                      ; 2.413 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst|count[5]  ; clock:inst|count[5]  ; clk        ; clk      ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[5] ; clock:inst1|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[5] ; clock:inst1|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[5] ; clock:inst1|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clock:inst1|count[5] ; clock:inst1|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.061 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[4]  ; Hour:inst2|clk_jin   ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[4]  ; Hour:inst2|count[1]  ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[4]  ; Hour:inst2|count[2]  ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[4]  ; Hour:inst2|count[3]  ; clk        ; clk      ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[4]  ; Hour:inst2|count[0]  ; clk        ; clk      ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Hour:inst2|count[4]  ; Hour:inst2|count[4]  ; clk        ; clk      ; None                        ; None                      ; 1.948 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'scan_clk'                                                                                                                                                                                          ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 176.37 MHz ( period = 5.670 ns )               ; selector:inst4|n[2] ; selector:inst4|num[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 5.409 ns                ;
; N/A   ; 188.82 MHz ( period = 5.296 ns )               ; selector:inst4|n[1] ; selector:inst4|num[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 5.035 ns                ;
; N/A   ; 193.05 MHz ( period = 5.180 ns )               ; selector:inst4|n[0] ; selector:inst4|num[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 4.919 ns                ;
; N/A   ; 199.28 MHz ( period = 5.018 ns )               ; selector:inst4|n[2] ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 4.757 ns                ;
; N/A   ; 202.43 MHz ( period = 4.940 ns )               ; selector:inst4|n[1] ; selector:inst4|num[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 4.679 ns                ;
; N/A   ; 210.61 MHz ( period = 4.748 ns )               ; selector:inst4|n[2] ; selector:inst4|num[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 4.487 ns                ;
; N/A   ; 219.93 MHz ( period = 4.547 ns )               ; selector:inst4|n[0] ; selector:inst4|num[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 4.286 ns                ;
; N/A   ; 221.19 MHz ( period = 4.521 ns )               ; selector:inst4|n[0] ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 4.260 ns                ;
; N/A   ; 233.26 MHz ( period = 4.287 ns )               ; selector:inst4|n[1] ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 4.026 ns                ;
; N/A   ; 274.50 MHz ( period = 3.643 ns )               ; selector:inst4|n[2] ; selector:inst4|sel[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 3.382 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[6] ; scan_clk   ; scan_clk ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[2] ; selector:inst4|num[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 3.054 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|num[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[6] ; scan_clk   ; scan_clk ; None                        ; None                      ; 2.779 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 2.754 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[6] ; scan_clk   ; scan_clk ; None                        ; None                      ; 2.621 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 2.463 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 2.446 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[4] ; scan_clk   ; scan_clk ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|num[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 2.372 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[4] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|n[1]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.787 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|n[2]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[7] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[5] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.671 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[4] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[7] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[5] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.362 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[5] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[7] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|n[2]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[1] ; selector:inst4|n[1]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[0] ; selector:inst4|n[0]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.048 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; selector:inst4|n[2] ; selector:inst4|n[2]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.913 ns                ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+-----------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To       ; From Clock ;
+-------+--------------+------------+-----------------------+----------+------------+
; N/A   ; None         ; 18.541 ns  ; Hour:inst2|clk_jin    ; finalout ; clk        ;
; N/A   ; None         ; 11.975 ns  ; selector:inst4|num[2] ; led[1]   ; scan_clk   ;
; N/A   ; None         ; 11.912 ns  ; selector:inst4|num[2] ; led[3]   ; scan_clk   ;
; N/A   ; None         ; 11.582 ns  ; selector:inst4|num[0] ; led[1]   ; scan_clk   ;
; N/A   ; None         ; 11.579 ns  ; selector:inst4|num[2] ; led[7]   ; scan_clk   ;
; N/A   ; None         ; 11.519 ns  ; selector:inst4|num[0] ; led[3]   ; scan_clk   ;
; N/A   ; None         ; 11.486 ns  ; selector:inst4|num[2] ; led[5]   ; scan_clk   ;
; N/A   ; None         ; 11.485 ns  ; selector:inst4|num[2] ; led[2]   ; scan_clk   ;
; N/A   ; None         ; 11.451 ns  ; selector:inst4|num[1] ; led[1]   ; scan_clk   ;
; N/A   ; None         ; 11.389 ns  ; selector:inst4|num[1] ; led[3]   ; scan_clk   ;
; N/A   ; None         ; 11.293 ns  ; selector:inst4|num[3] ; led[1]   ; scan_clk   ;
; N/A   ; None         ; 11.267 ns  ; selector:inst4|num[2] ; led[6]   ; scan_clk   ;
; N/A   ; None         ; 11.253 ns  ; selector:inst4|num[2] ; led[0]   ; scan_clk   ;
; N/A   ; None         ; 11.248 ns  ; selector:inst4|num[2] ; led[4]   ; scan_clk   ;
; N/A   ; None         ; 11.235 ns  ; selector:inst4|num[3] ; led[3]   ; scan_clk   ;
; N/A   ; None         ; 11.199 ns  ; selector:inst4|num[0] ; led[7]   ; scan_clk   ;
; N/A   ; None         ; 11.106 ns  ; selector:inst4|num[0] ; led[5]   ; scan_clk   ;
; N/A   ; None         ; 11.092 ns  ; selector:inst4|num[0] ; led[2]   ; scan_clk   ;
; N/A   ; None         ; 11.052 ns  ; selector:inst4|num[1] ; led[7]   ; scan_clk   ;
; N/A   ; None         ; 10.964 ns  ; selector:inst4|num[1] ; led[5]   ; scan_clk   ;
; N/A   ; None         ; 10.962 ns  ; selector:inst4|num[1] ; led[2]   ; scan_clk   ;
; N/A   ; None         ; 10.916 ns  ; selector:inst4|num[3] ; led[7]   ; scan_clk   ;
; N/A   ; None         ; 10.875 ns  ; selector:inst4|num[0] ; led[6]   ; scan_clk   ;
; N/A   ; None         ; 10.865 ns  ; selector:inst4|num[0] ; led[0]   ; scan_clk   ;
; N/A   ; None         ; 10.863 ns  ; selector:inst4|num[0] ; led[4]   ; scan_clk   ;
; N/A   ; None         ; 10.823 ns  ; selector:inst4|num[3] ; led[5]   ; scan_clk   ;
; N/A   ; None         ; 10.799 ns  ; selector:inst4|num[3] ; led[2]   ; scan_clk   ;
; N/A   ; None         ; 10.745 ns  ; selector:inst4|num[1] ; led[6]   ; scan_clk   ;
; N/A   ; None         ; 10.730 ns  ; selector:inst4|num[1] ; led[0]   ; scan_clk   ;
; N/A   ; None         ; 10.725 ns  ; selector:inst4|num[1] ; led[4]   ; scan_clk   ;
; N/A   ; None         ; 10.581 ns  ; selector:inst4|num[3] ; led[0]   ; scan_clk   ;
; N/A   ; None         ; 10.580 ns  ; selector:inst4|num[3] ; led[4]   ; scan_clk   ;
; N/A   ; None         ; 10.577 ns  ; selector:inst4|num[3] ; led[6]   ; scan_clk   ;
; N/A   ; None         ; 7.184 ns   ; selector:inst4|sel[4] ; sel[4]   ; scan_clk   ;
; N/A   ; None         ; 7.180 ns   ; selector:inst4|sel[2] ; sel[2]   ; scan_clk   ;
; N/A   ; None         ; 7.119 ns   ; selector:inst4|sel[6] ; sel[6]   ; scan_clk   ;
; N/A   ; None         ; 7.093 ns   ; selector:inst4|sel[7] ; sel[7]   ; scan_clk   ;
; N/A   ; None         ; 7.046 ns   ; selector:inst4|sel[3] ; sel[3]   ; scan_clk   ;
; N/A   ; None         ; 7.041 ns   ; selector:inst4|sel[5] ; sel[5]   ; scan_clk   ;
; N/A   ; None         ; 7.036 ns   ; selector:inst4|sel[1] ; sel[1]   ; scan_clk   ;
; N/A   ; None         ; 6.768 ns   ; selector:inst4|sel[0] ; sel[0]   ; scan_clk   ;
+-------+--------------+------------+-----------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Fri Apr 19 08:41:10 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "scan_clk" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock:inst|clk_jin" as buffer
    Info: Detected ripple clock "clock:inst1|clk_jin" as buffer
Info: Clock "clk" has Internal fmax of 179.37 MHz between source register "clock:inst1|count[2]" and destination register "clock:inst1|clk_jin" (period= 5.575 ns)
    Info: + Longest register to register delay is 5.314 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y15_N5; Fanout = 14; REG Node = 'clock:inst1|count[2]'
        Info: 2: + IC(1.158 ns) + CELL(0.423 ns) = 1.581 ns; Loc. = LC_X31_Y15_N3; Fanout = 2; COMB Node = 'clock:inst1|add~436'
        Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 1.759 ns; Loc. = LC_X31_Y15_N4; Fanout = 2; COMB Node = 'clock:inst1|add~441'
        Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 2.380 ns; Loc. = LC_X31_Y15_N6; Fanout = 5; COMB Node = 'clock:inst1|add~429'
        Info: 5: + IC(0.445 ns) + CELL(0.590 ns) = 3.415 ns; Loc. = LC_X31_Y15_N0; Fanout = 3; COMB Node = 'clock:inst1|LessThan~552'
        Info: 6: + IC(1.421 ns) + CELL(0.478 ns) = 5.314 ns; Loc. = LC_X24_Y15_N2; Fanout = 6; REG Node = 'clock:inst1|clk_jin'
        Info: Total cell delay = 2.290 ns ( 43.09 % )
        Info: Total interconnect delay = 3.024 ns ( 56.91 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 8.634 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(0.782 ns) + CELL(0.935 ns) = 3.186 ns; Loc. = LC_X20_Y13_N2; Fanout = 7; REG Node = 'clock:inst|clk_jin'
            Info: 3: + IC(4.737 ns) + CELL(0.711 ns) = 8.634 ns; Loc. = LC_X24_Y15_N2; Fanout = 6; REG Node = 'clock:inst1|clk_jin'
            Info: Total cell delay = 3.115 ns ( 36.08 % )
            Info: Total interconnect delay = 5.519 ns ( 63.92 % )
        Info: - Longest clock path from clock "clk" to source register is 8.634 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(0.782 ns) + CELL(0.935 ns) = 3.186 ns; Loc. = LC_X20_Y13_N2; Fanout = 7; REG Node = 'clock:inst|clk_jin'
            Info: 3: + IC(4.737 ns) + CELL(0.711 ns) = 8.634 ns; Loc. = LC_X32_Y15_N5; Fanout = 14; REG Node = 'clock:inst1|count[2]'
            Info: Total cell delay = 3.115 ns ( 36.08 % )
            Info: Total interconnect delay = 5.519 ns ( 63.92 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "scan_clk" has Internal fmax of 176.37 MHz between source register "selector:inst4|n[2]" and destination register "selector:inst4|num[2]" (period= 5.67 ns)
    Info: + Longest register to register delay is 5.409 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y14_N3; Fanout = 20; REG Node = 'selector:inst4|n[2]'
        Info: 2: + IC(1.302 ns) + CELL(0.590 ns) = 1.892 ns; Loc. = LC_X32_Y14_N8; Fanout = 1; COMB Node = 'selector:inst4|Mux~5177'
        Info: 3: + IC(1.101 ns) + CELL(0.590 ns) = 3.583 ns; Loc. = LC_X29_Y14_N1; Fanout = 1; COMB Node = 'selector:inst4|Mux~5163'
        Info: 4: + IC(1.088 ns) + CELL(0.738 ns) = 5.409 ns; Loc. = LC_X30_Y13_N3; Fanout = 8; REG Node = 'selector:inst4|num[2]'
        Info: Total cell delay = 1.918 ns ( 35.46 % )
        Info: Total interconnect delay = 3.491 ns ( 64.54 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "scan_clk" to destination register is 2.962 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 15; CLK Node = 'scan_clk'
            Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X30_Y13_N3; Fanout = 8; REG Node = 'selector:inst4|num[2]'
            Info: Total cell delay = 2.180 ns ( 73.60 % )
            Info: Total interconnect delay = 0.782 ns ( 26.40 % )
        Info: - Longest clock path from clock "scan_clk" to source register is 2.962 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 15; CLK Node = 'scan_clk'
            Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X31_Y14_N3; Fanout = 20; REG Node = 'selector:inst4|n[2]'
            Info: Total cell delay = 2.180 ns ( 73.60 % )
            Info: Total interconnect delay = 0.782 ns ( 26.40 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tco from clock "clk" to destination pin "finalout" through register "Hour:inst2|clk_jin" is 18.541 ns
    Info: + Longest clock path from clock "clk" to source register is 14.373 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(0.782 ns) + CELL(0.935 ns) = 3.186 ns; Loc. = LC_X20_Y13_N2; Fanout = 7; REG Node = 'clock:inst|clk_jin'
        Info: 3: + IC(4.737 ns) + CELL(0.935 ns) = 8.858 ns; Loc. = LC_X24_Y15_N2; Fanout = 6; REG Node = 'clock:inst1|clk_jin'
        Info: 4: + IC(4.804 ns) + CELL(0.711 ns) = 14.373 ns; Loc. = LC_X25_Y14_N2; Fanout = 1; REG Node = 'Hour:inst2|clk_jin'
        Info: Total cell delay = 4.050 ns ( 28.18 % )
        Info: Total interconnect delay = 10.323 ns ( 71.82 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y14_N2; Fanout = 1; REG Node = 'Hour:inst2|clk_jin'
        Info: 2: + IC(1.836 ns) + CELL(2.108 ns) = 3.944 ns; Loc. = PIN_198; Fanout = 0; PIN Node = 'finalout'
        Info: Total cell delay = 2.108 ns ( 53.45 % )
        Info: Total interconnect delay = 1.836 ns ( 46.55 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Fri Apr 19 08:41:10 2013
    Info: Elapsed time: 00:00:00


