# SHA---HASH-ALGORITHM-
Verilog implementation of the SHA-1 cryptographic hash algorithm. Processes 512-bit input blocks to produce a 160-bit digest using 80 rounds. Includes testbench, simulation in Vivado 2018, and synthesis reports.
