 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 15:00:46 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          1.30
  Critical Path Slack:          -0.38
  Critical Path Clk Period:      1.00
  Total Negative Slack:       -363.00
  No. of Violating Paths:     1062.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               6808
  Buf/Inv Cell Count:            1183
  Buf Cell Count:                 117
  Inv Cell Count:                1066
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5616
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    28598.677816
  Noncombinational Area: 24085.599276
  Buf/Inv Area:           4967.263878
  Total Buffer Area:           818.28
  Total Inverter Area:        4148.98
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             52684.277091
  Design Area:           52684.277091


  Design Rules
  -----------------------------------
  Total Number of Nets:          6815
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.23
  Logic Optimization:                 12.92
  Mapping Optimization:               53.20
  -----------------------------------------
  Overall Compile Time:               85.04
  Overall Compile Wall Clock Time:    86.75

  --------------------------------------------------------------------

  Design  WNS: 0.38  TNS: 363.00  Number of Violating Paths: 1062


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
