Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:21:37 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.432        0.000                      0                 1168        0.159        0.000                      0                 1168        3.000        0.000                       0                   548  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.432        0.000                      0                 1168        0.159        0.000                      0                 1168        3.000        0.000                       0                   548  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 fsm1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 2.820ns (42.772%)  route 3.773ns (57.228%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y66         FDRE                                         r  fsm1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[18]/Q
                         net (fo=3, routed)           0.981     2.472    fsm1/fsm1_out[18]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     2.596 f  fsm1/A_addr0[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.798     3.394    fsm1/A_addr0[3]_INST_0_i_50_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     3.518 r  fsm1/A_addr0[3]_INST_0_i_36/O
                         net (fo=5, routed)           0.463     3.981    fsm1/A_addr0[3]_INST_0_i_36_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.105 f  fsm1/out[31]_i_6__1/O
                         net (fo=4, routed)           0.539     4.645    fsm1/out[31]_i_6__1_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.124     4.769 f  fsm1/out_tmp_reg_i_35/O
                         net (fo=67, routed)          0.413     5.181    fsm6/done_buf_reg[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  fsm6/out[31]_i_2__0/O
                         net (fo=65, routed)          0.579     5.884    fsm0/incr0_left1
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.008 r  fsm0/out[3]_i_4__0/O
                         net (fo=1, routed)           0.000     6.008    incr0/right[0]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.541 r  incr0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.541    incr0/out_reg[3]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  incr0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.658    incr0/out_reg[7]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  incr0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    incr0/out_reg[11]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  incr0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    incr0/out_reg[15]_i_1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  incr0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    incr0/out_reg[19]_i_1_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  incr0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    incr0/out_reg[23]_i_1_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  incr0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    incr0/out_reg[27]_i_1_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.566 r  incr0/out_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     7.566    fsm0/out[29]
    SLICE_X38Y70         FDRE                                         r  fsm0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    fsm0/clk
    SLICE_X38Y70         FDRE                                         r  fsm0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 fsm1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.812ns (42.703%)  route 3.773ns (57.297%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y66         FDRE                                         r  fsm1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[18]/Q
                         net (fo=3, routed)           0.981     2.472    fsm1/fsm1_out[18]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     2.596 f  fsm1/A_addr0[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.798     3.394    fsm1/A_addr0[3]_INST_0_i_50_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     3.518 r  fsm1/A_addr0[3]_INST_0_i_36/O
                         net (fo=5, routed)           0.463     3.981    fsm1/A_addr0[3]_INST_0_i_36_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.105 f  fsm1/out[31]_i_6__1/O
                         net (fo=4, routed)           0.539     4.645    fsm1/out[31]_i_6__1_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.124     4.769 f  fsm1/out_tmp_reg_i_35/O
                         net (fo=67, routed)          0.413     5.181    fsm6/done_buf_reg[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  fsm6/out[31]_i_2__0/O
                         net (fo=65, routed)          0.579     5.884    fsm0/incr0_left1
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.008 r  fsm0/out[3]_i_4__0/O
                         net (fo=1, routed)           0.000     6.008    incr0/right[0]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.541 r  incr0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.541    incr0/out_reg[3]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  incr0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.658    incr0/out_reg[7]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  incr0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    incr0/out_reg[11]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  incr0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    incr0/out_reg[15]_i_1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  incr0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    incr0/out_reg[19]_i_1_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  incr0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    incr0/out_reg[23]_i_1_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  incr0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    incr0/out_reg[27]_i_1_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.558 r  incr0/out_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     7.558    fsm0/out[31]
    SLICE_X38Y70         FDRE                                         r  fsm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    fsm0/clk
    SLICE_X38Y70         FDRE                                         r  fsm0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 1.428ns (24.133%)  route 4.489ns (75.867%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y80         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.669     2.098    fsm3/fsm3_out[30]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     2.222 f  fsm3/A_addr0[3]_INST_0_i_42/O
                         net (fo=1, routed)           0.807     3.029    fsm3/A_addr0[3]_INST_0_i_42_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I3_O)        0.124     3.153 r  fsm3/A_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.530     3.683    fsm3/A_addr0[3]_INST_0_i_22_n_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I3_O)        0.150     3.833 f  fsm3/out[31]_i_16/O
                         net (fo=2, routed)           0.708     4.541    fsm3/out[31]_i_16_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.326     4.867 r  fsm3/out[31]_i_6__0/O
                         net (fo=4, routed)           0.479     5.347    fsm3/out[31]_i_6__0_n_0
    SLICE_X39Y78         LUT3 (Prop_lut3_I0_O)        0.124     5.471 r  fsm3/out[31]_i_4__2/O
                         net (fo=4, routed)           0.438     5.908    fsm3/out[31]_i_4__2_n_0
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.032 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.858     6.890    fsm3/out[31]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  fsm3/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    fsm3/clk
    SLICE_X38Y75         FDRE                                         r  fsm3/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y75         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm3/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 fsm1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.736ns (42.034%)  route 3.773ns (57.966%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y66         FDRE                                         r  fsm1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[18]/Q
                         net (fo=3, routed)           0.981     2.472    fsm1/fsm1_out[18]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     2.596 f  fsm1/A_addr0[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.798     3.394    fsm1/A_addr0[3]_INST_0_i_50_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     3.518 r  fsm1/A_addr0[3]_INST_0_i_36/O
                         net (fo=5, routed)           0.463     3.981    fsm1/A_addr0[3]_INST_0_i_36_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.105 f  fsm1/out[31]_i_6__1/O
                         net (fo=4, routed)           0.539     4.645    fsm1/out[31]_i_6__1_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.124     4.769 f  fsm1/out_tmp_reg_i_35/O
                         net (fo=67, routed)          0.413     5.181    fsm6/done_buf_reg[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  fsm6/out[31]_i_2__0/O
                         net (fo=65, routed)          0.579     5.884    fsm0/incr0_left1
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.008 r  fsm0/out[3]_i_4__0/O
                         net (fo=1, routed)           0.000     6.008    incr0/right[0]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.541 r  incr0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.541    incr0/out_reg[3]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  incr0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.658    incr0/out_reg[7]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  incr0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    incr0/out_reg[11]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  incr0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    incr0/out_reg[15]_i_1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  incr0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    incr0/out_reg[19]_i_1_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  incr0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    incr0/out_reg[23]_i_1_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  incr0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    incr0/out_reg[27]_i_1_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.482 r  incr0/out_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     7.482    fsm0/out[30]
    SLICE_X38Y70         FDRE                                         r  fsm0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    fsm0/clk
    SLICE_X38Y70         FDRE                                         r  fsm0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 fsm1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 2.716ns (41.855%)  route 3.773ns (58.145%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y66         FDRE                                         r  fsm1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[18]/Q
                         net (fo=3, routed)           0.981     2.472    fsm1/fsm1_out[18]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     2.596 f  fsm1/A_addr0[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.798     3.394    fsm1/A_addr0[3]_INST_0_i_50_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     3.518 r  fsm1/A_addr0[3]_INST_0_i_36/O
                         net (fo=5, routed)           0.463     3.981    fsm1/A_addr0[3]_INST_0_i_36_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.105 f  fsm1/out[31]_i_6__1/O
                         net (fo=4, routed)           0.539     4.645    fsm1/out[31]_i_6__1_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.124     4.769 f  fsm1/out_tmp_reg_i_35/O
                         net (fo=67, routed)          0.413     5.181    fsm6/done_buf_reg[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  fsm6/out[31]_i_2__0/O
                         net (fo=65, routed)          0.579     5.884    fsm0/incr0_left1
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.008 r  fsm0/out[3]_i_4__0/O
                         net (fo=1, routed)           0.000     6.008    incr0/right[0]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.541 r  incr0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.541    incr0/out_reg[3]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  incr0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.658    incr0/out_reg[7]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  incr0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    incr0/out_reg[11]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  incr0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    incr0/out_reg[15]_i_1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  incr0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    incr0/out_reg[19]_i_1_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  incr0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    incr0/out_reg[23]_i_1_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  incr0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    incr0/out_reg[27]_i_1_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.462 r  incr0/out_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     7.462    fsm0/out[28]
    SLICE_X38Y70         FDRE                                         r  fsm0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    fsm0/clk
    SLICE_X38Y70         FDRE                                         r  fsm0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 fsm1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 2.703ns (41.739%)  route 3.773ns (58.261%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y66         FDRE                                         r  fsm1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[18]/Q
                         net (fo=3, routed)           0.981     2.472    fsm1/fsm1_out[18]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     2.596 f  fsm1/A_addr0[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.798     3.394    fsm1/A_addr0[3]_INST_0_i_50_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     3.518 r  fsm1/A_addr0[3]_INST_0_i_36/O
                         net (fo=5, routed)           0.463     3.981    fsm1/A_addr0[3]_INST_0_i_36_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.105 f  fsm1/out[31]_i_6__1/O
                         net (fo=4, routed)           0.539     4.645    fsm1/out[31]_i_6__1_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.124     4.769 f  fsm1/out_tmp_reg_i_35/O
                         net (fo=67, routed)          0.413     5.181    fsm6/done_buf_reg[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  fsm6/out[31]_i_2__0/O
                         net (fo=65, routed)          0.579     5.884    fsm0/incr0_left1
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.008 r  fsm0/out[3]_i_4__0/O
                         net (fo=1, routed)           0.000     6.008    incr0/right[0]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.541 r  incr0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.541    incr0/out_reg[3]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  incr0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.658    incr0/out_reg[7]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  incr0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    incr0/out_reg[11]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  incr0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    incr0/out_reg[15]_i_1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  incr0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    incr0/out_reg[19]_i_1_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  incr0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    incr0/out_reg[23]_i_1_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.449 r  incr0/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.449    fsm0/out[25]
    SLICE_X38Y69         FDRE                                         r  fsm0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    fsm0/clk
    SLICE_X38Y69         FDRE                                         r  fsm0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 fsm1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 2.872ns (44.384%)  route 3.599ns (55.616%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y66         FDRE                                         r  fsm1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[18]/Q
                         net (fo=3, routed)           0.981     2.472    fsm1/fsm1_out[18]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     2.596 f  fsm1/A_addr0[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.798     3.394    fsm1/A_addr0[3]_INST_0_i_50_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     3.518 r  fsm1/A_addr0[3]_INST_0_i_36/O
                         net (fo=5, routed)           0.463     3.981    fsm1/A_addr0[3]_INST_0_i_36_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.105 f  fsm1/out[31]_i_6__1/O
                         net (fo=4, routed)           0.450     4.555    fsm1/out[31]_i_6__1_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.118     4.673 r  fsm1/out[31]_i_14__0/O
                         net (fo=5, routed)           0.906     5.580    fsm1/out[31]_i_14__0_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I0_O)        0.326     5.906 r  fsm1/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.906    incr1/S[0]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.419 r  incr1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.419    incr1/out_reg[3]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.536 r  incr1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    incr1/out_reg[7]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  incr1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.653    incr1/out_reg[11]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  incr1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    incr1/out_reg[15]_i_1_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  incr1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.887    incr1/out_reg[19]_i_1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  incr1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    incr1/out_reg[23]_i_1_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  incr1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    incr1/out_reg[27]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.444 r  incr1/out_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     7.444    fsm1/out_reg[31]_4[29]
    SLICE_X42Y69         FDRE                                         r  fsm1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    fsm1/clk
    SLICE_X42Y69         FDRE                                         r  fsm1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 fsm1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 2.695ns (41.666%)  route 3.773ns (58.334%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y66         FDRE                                         r  fsm1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[18]/Q
                         net (fo=3, routed)           0.981     2.472    fsm1/fsm1_out[18]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     2.596 f  fsm1/A_addr0[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.798     3.394    fsm1/A_addr0[3]_INST_0_i_50_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     3.518 r  fsm1/A_addr0[3]_INST_0_i_36/O
                         net (fo=5, routed)           0.463     3.981    fsm1/A_addr0[3]_INST_0_i_36_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.105 f  fsm1/out[31]_i_6__1/O
                         net (fo=4, routed)           0.539     4.645    fsm1/out[31]_i_6__1_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.124     4.769 f  fsm1/out_tmp_reg_i_35/O
                         net (fo=67, routed)          0.413     5.181    fsm6/done_buf_reg[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  fsm6/out[31]_i_2__0/O
                         net (fo=65, routed)          0.579     5.884    fsm0/incr0_left1
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.008 r  fsm0/out[3]_i_4__0/O
                         net (fo=1, routed)           0.000     6.008    incr0/right[0]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.541 r  incr0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.541    incr0/out_reg[3]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  incr0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.658    incr0/out_reg[7]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  incr0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    incr0/out_reg[11]_i_1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  incr0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.892    incr0/out_reg[15]_i_1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  incr0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    incr0/out_reg[19]_i_1_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  incr0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    incr0/out_reg[23]_i_1_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.441 r  incr0/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.441    fsm0/out[27]
    SLICE_X38Y69         FDRE                                         r  fsm0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    fsm0/clk
    SLICE_X38Y69         FDRE                                         r  fsm0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 fsm1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 2.864ns (44.316%)  route 3.599ns (55.684%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y66         FDRE                                         r  fsm1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[18]/Q
                         net (fo=3, routed)           0.981     2.472    fsm1/fsm1_out[18]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     2.596 f  fsm1/A_addr0[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.798     3.394    fsm1/A_addr0[3]_INST_0_i_50_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     3.518 r  fsm1/A_addr0[3]_INST_0_i_36/O
                         net (fo=5, routed)           0.463     3.981    fsm1/A_addr0[3]_INST_0_i_36_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.105 f  fsm1/out[31]_i_6__1/O
                         net (fo=4, routed)           0.450     4.555    fsm1/out[31]_i_6__1_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.118     4.673 r  fsm1/out[31]_i_14__0/O
                         net (fo=5, routed)           0.906     5.580    fsm1/out[31]_i_14__0_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I0_O)        0.326     5.906 r  fsm1/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.906    incr1/S[0]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.419 r  incr1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.419    incr1/out_reg[3]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.536 r  incr1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    incr1/out_reg[7]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  incr1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.653    incr1/out_reg[11]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  incr1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    incr1/out_reg[15]_i_1_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  incr1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.887    incr1/out_reg[19]_i_1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  incr1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    incr1/out_reg[23]_i_1_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  incr1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    incr1/out_reg[27]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.436 r  incr1/out_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     7.436    fsm1/out_reg[31]_4[31]
    SLICE_X42Y69         FDRE                                         r  fsm1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    fsm1/clk
    SLICE_X42Y69         FDRE                                         r  fsm1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 fsm1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.458ns (25.225%)  route 4.322ns (74.775%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y66         FDRE                                         r  fsm1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[18]/Q
                         net (fo=3, routed)           0.981     2.472    fsm1/fsm1_out[18]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     2.596 f  fsm1/A_addr0[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.798     3.394    fsm1/A_addr0[3]_INST_0_i_50_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     3.518 r  fsm1/A_addr0[3]_INST_0_i_36/O
                         net (fo=5, routed)           0.463     3.981    fsm1/A_addr0[3]_INST_0_i_36_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.105 f  fsm1/out[31]_i_6__1/O
                         net (fo=4, routed)           0.450     4.555    fsm1/out[31]_i_6__1_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.118     4.673 r  fsm1/out[31]_i_14__0/O
                         net (fo=5, routed)           0.476     5.149    fsm1/out[31]_i_14__0_n_0
    SLICE_X40Y63         LUT4 (Prop_lut4_I3_O)        0.326     5.475 f  fsm1/out[31]_i_4/O
                         net (fo=4, routed)           0.326     5.801    fsm1/out[31]_i_4_n_0
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.925 r  fsm1/out[31]_i_1__5/O
                         net (fo=29, routed)          0.828     6.753    fsm1/out[31]_i_1__5_n_0
    SLICE_X42Y69         FDRE                                         r  fsm1/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    fsm1/clk
    SLICE_X42Y69         FDRE                                         r  fsm1/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y69         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    multp0/clk
    SLICE_X45Y62         FDRE                                         r  multp0/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.110     0.661    multp0/p_1_in[9]
    SLICE_X45Y63         FDRE                                         r  multp0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    multp0/clk
    SLICE_X45Y63         FDRE                                         r  multp0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    multp0/clk
    SLICE_X45Y64         FDRE                                         r  multp0/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.113     0.664    multp0/p_1_in[12]
    SLICE_X45Y64         FDRE                                         r  multp0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    multp0/clk
    SLICE_X45Y64         FDRE                                         r  multp0/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    multp0/clk
    SLICE_X45Y63         FDRE                                         r  multp0/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.110     0.661    multp0/p_1_in[14]
    SLICE_X45Y64         FDRE                                         r  multp0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    multp0/clk
    SLICE_X45Y64         FDRE                                         r  multp0/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.066     0.498    multp0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    multp0/clk
    SLICE_X45Y61         FDRE                                         r  multp0/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.116     0.667    multp0/p_1_in[13]
    SLICE_X45Y61         FDRE                                         r  multp0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    multp0/clk
    SLICE_X45Y61         FDRE                                         r  multp0/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    multp0/clk
    SLICE_X39Y60         FDRE                                         r  multp0/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.116     0.667    multp0/p_1_in[2]
    SLICE_X39Y60         FDRE                                         r  multp0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    multp0/clk
    SLICE_X39Y60         FDRE                                         r  multp0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    multp0/clk
    SLICE_X44Y63         FDRE                                         r  multp0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.118     0.669    multp0/p_1_in[10]
    SLICE_X45Y63         FDRE                                         r  multp0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    multp0/clk
    SLICE_X45Y63         FDRE                                         r  multp0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    multp0/clk
    SLICE_X40Y62         FDRE                                         r  multp0/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.118     0.669    multp0/p_1_in[4]
    SLICE_X41Y62         FDRE                                         r  multp0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    multp0/clk
    SLICE_X41Y62         FDRE                                         r  multp0/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    multp1/clk
    SLICE_X37Y64         FDRE                                         r  multp1/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp1/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.055     0.593    multp1/p_1_in[8]
    SLICE_X37Y64         FDRE                                         r  multp1/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    multp1/clk
    SLICE_X37Y64         FDRE                                         r  multp1/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y64         FDRE (Hold_fdre_C_D)        -0.006     0.426    multp1/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    multp1/clk
    SLICE_X37Y64         FDRE                                         r  multp1/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp1/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.054     0.593    multp1/p_1_in[0]
    SLICE_X37Y64         FDRE                                         r  multp1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    multp1/clk
    SLICE_X37Y64         FDRE                                         r  multp1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y64         FDRE (Hold_fdre_C_D)        -0.008     0.424    multp1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    multp0/clk
    SLICE_X45Y61         FDRE                                         r  multp0/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.116     0.667    multp0/p_1_in[15]
    SLICE_X45Y61         FDRE                                         r  multp0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    multp0/clk
    SLICE_X45Y61         FDRE                                         r  multp0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.066     0.498    multp0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y24   multp0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y23   multp1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y26   multp0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y28   multp1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X41Y61  multp0/out_tmp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X44Y63  multp0/out_tmp_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X44Y63  multp0/out_tmp_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X45Y64  multp0/out_tmp_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X45Y61  multp0/out_tmp_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X45Y63  multp0/out_tmp_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X41Y61  multp0/out_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y63  multp0/out_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y63  multp0/out_tmp_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X45Y64  multp0/out_tmp_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X45Y61  multp0/out_tmp_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X45Y63  multp0/out_tmp_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X45Y61  multp0/out_tmp_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y65  multp0/out_tmp_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X45Y62  multp0/out_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y60  multp0/out_tmp_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X41Y61  multp0/out_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y63  multp0/out_tmp_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y63  multp0/out_tmp_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X45Y64  multp0/out_tmp_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X45Y61  multp0/out_tmp_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X45Y63  multp0/out_tmp_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X45Y61  multp0/out_tmp_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y65  multp0/out_tmp_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X45Y62  multp0/out_tmp_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y60  multp0/out_tmp_reg[2]/C



