/**
* @file rbusMacarthur3_DesignSpec_MISC_GPIOReg.h
* RBus systemc program.
*
* @author RS_MM2_SD
* @email jason9.ccc@realtek.com
 * @date 2014/3/25
* @ingroup model_rbus
 * @version { 1.0 }
 **
 */

#ifndef _RBUS_MACARTHUR3_DESIGNSPEC_MISC_GPIO_REG_H_
#define _RBUS_MACARTHUR3_DESIGNSPEC_MISC_GPIO_REG_H_

#include "rbus/rbus_types.h"



/*  MACARTHUR3_DESIGNSPEC_MISC_GPIO Register Address */



#define  MISC_GPIO_GP0DIR_VADDR 		(0xb801bd00)
#define  MISC_GPIO_GP1DIR_VADDR 		(0xb801bd04)
#define  MISC_GPIO_GP2DIR_VADDR 		(0xb801bd08)
#define  MISC_GPIO_GP3DIR_VADDR 		(0xb801bd0c)
#define  MISC_GPIO_GP4DIR_VADDR 		(0xb801bd10)
#define  MISC_GPIO_GP5DIR_VADDR 		(0xb801bd14)

#define  MISC_GPIO_GP0DATO_VADDR 		(0xb801bd18)
#define  MISC_GPIO_GP1DATO_VADDR 		(0xb801bd1c)
#define  MISC_GPIO_GP2DATO_VADDR 		(0xb801bd20)
#define  MISC_GPIO_GP3DATO_VADDR 		(0xb801bd24)
#define  MISC_GPIO_GP4DATO_VADDR 		(0xb801bd28)
#define  MISC_GPIO_GP5DATO_VADDR 		(0xb801bd2C)

#define  MISC_GPIO_GP0DATI_VADDR 		(0xb801bd30)
#define  MISC_GPIO_GP1DATI_VADDR 		(0xb801bd34)
#define  MISC_GPIO_GP2DATI_VADDR 		(0xb801bd38)
#define  MISC_GPIO_GP3DATI_VADDR 		(0xb801bd3c)
#define  MISC_GPIO_GP4DATI_VADDR 		(0xb801bd40)
#define  MISC_GPIO_GP5DATI_VADDR 		(0xb801bd44)

#define  MISC_GPIO_GP0IE_VADDR 		(0xb801bd48)
#define  MISC_GPIO_GP1IE_VADDR 		(0xb801bd4c)
#define  MISC_GPIO_GP2IE_VADDR 		(0xb801bd50)
#define  MISC_GPIO_GP3IE_VADDR 		(0xb801bd54)
#define  MISC_GPIO_GP4IE_VADDR 		(0xb801bd58)
#define  MISC_GPIO_GP5IE_VADDR 		(0xb801bd5C)

#define  MISC_GPIO_GP0DP_VADDR 		(0xb801bd60)
#define  MISC_GPIO_GP1DP_VADDR 		(0xb801bd64)
#define  MISC_GPIO_GP2DP_VADDR 		(0xb801bd68)
#define  MISC_GPIO_GP3DP_VADDR 		(0xb801bd6c)
#define  MISC_GPIO_GP4DP_VADDR 		(0xb801bd70)
#define  MISC_GPIO_GP5DP_VADDR 		(0xb801bd74)

#define  MISC_GPIO_GPDEB_VADDR 		(0xb801bd78)
#define  MISC_GPIO_GPDEB_1_VADDR 		(0xb801bd7c)

#define  MISC_GPIO_ISR_GP0A_VADDR 		(0xb801bd80)
#define  MISC_GPIO_ISR_GP1A_VADDR 		(0xb801bd84)
#define  MISC_GPIO_ISR_GP2A_VADDR 		(0xb801bd88)
#define  MISC_GPIO_ISR_GP3A_VADDR 		(0xb801bd8c)
#define  MISC_GPIO_ISR_GP4A_VADDR 		(0xb801bd90)
#define  MISC_GPIO_ISR_GP5A_VADDR 		(0xb801bd94)

#define  MISC_GPIO_ISR_GP0DA_VADDR 		(0xb801bd9C)
#define  MISC_GPIO_ISR_GP1DA_VADDR 		(0xb801bdA0)
#define  MISC_GPIO_ISR_GP2DA_VADDR 		(0xb801bda4)
#define  MISC_GPIO_ISR_GP3DA_VADDR 		(0xb801bda8)
#define  MISC_GPIO_ISR_GP4DA_VADDR 		(0xb801bdaC)
#define  MISC_GPIO_ISR_GP5DA_VADDR 		(0xb801bdB0)

#endif
