arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.12	vpr	66.68 MiB		-1	-1	0.06	26836	1	0.03	-1	-1	35768	-1	-1	2	6	0	0	success	v8.0.0-12803-g53682df9f	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-60-generic x86_64	2025-06-13T11:40:41	llavign1-OptiPlex-7070	/home/llavign1/Gits/vtr-clone/vtr_flow/tasks	68284	6	1	16	17	2	10	9	17	17	289	-1	auto	28.3 MiB	0.01	118	71	27	13	14	0	66.7 MiB	0.00	0.00	2.15593	1.81373	-4.90335	-1.81373	0.805	0.18	3.9972e-05	3.3363e-05	0.00020106	0.000171531	-1	-1	-1	-1	20	126	3	1.34605e+07	107788	411619.	1424.29	0.14	0.00142296	0.00127231	24098	82050	-1	124	2	10	10	4740	1924	2.44995	0.805	-5.31064	-2.44995	-0.657256	-0.367156	535376.	1852.51	0.02	0.06	0.04	-1	-1	0.02	0.00107316	0.00101955	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	0.74	vpr	66.75 MiB		-1	-1	0.05	26836	1	0.01	-1	-1	33804	-1	-1	1	3	0	0	success	v8.0.0-12803-g53682df9f	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-60-generic x86_64	2025-06-13T11:40:41	llavign1-OptiPlex-7070	/home/llavign1/Gits/vtr-clone/vtr_flow/tasks	68348	3	1	5	6	1	4	5	13	13	169	-1	auto	28.3 MiB	0.00	38	25	12	6	6	0	66.7 MiB	0.00	0.00	1.29226	1.06427	-1.32032	-1.06427	1.06427	0.10	1.7571e-05	1.0314e-05	8.4903e-05	6.2361e-05	-1	-1	-1	-1	20	44	2	6.63067e+06	53894	227243.	1344.63	0.09	0.000941255	0.000871294	13251	44387	-1	45	1	4	4	2400	1643	1.76603	1.76603	-1.76603	-1.76603	-0.685145	-0.685145	294987.	1745.49	0.01	0.04	0.02	-1	-1	0.01	0.000862466	0.000838856	0	4	
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.13	vpr	67.06 MiB		-1	-1	0.06	26812	1	0.03	-1	-1	35900	-1	-1	2	6	0	0	success	v8.0.0-12803-g53682df9f	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-60-generic x86_64	2025-06-13T11:40:41	llavign1-OptiPlex-7070	/home/llavign1/Gits/vtr-clone/vtr_flow/tasks	68668	6	1	16	17	2	10	9	17	17	289	-1	auto	28.7 MiB	0.01	118	71	27	13	14	0	67.1 MiB	0.00	0.00	2.15759	1.81595	-4.90722	-1.81595	0.805	0.19	2.5093e-05	1.8349e-05	0.000186523	0.000155431	-1	-1	-1	-1	20	126	3	1.34605e+07	107788	424167.	1467.71	0.14	0.00140027	0.00128386	24098	84646	-1	124	2	11	11	6930	2763	2.46633	0.805	-5.34451	-2.46633	-0.656149	-0.367155	547923.	1895.93	0.02	0.06	0.04	-1	-1	0.02	0.00104446	0.000992013	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	0.75	vpr	66.80 MiB		-1	-1	0.06	26964	1	0.01	-1	-1	33720	-1	-1	1	3	0	0	success	v8.0.0-12803-g53682df9f	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-60-generic x86_64	2025-06-13T11:40:41	llavign1-OptiPlex-7070	/home/llavign1/Gits/vtr-clone/vtr_flow/tasks	68408	3	1	5	6	1	4	5	13	13	169	-1	auto	28.3 MiB	0.00	38	25	12	6	6	0	66.8 MiB	0.00	0.00	1.29226	1.06427	-1.32032	-1.06427	1.06427	0.10	1.1976e-05	7.638e-06	8.2232e-05	6.3068e-05	-1	-1	-1	-1	20	41	2	6.63067e+06	53894	235789.	1395.20	0.08	0.000930329	0.000867297	13251	46155	-1	53	1	4	4	2622	1701	2.05791	2.05791	-2.05791	-2.05791	-0.685145	-0.685145	303533.	1796.05	0.01	0.04	0.02	-1	-1	0.01	0.000809155	0.000785008	0	4	
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.14	vpr	66.93 MiB		-1	-1	0.05	26836	1	0.03	-1	-1	35772	-1	-1	2	6	0	0	success	v8.0.0-12803-g53682df9f	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-60-generic x86_64	2025-06-13T11:40:41	llavign1-OptiPlex-7070	/home/llavign1/Gits/vtr-clone/vtr_flow/tasks	68536	6	1	16	17	2	10	9	17	17	289	-1	auto	28.5 MiB	0.01	118	71	27	13	14	0	66.9 MiB	0.00	0.00	2.15593	1.81373	-4.90335	-1.81373	0.805	0.19	4.0238e-05	3.3628e-05	0.000195866	0.000165856	-1	-1	-1	-1	20	604	3	1.34605e+07	107788	408865.	1414.76	0.15	0.00137068	0.0012537	24098	82150	-1	602	2	10	10	5274	2200	3.39125	0.805	-7.19406	-3.39125	-2.53986	-1.30846	532630.	1843.01	0.02	0.06	0.04	-1	-1	0.02	0.00108698	0.00103557	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	0.73	vpr	67.05 MiB		-1	-1	0.05	26952	1	0.01	-1	-1	33808	-1	-1	1	3	0	0	success	v8.0.0-12803-g53682df9f	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-60-generic x86_64	2025-06-13T11:40:41	llavign1-OptiPlex-7070	/home/llavign1/Gits/vtr-clone/vtr_flow/tasks	68664	3	1	5	6	1	4	5	13	13	169	-1	auto	28.7 MiB	0.00	38	25	12	6	6	0	67.1 MiB	0.00	0.00	1.29226	1.06427	-1.32032	-1.06427	1.06427	0.10	1.1582e-05	7.332e-06	7.7384e-05	5.8792e-05	-1	-1	-1	-1	20	175	2	6.63067e+06	53894	225153.	1332.26	0.08	0.000947248	0.000884355	13251	44463	-1	176	1	4	4	1566	696	2.34964	2.34964	-2.34964	-2.34964	-1.26876	-1.26876	292904.	1733.16	0.01	0.03	0.02	-1	-1	0.01	0.00083991	0.000816053	0	4	
