# Verilog-Soft-Processor

This project is a state machine in verilog. It is actually from an old digital design book I came across. It is only at the descriptive level now so it works like a state/virtual machine
