<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF109-562-911  </DOCNO><DOCID>09 562 911.andO;</DOCID><JOURNAL>IEEE Design andamp; Test of Computers  Oct 1990 v7 n5 p37(17).andM;</JOURNAL><TITLE>The Olympus synthesis system. (includes related article on Olympusand other systems) (technical)</TITLE><AUTHOR>de Micheli, Giovanni; Ku, David; Mailhot, Frederic; Truong,Thomas.andM;</AUTHOR><TEXT><ABSTRACT>Olympus, a vertically integrated synthesis system, supportscomputer-aided and automatic design of general-purpose digitalcircuits.andP;  Olympus has behavioral, structural, and logic synthesistools.andP;  It provides technology mapping and simulation.andP;  Outputfrom Olympus is in terms of gate netlists.andP;  It supplies aninterface to standard physical design tools.andP;  The features of theOlympus system include HardwareC, a high-level hardwaredescription language with a C-like syntax; constraint-drivenstructural synthesis; combined high-level and logic synthesis;technology mapping, and support for automatic and user-drivensynthesis.andP;  Thinking in terms of behavioral abstractions isnecessary to use HardwareC and Olympus efficiently.andP;  This alsorequires designers to relinquish full control of the finalimplementation.andP;  Designers who use Olympus can devote most oftheir time to chip modeling.andP;  Olympus is fully operational.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Integrated CircuitsDesignHardware Description Languages.andO;Feature:   illustrationchart.andO;Caption:   Block diagram of Olympus. (chart)Parameter passing versus message passing. (chart)SIF model for process gcd. (chart)andM;</DESCRIPT></DOC>