# One mnemonic per line.
# Keep this list synchronized with implemented Sail semantics.

# ALU (initial bring-up subset)
ADD
ADDW
ADDI
ADDIW
SUB
SUBW
SUBI
SUBIW
AND
ANDW
ANDI
ANDIW
OR
ORW
ORI
XOR
XORW
XORI

# Shifts
SLL
SLLI
SLLIW
SLLW
SRL
SRLI
SRLIW
SRLW
SRA
SRAI
SRAIW
SRAW

# Compressed shifts
C.SLLI
C.SRLI

# Bit operations (bitfield wrap-around)
BXS
BXU
ROR
CLZ
CTZ
BCNT
BIC
BIS
REV

# BRU: compares and commit-argument setting
CMP.EQ
CMP.NE
CMP.LT
CMP.GE
CMP.LTU
CMP.GEU
CMP.AND
CMP.OR
CMP.EQI
CMP.NEI
CMP.LTI
CMP.GEI
CMP.LTUI
CMP.GEUI
CMP.ANDI
CMP.ORI

SETC.EQ
SETC.NE
SETC.LT
SETC.GE
SETC.LTU
SETC.GEU
SETC.AND
SETC.OR
SETC.EQI
SETC.NEI
SETC.LTI
SETC.GEI
SETC.LTUI
SETC.GEUI
SETC.ANDI
SETC.ORI

# HL (48-bit) immediate forms
HL.CMP.EQI
HL.CMP.NEI
HL.CMP.LTI
HL.CMP.GEI
HL.CMP.LTUI
HL.CMP.GEUI
HL.CMP.ANDI
HL.CMP.ORI

HL.SETC.EQI
HL.SETC.NEI
HL.SETC.LTI
HL.SETC.GEI
HL.SETC.LTUI
HL.SETC.GEUI
HL.SETC.ANDI
HL.SETC.ORI

# Compressed (16-bit)
C.SETC.EQ
C.SETC.NE

# BRU control-transfer (vec engine scalar lane)
B.EQ
B.NE
B.LT
B.GE
B.LTU
B.GEU
B.NZ
B.Z
J
JR

# PC-relative
ADDTPC
HL.ADDTPC
SETRET
HL.SETRET
C.SETRET

# Compound ops
CSEL

# Multi-cycle ALU
DIV
DIVU
DIVW
DIVUW
REM
REMU
REMW
REMUW
MUL
MULU
MULW
MULUW
MADD
MADDW

# Max/Min
MAX
MAXU
MIN
MINU

# Immediate materialization
LUI
HL.LUI
HL.LIS
HL.LIU

# Word-immediate logical
ORIW
XORIW

# HL extended-immediate logical
HL.ANDI
HL.ORI
HL.XORI
HL.ANDIW
HL.ORIW
HL.XORIW

# Prefetch (non-faulting hints)
PRF
PRFI.U
HL.PRF
HL.PRF.A
HL.PRFI.U
HL.PRFI.UA

# HL multi-cycle ALU (two-destination)
HL.DIV
HL.DIVU
HL.DIVW
HL.DIVUW
HL.REM
HL.REMU
HL.REMW
HL.REMUW
HL.MUL
HL.MULU
HL.MADD
HL.MADDW
