[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS73630DBVT production of TEXAS INSTRUMENTS from the text:TPS736xx\nGND EN NRIN OUTVIN VOUTOptional Optional\nOptionalON\nOFF\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\nTPS736xx Cap-Free, NMOS, 400-mA Low-Dropout Regulator withReverse Current\nProtection\n1Features 3Description\nThe TPS736xx family oflow-dropout (LDO) linear\n1•Stable with NoOutput Capacitor orAny Value or\nvoltage regulators uses anew topology: anNMOSType ofCapacitorpass element inavoltage-follower configuration. This•Input Voltage Range of1.7Vto5.5Vtopology isstable using output capacitors with low\n•Ultra-Low Dropout Voltage: 75mVtyp ESR, and even allows operation without acapacitor.\nItalso provides high reverse blockage (low reverse •Excellent Load Transient Response —with or\ncurrent) andground pincurrent thatisnearly constantwithout Optional Output Capacitorover allvalues ofoutput current.•New NMOS Topology Delivers Low Reverse\nThe TPS736xx uses anadvanced BiCMOS process Leakage Current\ntoyield high precision while delivering very low•Low Noise: 30μVRMStyp(10Hzto100kHz)dropout voltages and lowground pincurrent. Current\n•0.5% Initial Accuracy consumption, when notenabled, isunder 1μAand\nideal forportable applications. The extremely low •1%Overall Accuracy Over Line, Load, and\noutput noise (30μVRMSwith 0.1-μFCNR)isideal for Temperature\npowering VCOs. These devices are protected by•Less Than 1μAmax IQinShutdown Modethermal shutdown andfoldback current limit.•Thermal Shutdown andSpecified Min/Max\nCurrent Limit Protection Device Information(1)\n•Available inMultiple Output Voltage Versions PART NUMBER PACKAGE BODY SIZE (NOM)\nSOT-23 (5) 2.90 mmx1.60 mm –Fixed Outputs of1.20 Vto5.0V\nTPS736xx SOT-223 (6) 6.50 mmx3.50 mm –Adjustable Output from 1.20 Vto5.5V\nVSON (8) 3.00 mmx3.00 mm –Custom Outputs Available\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet. 2Applications\n•Portable/Battery-Powered Equipment\n•Post-Regulation forSwitching Supplies\n•Noise-Sensitive Circuitry such asVCOs\n•Point ofLoad Regulation forDSPs, FPGAs,\nASICs, andMicroprocessors\nTypical Application Circuit forFixed-Voltage Versions\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 15\n8.1 Application Information ............................................ 15 2Applications ........................................................... 1\n8.2 Typical Applications ................................................ 15 3Description ............................................................. 1\n9Power Supply Recommendations ...................... 20 4Revision History ..................................................... 2\n10Layout ................................................................... 20 5PinConfiguration andFunctions ......................... 3\n10.1 Layout Guidelines ................................................. 206Specifications ......................................................... 4\n10.2 Layout Examples ................................................... 206.1 Absolute Maximum Ratings ...................................... 4\n10.3 Power Dissipation ................................................. 216.2 ESD Ratings ............................................................ 4\n10.4 Thermal Protection ................................................ 226.3 Recommended Operating Conditions ....................... 4\n10.5 Package Mounting ................................................ 226.4 Thermal Information .................................................. 5\n11Device andDocumentation Support ................. 23 6.5 Electrical Characteristics ........................................... 6\n11.1 Device Support ...................................................... 23 6.6 Typical Characteristics .............................................. 7\n11.2 Documentation Support ........................................ 237Detailed Description ............................................ 12\n11.3 Trademarks ........................................................... 237.1 Overview ................................................................. 12\n11.4 Electrostatic Discharge Caution ............................ 237.2 Functional Block Diagram ....................................... 12\n11.5 Glossary ................................................................ 237.3 Feature Description ................................................. 13\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 14\nInformation ........................................................... 23\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision T(August 2010) toRevision U Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Changed "free-air temperature "to"junction temperature "inAbsolute Maximum Ratings condition statement ................... 4\n•Changed "free-air temperature "to"junction temperature "inRecommended Operating Conditions condition\nstatement ............................................................................................................................................................................... 4\n•Changed Thermal Information table; updated thermal resistance values forallpackages .................................................. 5\nChanges from Revision S(August, 2009) toRevision T Page\n•Replaced Dissipation Ratings Table withThermal Information Table .................................................................................... 4\nChanges from Revision R(May, 2008) toRevision S Page\n•Changed Figure 10................................................................................................................................................................ 7\n•Added paragraph about recommended start-up sequence toInternal Current Limit section .............................................. 14\n•Added paragraph about current foldback anddevice start-up toEnable PinandShutdown section .................................. 14\n2 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\n3\n4 5678\n21 OUT\nNR/FBN/C N/C\nN/C\nGND ENIN\nOUT NR/FBGND EN IN1 2 3 46\n5\n1\n2\n35\n4OUT\nNR/FBGND\nENIN\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\n5PinConfiguration andFunctions\nDBV PackageDCQ Package5-Pin SOT236-Pin SOT223(Top View)(Top View)\nDRB Package\n8-Pin VSON\n(Top View)\nPinFunctions\nPIN\nNO.I/O DESCRIPTION\nSOT23 SOT22\nNAME 3 VSON\nIN 1 1 8 I Input supply\nGND 2 3,6 4,Pad — Ground\nDriving theenable pin(EN) high turns ontheregulator. Driving thispinlowputs the\nEN 3 5 5 I regulator intoshutdown mode. Refer totheShutdown section formore details. ENcan\nbeconnected toINifnotused.\nFixed-voltage versions only. Connecting anexternal capacitor tothisnoise reduction\nNR 4 4 3 — pinbypasses noise generated bytheinternal bandgap, reducing output noise tovery\nlowlevels.\nAdjustable-voltage version only. This pinistheinput tothecontrol loop error amplifier,FB 4 4 3 Iandsets theoutput voltage ofthedevice.\nOUT 5 2 1 O Output oftheregulator. There arenooutput capacitor requirements forstability.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS736\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating junction temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN –0.3 +6.0 V\nVEN –0.3 +6.0 V\nVoltage\nVOUT –0.3 +5.5 V\nVNR,VFB –0.3 +6.0 V\nPeak output current IOUT Internally limited\nOutput short-circuit duration Indefinite\nContinuous total powerPDISS SeeThermal Informationdissipation\nTJ Junction temperature range –55 150 °C\nTstg Storage temperature range –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability. Electrical\nCharacteristics Exposure toabsolute maximum rated conditions forextended periods may affect device reliability\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all±2000pins(1)\nV(ESD) Electrostatic discharge V\nCharged device model (CDM), perJEDEC specification±500JESD22-C101, allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input supply voltage range 1.7 5.5 V\nIOUT Output current 0 500 mA\nTJ Operating junction temperature –40 125 °C\n4 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\n6.4 Thermal Information\nTPS736(3)\nTHERMAL METRIC(1)(2)DRB/SON DCQ/SOT223 DBV/SOT23 UNIT\n8PINS 6PINS 5PINS\nRθJA Junction-to-ambient thermal resistance(4)52.8 118.7 221.9\nRθJC(top) Junction-to-case (top) thermal resistance(5)60.4 64.9 74.9\nRθJB Junction-to-board thermal resistance(6)28.4 65.0 51.9\n°C/W\nψJT Junction-to-top characterization parameter(7)2.1 14.0 2.8\nψJB Junction-to-board characterization parameter(8)28.6 63.8 51.1\nRθJC(bot) Junction-to-case (bottom) thermal resistance(9)12.0 N/A N/A\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) Forthermal estimates ofthisdevice based onPCB copper area, seetheTIPCB Thermal Calculator .\n(3) Thermal data fortheDRB, DCQ, andDRV packages arederived bythermal simulations based onJEDEC-standard methodology as\nspecified intheJESD51 series. The following assumptions areused inthesimulations:\n(a) i.DRB: The exposed pad isconnected tothe PCB ground layer through a2x2 thermal via array.\n.ii.DCQ: The exposed pad isconnected tothe PCB ground layer through a3x2 thermal via array.\n.iii.DBV: There isnoexposed padwith theDBV package.\n(b)i.DRB: The topand bottom copper layers areassumed tohave a20% thermal conductivity ofcopper representing a20% copper\ncoverage.\n.ii.DCQ: Each oftop and bottom copper layers has adedicated pattern for20% copper coverage.\n.iii.DBV: The topand bottom copper layers areassumed tohave a20% thermal conductivity ofcopper representing a20% copper\ncoverage.\n(c)These data were generated with only asingle device atthecenter ofaJEDEC high-K (2s2p) board with 3in×3incopper area. To\nunderstand theeffects ofthecopper area onthermal performance, seethePower Dissipation section ofthisdata sheet.\n(4) The junction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, high-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(5) The junction-to-case (top) thermal resistance isobtained bysimulating acold plate testonthetopofthepackage. Nospecific JEDEC-\nstandard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\n(6) The junction-to-board thermal resistance isobtained bysimulating inanenvironment with aringcold plate fixture tocontrol thePCB\ntemperature, asdescribed inJESD51-8.\n(7) The junction-to-top characterization parameter, ψJT,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data toobtainθJAusing aprocedure described inJESD51-2a (sections 6and7).\n(8) The junction-to-board characterization parameter, ψJB,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data toobtainθJAusing aprocedure described inJESD51-2a (sections 6and7).\n(9) The junction-to-case (bottom) thermal resistance isobtained bysimulating acold plate testontheexposed (power) pad. Nospecific\nJEDEC standard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS736\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\n6.5 Electrical Characteristics\nOver operating temperature range (TJ=–40°Cto125°C),VIN=VOUT(nom) +0.5V(1),IOUT=10mA, VEN=1.7V,and\nCOUT=0.1μF,unless otherwise noted. Typical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range(1)(2)1.7 5.5 V\nVFB Internal reference (TPS73601) TJ=25°C 1.198 1.20 1.210 V\nOutput voltage rangeVFB 5.5–VDO V(TPS73601)(3)\nVOUT Nominal TJ=25°C –0.5 +0.5\nAccuracy(1)(4)over VIN,IOUT, VOUT+0.5V≤VIN≤5.5V;–1.0% ±0.5% +1.0%andT 10mA≤IOUT≤400mA\nΔVOUT(ΔVIN) Line regulation(1)VO(nom) +0.5V≤VIN≤5.5V 0.01 %/V\n1mA≤IOUT≤400mA 0.002\nΔVOUT(ΔIOUT) Load regulation %/mA\n10mA≤IOUT≤400mA 0.0005\nDropout voltage(5)\nVDO IOUT=400mA 75 200 mV(VIN=VOUT(nom) –0.1V)\nZO(do) Output impedance indropout 1.7V≤VIN≤VOUT+VDO 0.25 Ω\nVOUT=0.9×VOUT(nom) 400 650 800 mA\nICL Output current limit\n3.6V≤VIN≤4.2V,0°C≤TJ≤70°C 500 800 mA\nISC Short-circuit current VOUT=0V 450 mA\nIREV Reverse leakage current(6)(–IIN)VEN≤0.5V,0V≤VIN≤VOUT 0.1 10μA\nIOUT=10mA(IQ) 400 550\nIGND GND pincurrent μA\nIOUT=400mA 800 1000\nVEN≤0.5V,VOUT≤VIN≤5.5,ISHDN Shutdown current (IGND) 0.02 1μA–40°C≤TJ≤100°C\nIFB FBpincurrent (TPS73601) 0.1 0.3 μA\nf=100Hz,IOUT=400mA 58 Power-supply rejection ratioPSRR dB(ripple rejection) f=10kHz, IOUT=400mA 37\nCOUT=10μF,NoCNR 27×VOUT Output noise voltageVn μVRMSBW=10Hz –100KHz COUT=10μF,CNR=0.01μF 8.5×VOUT\nVOUT=3V,RL=30ΩCOUT=1μF,tSTR Startup time 600 μsCNR=0.01μF\nVEN(high) ENpinhigh (enabled) 1.7 VIN V\nVEN(low) ENpinlow(shutdown) 0 0.5 V\nIEN(high) ENpincurrent (enabled) VEN=5.5V 0.02 0.1 μA\nShutdown, temperature increasing 160\nTSD Thermal shutdown temperature °C\nReset, temperature decreasing 140\nTJ Operating junction temperature –40 125 °C\n(1) Minimum VIN=VOUT+VDOor1.7V,whichever isgreater.\n(2) ForVOUT(nom) <1.6V,when VIN≤1.6V,theoutput locks toVINandmay result inadamaging over-voltage level ontheoutput. Toavoid\nthissituation, disable thedevice before powering down theVIN.\n(3) TPS73601 istested atVOUT=2.5V.\n(4) Tolerance ofexternal resistors notincluded inthisspecification.\n(5) VDOisnotmeasured forfixed output versions with VOUT(nom) <1.8V.\n(6) Fixed-voltage versions only; refer toApplication Information section formore information.\n6 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\n18\n16\n14\n12\n10\n8\n6\n4\n2\n0PercentofUnits (%)\n−100\n−90\n−80\n−70\n−60\n−50\n−40\n−30\n−20\n−10\n0\n102030405060708090\n100WorstCasedVOUT/dT (ppm/ /C0095C)IOUT=10mA\nAll VoltageVersions\n30\n25\n20\n15\n10\n5\n0PercentofUnits (%)\n−1.0\n−0.9\n−0.8\n−0.7\n−0.6\n−0.5\n−0.4\n−0.3\n−0.2\n−0.1\n0\n0.10.20.30.40.50.60.70.80.91.0VOUTError (%)IOUT= 10mA\n100\n80\n60\n40\n20\n0VDO(mV)\n0 50 100 150 200 400 250 300 350\nIOUT(mA)+125/C0095C\n+25/C0095C\n−40/C0095CTPS73625DBV\n100\n80\n60\n40\n20\n0VDO(mV)\n−50−25 0 25 50 75 100 125\nTemperature( /C0095C)TPS73625DBV\nIOUT= 400mA\n0.5\n0.4\n0.3\n0.2\n0.1\n0\n−0.1\n−0.2\n−0.3\n−0.4\n−0.5ChangeinV OUT(%)\n0 50 100 150 300 350 200 250 400\nIOUT(mA)Referredto I OUT=10mA\n−40/C0095C\n+125/C0095C+25/C0095C\n0.20\n0.15\n0.10\n0.05\n0\n−0.05\n−0.10\n−0.15\n−0.20ChangeinVOUT(%)\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5\nVIN−VOUT(V)+125/C0095C+25/C0095C\n−40/C0095CReferredto VIN=VOUT+0.5Vat IOUT=10mA\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\n6.6 Typical Characteristics\nForallvoltage versions, atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 1.Load Regulation Figure 2.Line Regulation\nFigure 3.Dropout Voltage vsOutput Current Figure 4.Dropout Voltage vsTemperature\nFigure 5.Output Voltage Accuracy Histogram Figure 6.Output Voltage Drift Histogram\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS736\n800\n750\n700\n650\n600\n550\n500\n450\n400Current Limit (mA)\n1.5 2.5 3.0 3.5 4.0 4.5 5.02.0 5.5\nVIN(V)\n800\n750\n700\n650\n600\n550\n500\n450\n400Current Limit (mA)\n−50−25 0 25 50 75 100 125\nTemperature ( /C0095C)\n1\n0.1\n0.01 IGND(µA)\n−50−25 0 25 50 75 100 125\nTemperature ( /C0095C)VENABLE=0.5V\nVIN=VO+0.5V\nICL800\n700\n600\n500\n400\n300\n200\n100\n0Output□Current□(mA)ISC\n/c450.5 0 1.0 1.5 2.0 2.5 3.0 3.5\nOutput□Voltage□(V)0.5TPS73633\n1000\n900\n800\n700\n600\n500\n400\n300\n200\n100\n0IGND(µA)\n0 100 200 300 400\nIOUT(mA)VIN=5.5V\nVIN=4V\nVIN=2V\n1000\n900\n800\n700\n600\n500\n400\n300\n200\n100\n0IGND(µA)\n−50−25 0 25 50 75 100 125\nTemperature( /C0095C)IOUT=400mA\nVIN=5.5V\nVIN=3V\nVIN=2V\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\nTypical Characteristics (continued)\nForallvoltage versions, atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 7.Ground PinCurrent vsOutput Current Figure 8.Ground PinCurrent vsTemperature\nFigure 10.Current Limit vsVOUT(Foldback) Figure 9.Ground PinCurrent InShutdown vsTemperature\nFigure 11.Current Limit vsVIN Figure 12.Current Limit vsTemperature\n8 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\n140\n120\n100\n80\n60\n40\n20\n0VN(RMS)\nCNR(F)1p 10p 100p 1n 10nVOUT= 5.0V\nVOUT= 3.3V\nVOUT= 1.5V\nCOUT= 0µF\n10Hz< Frequency< 100kHz\n60\n50\n40\n30\n20\n10\n0VN(RMS)\nCOUT(µF)0.1 1 10VOUT= 5.0V\nVOUT= 3.3V\nVOUT= 1.5V\nCNR=0.01µF\n10Hz <Frequency <100kHz\n1\n0.1\n0.01 eN(mV/√Hz)\n10 100 1k 10k 100k\nFrequency (Hz)IOUT= 150mACOUT=1mF\nCOUT=0mF\nCOUT=10mF\n1\n0.1\n0.01 eN(mV/√Hz)\n10 100 1k 10k 100k\nFrequency (Hz)COUT=1mF\nCOUT=0mF\nCOUT=10mF\nIOUT=150mA\n10k 1090\n80\n70\n60\n50\n40\n30\n20\n10\n0RippleRejection(dB)\n100 1k 100k 1M 10M\nFrequency (Hz)IOUT=1mA\nCOUT=1µF\nIOUT=Any\nCOUT=0µF VIN=VOUT+1VIOUT=1mA\nCOUT=AnyIOUT=1mA\nCOUT=10µFIOUT=100mA\nCOUT=Any\nIOUT= 100mA\nCOUT= 10µFIO=100mA\nCO=1µF\n40\n35\n30\n25\n20\n15\n10\n5\n0PSRR□(dB)\n0.2\nV V (V)/c45IN OUTFrequency□=□10kHz\nC =□10 F\nV =□2.5V\nI =□100mAOUT\nOUT\nOUT/c109\n0 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nForallvoltage versions, atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 14.PSRR (Ripple Rejection) vsVIN–VOUT Figure 13.PSRR (Ripple Rejection) vsFrequency\nFigure 15.Noise Spectral Density cNR=0μF Figure 16.Noise Spectral Density cNR=0.01μF\nFigure 17.RMS Noise Voltage vsCOUT Figure 18.RMS Noise Voltage vsCNR\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS736\n10\n1\n0.1\n0.01 IENABLE(nA)\n−50−25 0 25 50 75 100 125\nTemperature ( /C0095C)\n6\n5\n4\n3\n2\n1\n0\n−1\n−2Volts\n50ms/divVIN\nVOUT\n100µs/div1V/div\n1V/divRL= 20Ω\nCOUT= 10µF\n2V\n0VRL=1kΩ\nCOUT=0µFRL= 20Ω\nCOUT= 1µF\nVOUT\nVEN\n100µs/div1V/div\n1V/divRL=20Ω\nCOUT= 10µF\n2V\n0VRL=1kΩ\nCOUT= 0µF\nRL=20Ω\nCOUT= 1µFVOUT\nVEN\n10µs/div100mV/tick\n50mV/tick\n20mV/tick\n50mA/tickVIN=3.8V COUT=0µF\nCOUT=1µF\nCOUT= 10µF\n10mA400mAVOUT\nVOUT\nVOUT\nIOUT\n10µs/div50mV/div\n50mV/div\n1V/divVOUT\nVOUT\nVINIOUT=400mA\n5.5V\n4.5VdVIN\ndt=0.5V/µsCOUT=0µF\nCOUT= 100µF\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\nTypical Characteristics (continued)\nForallvoltage versions, atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 19.TPS73633 Load Transient Response Figure 20.TPS73633 Line Transient Response\nFigure 21.TPS73633 Turn-On Response Figure 22.TPS73633 Turn-Off Response\nFigure 23.TPS73633 Power Up/Power Down Figure 24.IENABLE vsTemperature\n10 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\n25µs/div200mV/div\n200mV/divVOUT\nVOUT\nIOUT400mA\n10mACOUT=0µFCFB= 10nF\nR1= 39.2kΩ\nCOUT=10µF\n5µs/div100mV/div\n100mV/divVOUT\nVOUT\nVIN4.5V\n3.5VCOUT=0µFVOUT=2.5V\nCFB=10nF\nCOUT= 10µF\n160\n140\n120\n100\n80\n60\n40\n20\n0IFB(nA)\n−50−25 0 25 50 75 100 125\nTemperature( /C0095C)\n60\n55\n50\n45\n40\n35\n30\n25\n20VN(rms)\nCFB(F)10p 100p 1n 10nVOUT=2.5V\nCOUT= 0µF\nR1=39.2kΩ\n10Hz< Frequency< 100kHz\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nForallvoltage versions, atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 25.TPS73601 RMS Noise Voltage vsCFB Figure 26.TPS73601 IFBvsTemperature\nFigure 27.TPS73601 Load Transient, Adjustable Version Figure 28.TPS73601 Line Transient, Adjustable Version\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS736\nServo\nError\nAmpRef\n27k/c87\n8k/c87Current\nLimitThermal\nProtection\nBandgap\nNROUT\nR1\nR2EN\nGNDIN\nR1+ R2= 80k /c874MHz\nCharge Pump\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe TPS736xx family oflow-dropout linear regulators operates down toaninput voltage of1.7Vand supports\noutput voltages down to1.2Vwhile sourcing upto500 mAofload current. This linear regulator utilizes an\nNMOS pass element with anintegrated 4-MHz charge pump toprovide adropout voltage ofless than 200mVat\nfullload current. This unique architecture also permits stable regulation over awide range ofoutput capacitors. In\nfact, the TPS736xx family ofdevices does not require any output capacitor forstability. The increased\ninsensitivity totheoutput capacitor value and type makes thisfamily oflinear regulators anideal choice when\npowering aload where theeffective capacitance isunknown.\nThe TPS736xx family ofdevices also features anoise reduction (NR) pinthat allows foradditional reduction of\ntheoutput noise. With anoise reduction capacitor of0.01 µFconnected from theNRpintoGND, theTPS73615\noutput noise canbeaslowas12.75 µVRMS.The lownoise output featured bytheTPS736xx family makes itwell-\nsuited forpowering VCOs oranyother noise sensitive load.\n7.2 Functional Block Diagram\nFigure 29.Fixed-Voltage Version\n12 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\nVN(/C0109VRMS)/C00438.5/C0466/C0109VRMS\nV/C0467/C0032VOUT(V)\nVN(/C0109VRMS)/C004327/C0466/C0109VRMS\nV/C0467/C0032VOUT(V)\nVN/C004332/C0109VRMS/C0032(R1/C0041R2)\nR2/C004332/C0109VRMS/C0032VOUT\nVREF\nServo\nError\nAmpRef\nCurrent\nLimitThermal\nProtection\nBandgap\nOUT\nFBR1\nR2EN\nGNDIN\n80k/c878k/c8727k/c874MHz\nCharge Pump VO\n1.2V\n1.5V\n1.8V\n2.5V\n2.8V\n3.0V\n3.3VR1\nShort\n23.2k /c87\n28.0k /c87\n39.2k /c87\n44.2k /c87\n46.4k /c87\n52.3k /c87R2\nOpen\n95.3k /c87\n56.2k /c87\n36.5k /c87\n33.2k /c87\n30.9k /c87\n30.1k /c87\nNOTE: V OUT= (R 1+ R2)/R2× 1.204;\nR1||R2/c6419k/c87for best\naccuracy.Standard 1%\nResistor Values for\nCommon Output Voltages\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\nFunctional Block Diagram (continued)\nFigure 30.Adjustable-Voltage Version\n7.3 Feature Description\n7.3.1 Output Noise\nAprecision band-gap reference isused togenerate theinternal reference voltage, VREF.This reference isthe\ndominant noise source within theTPS736xx anditgenerates approximately 32μVRMS(10Hzto100kHz) atthe\nreference output (NR). The regulator control loop gains upthereference noise with thesame gain asthe\nreference voltage, sothatthenoise voltage oftheregulator isapproximately given by:\n(1)\nSince thevalue ofVREFis1.2V,thisrelationship reduces to:\n(2)\nforthecase ofnoCNR.\nAninternal 27-kΩresistor inseries with thenoise reduction pin(NR) forms alow-pass filter forthevoltage\nreference when anexternal noise reduction capacitor, CNR,isconnected from NRtoground. ForCNR=10nF,\nthetotal noise inthe10-Hz to100-kHz bandwidth isreduced byafactor of~3.2, giving theapproximate\nrelationship:\n(3)\nforCNR=10nF.\nThis noise reduction effect isshown asRMS Noise Voltage vsCNRintheTypical Characteristics section.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS736\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\nFeature Description (continued)\nThe TPS73601 adjustable version does nothave theNR pinavailable. However, connecting afeedback\ncapacitor, CFB,from theoutput tothefeedback pin(FB) reduces output noise and improves load transient\nperformance.\nThe TPS736xx uses aninternal charge pump todevelop aninternal supply voltage sufficient todrive thegate of\ntheNMOS pass element above VOUT.The charge pump generates ~250μVofswitching noise at~4MHz;\nhowever, charge-pump noise contribution isnegligible attheoutput oftheregulator formost values ofIOUTand\nCOUT.\n7.3.2 Internal Current Limit\nThe TPS736xx internal current limit helps protect theregulator during fault conditions. Foldback current limit\nhelps toprotect theregulator from damage during output short-circuit conditions byreducing current limit when\nVOUTdrops below 0.5V.See Figure 10intheTypical Characteristics section.\nNote from Figure 10that approximately –0.2VofVOUTresults inacurrent limit of0mA. Therefore, ifOUT is\nforced below –0.2Vbefore ENgoes high, thedevice may notstart up.Inapplications that work with both a\npositive andnegative voltage supply, theTPS736xx should beenabled first.\n7.3.3 Enable PinandShutdown\nThe enable pin(EN) isactive high and iscompatible with standard TTL-CMOS levels. VENbelow 0.5V(max)\nturns theregulator offanddrops theGND pincurrent toapproximately 10nA.When ENisused toshutdown the\nregulator, allcharge isremoved from thepass transistor gate, andtheoutput ramps back uptoaregulated VOUT\n(see Figure 19).\nWhen shutdown capability isnotrequired, ENcan beconnected toVIN.However, thepass gate may notbe\ndischarged using thisconfiguration, andthepass transistor may belefton(enhanced) forasignificant time after\nVINhasbeen removed. This scenario canresult inreverse current flow (iftheINpinislowimpedance) andfaster\nramp times upon power-up. Inaddition, forVINramp times slower than afew milliseconds, theoutput may\novershoot upon power-up.\nNote thatcurrent limit foldback canprevent device start-up under some conditions. See theInternal Current Limit\nsection formore information.\n7.3.4 Reverse Current\nThe NMOS pass element oftheTPS736xx provides inherent protection against current flow from theoutput of\ntheregulator totheinput when thegate ofthepass device ispulled low. Toensure that allcharge isremoved\nfrom thegate ofthepass element, theENpinmust bedriven lowbefore theinput voltage isremoved. Ifthisis\nnotdone, thepass element may beleftonduetostored charge onthegate.\nAfter theENpinisdriven low, nobias voltage isneeded onany pinforreverse current blocking. Note that\nreverse current isspecified asthecurrent flowing outoftheINpinduetovoltage applied ontheOUT pin.There\nisadditional current flowing intotheOUT pindue tothe80-kΩinternal resistor divider toground (see Figure 29\nandFigure 30).\nFortheTPS73601, reverse current may flow when VFBismore than 1.0Vabove VIN.\n7.4 Device Functional Modes\n7.4.1 Normal Operation with 1.7V≤VIN≤5.5VandVEN≥1.7V\nThe TPS736xx family requires aninput voltage ofatleast 1.7Vtofunction properly and attempt tomaintain\nregulation. Please note thatifthedevice output voltage isgreater than 1.5Vwhen theinput voltage isat1.7V,\nthedevice isoperating indropout andregulation cannot bemaintained. Due theNMOS architecture used inthe\nTPS736xx devices, thedropout voltage isnotastrong function oftheinput voltage.\nWhen operating thedevice near 5.5V,take care tosuppress any transient spikes that may exceed the6.0-V\nabsolute maximum voltage rating. The device should never operate atadcvoltage greater than 5.5V.\n14 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\nTPS73601\nGND EN FBIN OUTVIN VOUT\nVOUT= x□1.204(R1+ R2)\nR2R1 CFB\nR2Optional□input□capacitor.\nMay□improve□source\nimpedance,□noise,□or□PSRR.Optional□output□capacitor.\nMay□improve□load□transient,\nnoise,□or□PSRR.\nOptional□capacitor\nreduces□output□noise\nand□improves\ntransient□response.OFFON\nTPS736xx\nGND EN\nON\nOFFNRIN OUTVIN VOUTOptional□input□capacitor.\nMay□improve□source\nimpedance,□noise,□or□PSRR.Optional□output□capacitor.\nMay□improve□load□transient,\nnoise,□or□PSRR.\nOptional□bypass\ncapacitor□to□reduce\noutput□noise.\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS736xx belongs toafamily ofnew generation LDO regulators that use anNMOS pass transistor to\nachieve ultra-low-dropout performance, reverse current blockage, andfreedom from output capacitor constraints.\nThese features, combined with low noise and anenable input, make the TPS736xx ideal forportable\napplications. This regulator family offers awide selection offixed output voltage versions and anadjustable\noutput version. Allversions have thermal andover-current protection, including foldback current limit.\n8.2 Typical Applications\nFigure 31shows thebasic circuit connections forthefixed voltage models. Figure 32gives theconnections for\ntheadjustable output version (TPS73601).\nFigure 31.Typical Application Circuit forFixed-Voltage Versions\nFigure 32.Typical Application Circuit forAdjustable-Voltage Version\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS736\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\nTypical Applications (continued)\n8.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 1below astheinput parameters.\nTable 1.Design Parameters (Fixed-Voltage Version)\nPARAMETER DESIGN REQUIREMENT\nInput voltage 5V,±3%\nOutput voltage 3.3V,±1%\nOutput current 500mA(maximum), 20mA(minimum)\nRMS noise, 10Hzto100kHz <30μVRMS\nAmbient temperature 55°C(Maximum)\nTable 2.Design Parameters (Adjustable-Voltage Version)\nPARAMETER DESIGN REQUIREMENT\nInput voltage 5V,±3%, provided bythedc/dc converter switching at1MHz\nOutput voltage 2.5V,±1%\nOutput current 0.4A(maximum), 10mA(minimum)\nRMS noise, 10Hzto100kHz <35μVRMS\nAmbient temperature 55°C(Maximum)\n8.2.2 Detailed Design Procedure\nThe firststep when designing with alinear regulator istoexamine themaximum load current along with theinput\nand output voltage requirements todetermine ifthedevice thermal and dropout voltage requirements can be\nmet. At0.5A,thedropout voltage oftheTPS73633 isamaximum of200mVover temperature; thus, thedropout\nheadroom issufficient foroperation over both input andoutput voltage accuracy.\nThe maximum power dissipated inthelinear regulator isthemaximum voltage dropped across thepass element\nfrom theinput totheoutput times themaximum load current. Inthisexample, themaximum voltage drop across\ninthepass element is5V+3%(5.15 V)minus 3.3V–1%(3.267 V)or1.883 V.The power dissipated inthe\npass element iscalculated bytaking thisvoltage drop multiplied bythemaximum load current. Forthisexample,\nthemaximum power dissipated inthelinear regulator is942 mW. Once thepower dissipated inthelinear\nregulator isknown, thecorresponding junction temperature rise can becalculated. Tocalculate thejunction\ntemperature rise above ambient, thepower dissipated must bemultiplied bythejunction-to-ambient thermal\nresistance. Forthermal resistance information please refer toThermal Protection .Forthisexample, using the\nDRB package, the maximum junction temperature rise iscalculated tobe45°C.The maximum junction\ntemperature riseiscalculated byadding junction temperature risetothemaximum ambient temperature. Inthis\nexample, themaximum junction temperature is100°C.Keep inmind themaximum junction temperate must be\nbelow 125°Cforreliable operation. Addition ground planes, added thermal vias, andairflow allhelp tolower the\nmaximum junction temperature. Using theDCQ orDBV packages arenotrecommended forthisapplication due\ntotheexcessive junction temperature risethatwould beincurred.\nTogetthenoise level below 30µVRMS,anoise reduction capacitance (CNR)of10nFisselected along with an\noutput capacitance of10μF.Referencing theOutput Noise section, theRMS noise can becalculated tobe\n28µVRMS.\nUse ofaninput capacitor isoptional. However, insystems where theinput supply islocated several inches away\nfrom theLDO, asmall 0.1-µFinput capacitor isrecommended tonegate theadverse effects that input supply\ninductance hasonstability andacperformance.\nInthesame way aswith designing with afixed output voltage, thefirst step istoexamine themaximum load\ncurrent along with theinput and output voltage requirements todetermine ifthedevice thermal and dropout\nvoltage requirements aremet. At0.4A,themaximum dropout voltage canbeapproximated byassuming alinear\ncharacteristic ofthedropout voltage with load current. The maximum dropout voltage can beestimated tobe\n200mVtimes theratio oftheload current tospecified dropout voltage load current. Forthisexample, thedropout\ncan beestimated tobe200 mV×400 mA/500 mAor160 mV. Since theinput voltage is5Vand theoutput\nvoltage is2.5V,there ismore than sufficient voltage headroom toavoid dropout andmaintain good PSRR.\n16 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\nThe maximum power dissipated inthelinear regulator isthemaximum voltage dropped across thepass element\nfrom theinput totheoutput times themaximum load current. Inthisexample, themaximum voltage drop across\ninthepass element is5V+3%(5.15 V)minus 2.5V–1%(2.475 V)or2.675 V.The power dissipated inthe\npass element iscalculated bytaking thisvoltage drop multiplied bythemaximum load current. Forthisexample,\nthemaximum power dissipated inthelinear regulator is1.07 W.Once thepower dissipated inthelinear regulator\nisknown, thecorresponding junction temperature risecanbecalculated. Tocalculate thejunction temperature\nriseabove ambient, thepower dissipated must bemultiplied bythejunction-to-ambient thermal resistance. For\nthermal resistance information, refer toThermal Information .Forthis example, using theDRB package, the\nmaximum junction temperature rise iscalculated tobe51°C.The maximum junction temperature rise is\ncalculated byadding junction temperature rise tothemaximum ambient temperature. Inthis example, the\nmaximum junction temperature is106°C.Keep inmind themaximum junction temperate must bebelow 125°C\nforreliable operation. Addition ground planes, added thermal vias, and airflow allhelp tolower themaximum\njunction temperature. Using theDCQ orDBV packages arenotrecommended forthisapplication due tothe\nexcessive junction temperature risethatwould beincurred.\nR1andR2canbecalculated foranyoutput voltage using theformula shown inFigure 32.Sample resistor values\nforcommon output voltages areshown inFigure 30.\nForbest accuracy, make theparallel combination ofR1and R2approximately equal to19kΩ.This 19kΩ,in\naddition totheinternal 8-kΩresistor, presents thesame impedance totheerror amp asthe27-kΩbandgap\nreference output. This impedance helps compensate forleakages intotheerror amp terminals.\nUsing thevalues shown inFigure 40xx fora2.5-V output results inavalues of39.2 kΩforR1and 36.5 kΩfor\nR2.\nTogetthenoise level below 35µVRMS,anoise reduction capacitance (CFF)of10nFisselected. Figure 25\nshould beused asareference when selecting optimal value forCFF.\nA10-µF,lowequivalent series resistance (ESR) ceramic X5R capacitor was used ontheoutput ofthisdesign to\nminimize theoutput voltage droop during alowtransient. Use ofaninput capacitor isoptional. However, in\nsystems where theinput supply islocated several inches away from theLDO, asmall 0.1-µFinput capacitor is\nrecommended tonegate theadverse effects that input supply inductance hasonstability and acperformance.\nRefer toInput and Output Capacitor Requirements foradditional information about input and output capacitor\nselection.\n8.2.2.1 Input andOutput Capacitor Requirements\nAlthough aninput capacitor isnotrequired forstability, itisgood analog design practice toconnect a0.1-μFto\n1-μF,lowESR capacitor across theinput supply near theregulator. This capacitor counteracts reactive input\nsources and improves transient response, noise rejection, and ripple rejection. Ahigher-value capacitor may be\nnecessary iflarge, fastrise-time load transients areanticipated orthedevice islocated several inches from the\npower source.\nThe TPS736xx does notrequire anoutput capacitor forstability and has maximum phase margin with no\ncapacitor. Itisdesigned tobestable forallavailable types and values ofcapacitors. Inapplications where\nmultiple lowESR capacitors areinparallel, ringing may occur when theproduct ofCOUTand total ESR drops\nbelow 50nΩF.Total ESR includes allparasitic resistances, including capacitor ESR and board, socket, and\nsolder joint resistance. Inmost applications, the sum ofcapacitor ESR and trace resistance meets this\nrequirement.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS736\n(Adjustab le Voltage Version)\ndV/C0324dt/C0043VOUT\nCOUT/C003280k/C0087/C0248(R1/C0041R2)/C0248RLOAD\n(Fixed Voltage Version)\ndV/C0324dt/C0043VOUT\nCOUT/C003280k/C0087/C0248RLOAD\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\n8.2.2.2 Dropout Voltage\nThe TPS736xx uses anNMOS pass transistor toachieve extremely lowdropout. When (VIN–VOUT)isless than\nthedropout voltage (VDO),theNMOS pass device isinitslinear region ofoperation and theinput-to-output\nresistance istheRDS(on) oftheNMOS pass element.\nForlarge step changes inload current, theTPS736xx requires alarger voltage drop from VINtoVOUTtoavoid\ndegraded transient response. The boundary ofthis transient dropout region isapproximately twice thedc\ndropout. Values ofVIN–VOUTabove thislineensure normal transient response.\nOperating inthetransient dropout region cancause anincrease inrecovery time. The time required torecover\nfrom aload transient isafunction ofthemagnitude ofthechange inload current rate, therate ofchange inload\ncurrent, and the available headroom (VINtoVOUT voltage drop). Under worst-case conditions [full-scale\ninstantaneous load change with (VIN–VOUT)close todcdropout levels], theTPS736xx can take acouple of\nhundred microseconds toreturn tothespecified regulation accuracy.\n8.2.2.3 Transient Response\nThe lowopen-loop output impedance provided bytheNMOS pass element inavoltage follower configuration\nallows operation without anoutput capacitor formany applications. Aswith any regulator, theaddition ofa\ncapacitor (nominal value 1μF)from theOUT pintoground reduces undershoot magnitude butincrease its\nduration. Intheadjustable version, theaddition ofacapacitor, CFB,from theOUT pintotheFBpinalso improves\nthetransient response.\nThe TPS736xx does nothave active pull-down when theoutput isover-voltage. This feature allows applications\nthatconnect higher voltage sources, such asalternate power supplies, totheoutput. This feature also results in\nanoutput overshoot ofseveral percent ifload current quickly drops tozero when acapacitor isconnected tothe\noutput. The duration ofovershoot can bereduced byadding aload resistor. The overshoot decays atarate\ndetermined byoutput capacitor COUTandtheinternal/external load resistance. The rate ofdecay isgiven by:\n(4)\n(5)\n18 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\n60\n55\n50\n45\n40\n35\n30\n25\n20VN(rms)\nCFB(F)10p 100p 1n 10nVOUT=2.5V\nCOUT= 0µF\nR1=39.2kΩ\n10Hz< Frequency< 100kHz\n25µs/div200mV/div\n200mV/divVOUT\nVOUT\nIOUT400mA\n10mACOUT=0µFCFB= 10nF\nR1= 39.2kΩ\nCOUT=10µF\n100µs/div1V/div\n1V/divRL=20Ω\nCOUT= 10µF\n2V\n0VRL=1kΩ\nCOUT= 0µF\nRL=20Ω\nCOUT= 1µFVOUT\nVEN\n10µs/div100mV/tick\n50mV/tick\n20mV/tick\n50mA/tickVIN=3.8V COUT=0µF\nCOUT=1µF\nCOUT= 10µF\n10mA400mAVOUT\nVOUT\nVOUT\nIOUT\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\n8.2.3 Application Curves\nFigure 33.TPS73633 Turn-On Response Figure 34.TPS73633 Load Transient Response\nFigure 36.TPS73601 Load Transient, Adjustable VersionFigure 35.TPS73601 RMS Noise Voltage vsCFB\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS736\n         NR/FB\n               EN  \n1\n2\n3\n48\n7\n6\n5GND PLANE\nGND PLANECINCOUT\nCNRN/C N/C\nN/CVOUTVINTPS736xxDRB\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\n9Power Supply Recommendations\nThis device isdesigned tooperate with aninput supply range of1.7Vto5.5V.Iftheinput supply isnoisy,\nadditional input capacitors with lowESR canhelp improve output noise performance.\n10Layout\n10.1 Layout Guidelines\nToimprove acperformance such asPSRR, output noise, and transient response, itisrecommended that the\nboard bedesigned with separate ground planes forVINandVOUT,with each ground plane connected only atthe\nGND pinofthedevice. Inaddition, theground connection forthebypass capacitor should connect directly tothe\nGND pinofthedevice.\n10.2 Layout Examples\nFigure 37.Fixed Output Voltage Option Layout (DRB Package)\n20 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\nPD/C0043(VIN/C0042VOUT)/C0032IOUT\n                                      NR/FB\n               EN  \n1\n2\n3\n48\n7\n6\n5GND PLANE\nGND PLANECINCOUT\nR1\nR2CFF N/C N/C\nN/CVOUT\nVINTPS73601DRB\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\nLayout Examples (continued)\nFigure 38.Adjustable Output Voltage Option Layout (DRB Package)\n10.3 Power Dissipation\nThe ability toremove heat from thedieisdifferent foreach package type, presenting different considerations in\nthePCB layout. The PCB area around thedevice that isfree ofother components moves theheat from the\ndevice totheambient air.Performance data forJEDEC low- and high-K boards areshown intheThermal\nInformation table. Using heavier copper increases theeffectiveness inremoving heat from thedevice. The\naddition ofplated through-holes toheat-dissipating layers also improves theheat-sink effectiveness.\nPower dissipation depends oninput voltage andload conditions. Power dissipation (PD)isequal totheproduct of\ntheoutput current times thevoltage drop across theoutput pass element (VINtoVOUT):\nspace\n(6)\nPower dissipation canbeminimized byusing thelowest possible input voltage necessary toassure therequired\noutput voltage.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS736\nTPS736\nSBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015 www.ti.com\n10.4 Thermal Protection\nThermal protection disables theoutput when thejunction temperature rises toapproximately 160°C,allowing the\ndevice tocool. When thejunction temperature cools toapproximately 140°C,theoutput circuitry isagain\nenabled. Depending onpower dissipation, thermal resistance, and ambient temperature, thethermal protection\ncircuit may cycle onand off.This limits thedissipation oftheregulator, protecting itfrom damage due to\noverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheat sink. Forreliable operation, junction temperature should belimited to125°Cmaximum. Toestimate the\nmargin ofsafety inacomplete design (including heat sink), increase theambient temperature until thethermal\nprotection istriggered; useworst-case loads andsignal conditions. Forgood reliability, thermal protection should\ntrigger atleast 35°Cabove themaximum expected ambient condition ofyour application. This produces aworst-\ncase junction temperature of125°Catthehighest expected ambient temperature andworst-case load.\nThe internal protection circuitry oftheTPS736xx has been designed toprotect against overload conditions. It\nwas notintended toreplace proper heat sinking. Continuously running theTPS736xx into thermal shutdown\ndegrades device reliability.\n10.5 Package Mounting\nSolder pad footprint recommendations forthe TPS736xx are presented inApplication Note Solder Pad\nRecommendations forSurface-Mount Devices (SBFA015 ),available from theTexas Instruments web site at\nwww.ti.com .\n22 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS736\nTPS736\nwww.ti.com SBVS038U –SEPTEMBER 2003 –REVISED JANUARY 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using the\nTPS736xx. The TPS73601DRBEVM-518 evaluation module (and related user guide )can berequested atthe\nTexas Instruments website through theproduct folders orpurchased directly from theTIeStore .\n11.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits and systems. ASPICE model fortheTPS736 isavailable through theproduct folders under\nSimulation Models .\n11.1.2 Device Nomenclature\nTable 3.Device Nomenclature(1)\nPRODUCT VOUT\nTPS736 xxyyyz XXisthenominal output voltage (forexample, 25=2.5V;01=Adjustable).\nYYY isthepackage designator.\nZisthetape andreelquantity (R=3000, T=250).\n(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orseetheTI\nweb siteatwww.ti.com .\n11.2 Documentation Support\n11.2.1 Related Documentation\n•Application note. Regulating VOUTBelow 1.2VUsing anExternal Reference .Literature number SLVA216 .\n•TPS73x01DRBEVM-518 User\'s Guide. Literature number SBVU014 .\n11.3 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS736\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Jan-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73601DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PJFQSamples\nTPS73601DBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PJFQSamples\nTPS73601DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PJFQSamples\nTPS73601DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PJFQSamples\nTPS73601DCQ ACTIVE SOT-223 DCQ 678RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS73601Samples\nTPS73601DCQG4 ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73601Samples\nTPS73601DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS73601Samples\nTPS73601DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PJFQSamples\nTPS73601DRBRG4 ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PJFQSamples\nTPS73601DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PJFQSamples\nTPS73601DRBTG4 ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PJFQSamples\nTPS736125DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 T49Samples\nTPS736125DRBT LIFEBUY SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 T49\nTPS73615DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T44Samples\nTPS73615DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T44Samples\nTPS73615DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73615Samples\nTPS73615DCQR LIFEBUY SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS73615\nTPS73615DCQRG4 ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73615Samples\nTPS73615DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 T44Samples\nTPS73615DRBT LIFEBUY SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 T44\nTPS73615DRBTG4 LIFEBUY SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 T44\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Jan-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73616DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 OCQSamples\nTPS73616DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 OCQSamples\nTPS73618DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T43Samples\nTPS73618DBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T43Samples\nTPS73618DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T43Samples\nTPS73618DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T43Samples\nTPS73618DCQ LIFEBUY SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73618\nTPS73618DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS73618Samples\nTPS73619DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 BYYSamples\nTPS73619DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 BYYSamples\nTPS73625DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T42Samples\nTPS73625DBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T42Samples\nTPS73625DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T42Samples\nTPS73625DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T42Samples\nTPS73625DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73625Samples\nTPS73625DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS73625Samples\nTPS73630DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T45Samples\nTPS73630DBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T45Samples\nTPS73630DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T45Samples\nTPS73630DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T45Samples\nTPS73630DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73630Samples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Jan-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73630DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73630Samples\nTPS73632DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T53Samples\nTPS73632DBVT LIFEBUY SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T53\nTPS73633DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T46Samples\nTPS73633DBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T46Samples\nTPS73633DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T46Samples\nTPS73633DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T46Samples\nTPS73633DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73633Samples\nTPS73633DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73633Samples\nTPS73633DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 T46Samples\nTPS73633DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 T46Samples\nTPS73633DRBTG4 ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 T46Samples\nTPS73643DBVR LIFEBUY SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T54\nTPS73643DBVRG4 LIFEBUY SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T54\nTPS73643DBVT LIFEBUY SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T54\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Jan-2023\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS736 :\n•Automotive : TPS736-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Jan-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS73601DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73601DBVT SOT-23 DBV 5250 178.0 9.03.33.21.44.08.0 Q3\nTPS73601DCQR SOT-223 DCQ 62500 330.0 12.46.857.31.888.012.0 Q3\nTPS73601DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73601DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS736125DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS736125DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS73615DBVR SOT-23 DBV 53000 178.0 9.03.33.21.44.08.0 Q3\nTPS73615DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73615DCQR SOT-223 DCQ 62500 330.0 12.46.857.31.888.012.0 Q3\nTPS73615DCQRG4 SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73615DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73615DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS73616DBVR SOT-23 DBV 53000 179.0 8.43.23.21.44.08.0 Q3\nTPS73616DBVT SOT-23 DBV 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS73618DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Jan-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS73618DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73618DCQR SOT-223 DCQ 62500 330.0 12.46.857.31.888.012.0 Q3\nTPS73619DRBR SON DRB 83000 330.0 12.4 3.33.31.08.012.0 Q2\nTPS73619DRBT SON DRB 8250 180.0 12.4 3.33.31.08.012.0 Q2\nTPS73625DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS73625DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73625DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73625DBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nTPS73625DCQR SOT-223 DCQ 62500 330.0 12.46.857.31.888.012.0 Q3\nTPS73630DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73630DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73630DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73632DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73632DBVT SOT-23 DBV 5250 178.0 9.03.33.21.44.08.0 Q3\nTPS73633DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73633DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73633DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73633DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73633DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS73643DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS73643DBVT SOT-23 DBV 5250 179.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Jan-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS73601DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73601DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73601DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS73601DRBR SON DRB 83000 356.0 356.0 35.0\nTPS73601DRBT SON DRB 8250 210.0 185.0 35.0\nTPS736125DRBR SON DRB 83000 356.0 356.0 35.0\nTPS736125DRBT SON DRB 8250 210.0 185.0 35.0\nTPS73615DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73615DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73615DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS73615DCQRG4 SOT-223 DCQ 62500 346.0 346.0 29.0\nTPS73615DRBR SON DRB 83000 356.0 356.0 35.0\nTPS73615DRBT SON DRB 8250 210.0 185.0 35.0\nTPS73616DBVR SOT-23 DBV 53000 200.0 183.0 25.0\nTPS73616DBVT SOT-23 DBV 5250 200.0 183.0 25.0\nTPS73618DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73618DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73618DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Jan-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS73619DRBR SON DRB 83000 367.0 367.0 38.0\nTPS73619DRBT SON DRB 8250 213.0 191.0 35.0\nTPS73625DBVR SOT-23 DBV 53000 200.0 183.0 25.0\nTPS73625DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73625DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73625DBVT SOT-23 DBV 5250 200.0 183.0 25.0\nTPS73625DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS73630DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73630DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73630DCQR SOT-223 DCQ 62500 346.0 346.0 41.0\nTPS73632DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73632DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73633DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73633DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73633DCQR SOT-223 DCQ 62500 346.0 346.0 41.0\nTPS73633DRBR SON DRB 83000 356.0 356.0 35.0\nTPS73633DRBT SON DRB 8250 210.0 185.0 35.0\nTPS73643DBVR SOT-23 DBV 53000 200.0 183.0 25.0\nTPS73643DBVT SOT-23 DBV 5250 200.0 183.0 25.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Jan-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS73601DCQ DCQ SOT-223 6 78 543 8.6 3606.8 2.67\nTPS73601DCQG4 DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73615DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73618DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73625DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73630DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73633DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nPack Materials-Page 5\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.37\n0.251.75 0.12X\n1.951.5 0.1\n6X 0.651 MAX\n8X 0.50.30.050.00\n(0.65)A3.12.9 B\n3.12.9\n(DIM A) TYP4X (0.23)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018DIM A\nOPT 1\nOPT 2\n(0.1) (0.2)PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.31)\n(1.75)\n(2.8)6X (0.65)(1.5)\n(0.2) VIA\nTYP\n(0.5)(0.625)8X (0.6)\n(R0.05) TYP(0.825)\n(0.23)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SYMM\nSOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSEDMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSEDMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.31)8X (0.6)\n(1.34)(1.55)\n(2.8)6X (0.65)4X\n(0.725)4X (0.23)\n(2.674)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 84% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9(0.1)\n(0.15)A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.5. Support pin may differ or may not be present.0.2 C A B1\n345\n2INDEX AREAPIN 1\n NOTE 5\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/G   03/2023SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nwww.ti.comPACKAGE OUTLINE\nC7.26\n6.86\n5.08\n5X 0.51\n0.411.27\nTYP\n3.052.95\n1.8 MAX0.100.02\n0.320.240.25\nGAGE PLANEA\n6.66.4\nNOTE 3B3.6\n3.4\nNOTE 3\n1.14\n0.91 0-8\nTYP(1.6)SOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.0.1 CAB0.1 CAB1\n56PIN 1\nINDEX AREA\nSEATING PLANE0.08SCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n5X (2.05)5X (0.65)0.2 TYP\n0.07 MAX\nALL AROUND0.07 MINALL AROUND(6)\n(2.05)(3.2)4X (1.27)\n(R0.05) TYP(1.35)\n(0.775) TYPSOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASK DETAILSLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMM\nPKG1\n56\nMETAL SOLDER MASK\nOPENING\nEXPOSED METALSOLDER MASKOPENING METAL UNDER\nSOLDER MASK\nEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(6)\n(1.27) TYP\n(R0.05) TYP\n5X (2.05)5X (0.65)(0.755)\n4X (1.31)\n4X (0.92)(0.56) TYPSOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON  0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n56\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS73630DBVT

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 1.7V to 5.5V
  - Output Voltage Range: Fixed outputs from 1.2V to 5.0V (TPS73630 typically outputs 3.3V)
  
- **Current Ratings:**
  - Maximum Output Current: 400 mA (typical)
  
- **Power Consumption:**
  - Ground Pin Current (IGND): 800 µA (at 400 mA output)
  - Shutdown Current: Less than 1 µA
  
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
  
- **Package Type:**
  - SOT-23 (5-pin)
  
- **Special Features:**
  - Capacitance-free operation: Stable without output capacitors
  - Low dropout voltage: 75 mV (typical at 400 mA)
  - Reverse current protection
  - Thermal shutdown and foldback current limit protection
  - Low noise: 30 µVRMS (typical from 10Hz to 100kHz)
  
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1, according to JEDEC J-STD-020E

#### Description:
The TPS73630DBVT is a low-dropout (LDO) linear voltage regulator designed by Texas Instruments. It utilizes an NMOS pass element in a voltage-follower configuration, allowing for low dropout voltages and high precision output. This component is particularly notable for its ability to operate without an output capacitor, making it suitable for applications where space and component count are critical.

#### Typical Applications:
- **Portable/Battery-Powered Equipment:** Ideal for devices requiring efficient power management with minimal space.
- **Post-Regulation for Switching Supplies:** Used to provide stable output voltage after a switching regulator.
- **Noise-Sensitive Circuitry:** Suitable for powering voltage-controlled oscillators (VCOs) and other sensitive analog circuits.
- **Point of Load Regulation:** Effective for digital signal processors (DSPs), field-programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs), and microprocessors.

This summary encapsulates the essential characteristics and applications of the TPS73630DBVT, making it a versatile choice for various electronic designs requiring efficient voltage regulation.