@W: CS141 :"E:\Image_Rotat_master\Image\source\dvi_tx\encode.v":7:9:7:12|Unrecognized synthesis directive name. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_bit_ctrl.v":185:36:185:45|Unrecognized synthesis directive enum_state. Verify the correct directive name.
@W: CG286 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_bit_ctrl.v":410:24:410:27|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
@W: CS141 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_byte_ctrl.v":199:32:199:41|Unrecognized synthesis directive enum_state. Verify the correct directive name.
@W: CG1337 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":44:7:44:18|Net trans_y_temp is not declared.
@W: CG1337 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":45:7:45:18|Net trans_x_temp is not declared.
@W: CG1337 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":46:7:46:18|Net trans_z_temp is not declared.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":129:128:129:136|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":133:130:133:138|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":137:133:137:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":141:125:141:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":145:124:145:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":149:129:149:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":153:142:153:150|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":157:147:157:155|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":161:121:161:129|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":165:129:165:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":169:153:169:161|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":173:154:173:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":177:124:177:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":181:131:181:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":185:125:185:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":190:131:190:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":194:132:194:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":199:176:199:184|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":207:137:207:145|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CG781 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":257:14:257:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":263:15:263:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":269:16:269:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":106:9:106:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":109:9:109:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":110:9:110:20|Removing wire clkout0_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":111:9:111:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":112:9:112:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":113:9:113:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":114:9:114:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":115:9:115:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":116:9:116:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":117:15:117:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":118:15:118:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":119:15:119:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":120:15:120:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":121:15:121:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":122:15:122:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":123:15:123:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":124:15:124:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":125:15:125:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":126:15:126:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":127:15:127:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":128:15:128:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":129:16:129:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":130:16:130:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":131:16:131:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":132:16:132:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":133:16:133:25|Removing wire dyn_phase4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":137:15:137:22|Removing wire icp_base, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":138:15:138:21|Removing wire icp_sel, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":139:15:139:24|Removing wire lpfres_sel, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":140:15:140:25|Removing wire cripple_sel, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":141:15:141:23|Removing wire phase_sel, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":142:15:142:23|Removing wire phase_dir, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":143:15:143:26|Removing wire phase_step_n, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":144:15:144:24|Removing wire load_phase, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":145:15:145:22|Removing wire dyn_mdiv, as there is no assignment to it.
@W: CG133 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_config.v":57:4:57:15|Object i2c_read_req is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[1][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[3][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[5][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[7][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[9][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[11][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[13][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[15][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[17][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[19][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[21][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[23][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[25][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[27][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[29][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[31][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[33][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[35][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[37][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[39][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[41][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[43][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[45][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[47][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[49][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[51][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[53][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[55][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[57][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[59][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[61][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[63][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[65][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[67][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[69][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[71][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[73][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[75][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[77][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[79][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[81][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[83][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[85][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[87][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[89][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[91][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[93][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[95][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[97][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[99][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[101][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[103][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[105][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[107][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[109][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[111][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[113][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[115][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[117][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[119][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[121][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[123][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[125][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[127][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[129][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[131][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[133][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[135][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[137][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[139][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[141][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[143][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[145][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[147][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[149][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[151][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[153][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[155][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[157][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[159][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[161][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[163][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[165][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[167][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[169][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[171][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[173][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[175][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[177][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[179][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[181][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[183][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[185][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[187][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[189][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[191][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[193][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[195][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[197][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[199][15:0]. Make sure that there are no unused intermediate registers.
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":196:39:196:72|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\afifo_16i_16o_512.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\afifo_16i_16o_512.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\afifo_16i_16o_512.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 9 to 7 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 5 to 0 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 9 to 7 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 5 to 0 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":97:13:97:25|Port-width mismatch for port rd_data. The port definition is 16 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":99:20:99:33|Port-width mismatch for port rd_water_level. The port definition is 13 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":138:13:138:25|Port-width mismatch for port wr_data. The port definition is 16 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":140:20:140:33|Port-width mismatch for port wr_water_level. The port definition is 13 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\Key_Module.v":31:13:31:22|Removing wire key_in_out, as there is no assignment to it.
@W: CL271 :"E:\Image_Rotat_master\Image\source\sources_1\Key_Module.v":72:0:72:5|Pruning unused bits 7 to 3 of key_in_reg2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\Image_Rotat_master\Image\source\sources_1\Key_Module.v":62:0:62:5|Pruning unused bits 7 to 3 of key_in_reg1[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG133 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":28:22:28:30|Object threshold is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":29:12:29:16|Object error is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":48:9:48:14|Object wr_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":52:9:52:14|Object rd_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":87:19:87:24|Removing wire temp_1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":87:26:87:31|Removing wire temp_2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":87:33:87:38|Removing wire temp_3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":87:40:87:45|Removing wire temp_4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":108:8:108:11|Removing wire o_en, as there is no assignment to it.
@W: CL113 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Feedback mux created for signal wr_burst_len[9:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Feedback mux created for signal rd_burst_len[9:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Sharing sequential element rd_burst_len. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Sharing sequential element rd_burst_len. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL250 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|All reachable assignments to wr_burst_len[9:1] assign 0, register removed by optimization
@W: CL251 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|All reachable assignments to wr_burst_len[0] assign 1, register removed by optimization
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":259:14:259:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":265:15:265:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":271:16:271:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|Removing wire dyn_phase4, as there is no assignment to it.
@W: CG133 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":44:4:44:19|Object dqsi_dpi_mon_req is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":45:4:45:19|Object dly_loop_mon_req is declared but not assigned. Either assign a value or remove the declaration.
@W: CS263 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1147:42:1147:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1199:41:1199:41|Input DQSI on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1200:41:1200:41|Input GATE_IN on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1224:42:1224:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1276:41:1276:41|Input DQSI on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1277:41:1277:41|Input GATE_IN on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1313:41:1313:41|Input DQSI on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1314:41:1314:41|Input GATE_IN on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|Removing wire PSLVERR, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Removing wire DQS_DRIFT_L, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Removing wire DQS_DRIFT_H, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":330:28:330:37|Removing wire loop_in_di, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":331:28:331:37|Removing wire loop_in_do, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":332:28:332:37|Removing wire loop_in_to, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":333:28:333:38|Removing wire loop_out_di, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":334:28:334:38|Removing wire loop_out_do, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":335:28:335:38|Removing wire loop_out_to, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":371:28:371:39|Removing wire loop_in_di_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":372:28:372:39|Removing wire loop_in_do_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":373:28:373:39|Removing wire loop_in_to_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":374:28:374:40|Removing wire loop_out_di_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":375:28:375:40|Removing wire loop_out_do_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":376:28:376:40|Removing wire loop_out_to_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":384:28:384:36|Removing wire resetn_do, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":385:28:385:36|Removing wire resetn_to, as there is no assignment to it.
@W: CL318 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|*Output PSLVERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|*Output DQS_DRIFT_L has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|*Output DQS_DRIFT_H has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[54].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[53].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[50].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[39].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[38].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[30].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[26].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[16].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[15].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[14].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[13].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[8].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[1].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[0].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_hmemc_phy_top.v":294:46:294:46|Input SRB_CORE_CLK on instance u_ipsl_phy_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_hmemc_phy_top.v":155:15:155:26|Removing wire update_start, as there is no assignment to it.
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":647:38:647:38|Input aclk_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":648:38:648:38|Input awid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":649:38:649:38|Input awaddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":650:38:650:38|Input awlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":651:38:651:38|Input awsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":652:38:652:38|Input awburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":653:38:653:38|Input awlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":654:38:654:38|Input awvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":656:38:656:38|Input awurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":657:38:657:38|Input awpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":658:38:658:38|Input wdata_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":659:38:659:38|Input wstrb_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":660:38:660:38|Input wlast_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":661:38:661:38|Input wvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":666:38:666:38|Input bready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":667:38:667:38|Input arid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":668:38:668:38|Input araddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":669:38:669:38|Input arlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":670:38:670:38|Input arsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":671:38:671:38|Input arburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":672:38:672:38|Input arlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":673:38:673:38|Input arvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":675:38:675:38|Input arurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":676:38:676:38|Input arpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":682:38:682:38|Input rready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":689:38:689:38|Input csysreq_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":834:38:834:38|Input paddr on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":835:38:835:38|Input pwdata on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":836:38:836:38|Input pwrite on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":837:38:837:38|Input penable on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":839:38:839:38|Input psel on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL271 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":342:2:342:7|Pruning unused bits 2 to 0 of reg_rd_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused bits 2 to 0 of reg_wr_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":174:10:174:17|Object active_y is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":27:15:27:22|Object time_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":28:14:28:24|Object frame_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":32:15:32:23|Object vout_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":35:10:35:20|Object motion_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":42:5:42:11|Object i_vs_d0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":42:13:42:19|Object i_vs_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":248:45:248:72|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":250:38:250:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":127:0:127:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":242:43:242:50|Removing wire cs2_ctrl, as there is no assignment to it.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":653:8:653:8|Object n is declared but not assigned. Either assign a value or remove the declaration.
@W: CG781 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":75:17:75:17|Input wr_data on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":82:17:82:17|Input wr_byte_en on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\osd_rom.v":70:30:70:35|Removing wire clk_en, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\osd_rom.v":71:30:71:40|Removing wire addr_strobe, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\osd_rom.v":73:30:73:35|Removing wire rd_oce, as there is no assignment to it.
@W: CS263 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":217:17:217:35|Port-width mismatch for port addr. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":25:7:25:11|Object de_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":27:7:27:11|Object vs_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":29:7:29:11|Object hs_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":176:11:176:15|Object osd_y is declared but not assigned. Either assign a value or remove the declaration.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":418:30:418:34|Port-width mismatch for port read_addr_0. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":419:30:419:40|Port-width mismatch for port read_addr_1. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":420:30:420:40|Port-width mismatch for port read_addr_2. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":421:30:421:40|Port-width mismatch for port read_addr_3. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":425:30:425:50|Port-width mismatch for port read_addr_index. The port definition is 2 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":441:30:441:34|Port-width mismatch for port write_addr_0. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":442:30:442:40|Port-width mismatch for port write_addr_1. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":443:30:443:40|Port-width mismatch for port write_addr_2. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":444:30:444:40|Port-width mismatch for port write_addr_3. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":447:30:447:44|Port-width mismatch for port write_addr_index. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":410:30:410:42|Port-width mismatch for port rd_burst_addr. The port definition is 32 bits, but the actual port connection bit width is 25. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":433:30:433:42|Port-width mismatch for port wr_burst_addr. The port definition is 32 bits, but the actual port connection bit width is 25. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":478:23:478:37|Port-width mismatch for port rd_burst_addr. The port definition is 32 bits, but the actual port connection bit width is 25. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":471:20:471:34|Port-width mismatch for port wr_burst_addr. The port definition is 32 bits, but the actual port connection bit width is 25. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":486:17:486:25|Port-width mismatch for port threshold. The port definition is 11 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":507:23:507:23|Port-width mismatch for port ddrc_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":509:23:509:23|Port-width mismatch for port areset_1. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":511:23:511:34|Port-width mismatch for port awid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":512:23:512:36|Port-width mismatch for port awaddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":532:23:532:34|Port-width mismatch for port arid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":533:23:533:36|Port-width mismatch for port araddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":537:23:537:36|Port-width mismatch for port arlock_1. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":556:23:556:23|Port-width mismatch for port areset_2. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":558:23:558:34|Port-width mismatch for port awid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":559:23:559:36|Port-width mismatch for port awaddr_2. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":579:23:579:34|Port-width mismatch for port arid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":580:23:580:36|Port-width mismatch for port araddr_2. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":584:23:584:36|Port-width mismatch for port arlock_2. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":528:23:528:33|Port-width mismatch for port bid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":542:23:542:33|Port-width mismatch for port rid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":575:23:575:33|Port-width mismatch for port bid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":589:23:589:33|Port-width mismatch for port rid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":650:33:650:43|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":669:33:669:43|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":679:34:679:52|Port-width mismatch for port WR_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":680:34:680:51|Port-width mismatch for port WR_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":688:34:688:52|Port-width mismatch for port RD_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":689:34:689:51|Port-width mismatch for port RD_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":632:33:632:44|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":633:33:633:46|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":656:33:656:44|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":657:33:657:46|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":722:33:722:43|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":741:33:741:43|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":751:34:751:54|Port-width mismatch for port WR_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":752:34:752:53|Port-width mismatch for port WR_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":760:34:760:54|Port-width mismatch for port RD_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":761:34:761:53|Port-width mismatch for port RD_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":704:33:704:44|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":705:33:705:46|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":728:33:728:44|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":729:33:729:46|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":809:21:809:33|Port-width mismatch for port disp_model. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":817:10:817:14|Port-width mismatch for port key. The port definition is 3 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":7:21:7:27|Removing wire uart_tx, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":104:32:104:46|Removing wire ui_clk_sync_rst, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":105:32:105:50|Removing wire init_calib_complete, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":129:32:129:44|Removing wire s00_axi_buser, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":150:32:150:44|Removing wire s00_axi_ruser, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":179:32:179:44|Removing wire s01_axi_buser, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":200:32:200:44|Removing wire s01_axi_ruser, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":205:32:205:41|Removing wire clk_200MHz, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":462:15:462:28|Removing wire display_number, as there is no assignment to it.
@W: CL318 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":7:21:7:27|*Output uart_tx has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL156 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":129:32:129:44|*Input s00_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":150:32:150:44|*Input s00_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":179:32:179:44|*Input s01_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":200:32:200:44|*Input s01_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":809:21:809:33|*Input un1_uart_code_out[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":416:43:416:48|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":417:43:417:48|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":416:43:416:48|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":417:43:417:48|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_b_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_g_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_r_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Pruning register bits 7 to 5 of ddrc_rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Pruning register bits 7 to 5 of rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_apb_reset.v":47:23:47:28|Input port bits 31 to 2 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":12:13:12:23|Input port bit 2 of update_mask[2:0] is unused
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Pruning register bits 31 to 17 of wr_burst_addr_start[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Pruning register bits 15 to 11 of wr_burst_addr_start[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Pruning register bits 9 to 0 of wr_burst_addr_start[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Pruning register bits 31 to 24 of wr_burst_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":12:29:12:35|Input port bits 2 to 1 of key_out[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":48:34:48:46|Input port bits 63 to 16 of rd_burst_data[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 5 to 0 of read_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 15 to 8 of wait_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 5 to 0 of write_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 12 of ASYN_CTRL.wptr[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 12 of ASYN_CTRL.rptr[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":748:45:748:50|*Input DA_bus[53:36] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":749:45:749:50|*Input DB_bus[53:36] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":748:45:748:50|*Input DA_bus[71:54] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":749:45:749:50|*Input DB_bus[71:54] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL297 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":168:0:168:5|The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"
@W: CL247 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_top.v":50:12:50:29|Input port bit 0 of i2c_slave_dev_addr[7:0] is unused
@W: CL246 :"E:\Image_Rotat_master\Image\source\dvi_tx\serdes_4b_10to1.v":8:16:8:23|Input port bits 1 to 0 of datain_2[9:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"E:\Image_Rotat_master\Image\source\dvi_tx\encode.v":108:2:108:7|Pruning register bit 0 of n0q_m[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"E:\Image_Rotat_master\Image\source\dvi_tx\encode.v":151:2:151:7|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\Image_Rotat_master\Image\source\dvi_tx\encode.v":151:2:151:7|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":106:9:106:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":109:9:109:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":110:9:110:20|*Input clkout0_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":111:9:111:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":112:9:112:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":113:9:113:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":114:9:114:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":115:9:115:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":116:9:116:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":117:15:117:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":118:15:118:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":119:15:119:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":120:15:120:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":121:15:121:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":122:15:122:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":123:15:123:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":124:15:124:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":125:15:125:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":126:15:126:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":127:15:127:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":128:15:128:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

