{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580128653643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580128653659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 13:37:32 2020 " "Processing started: Mon Jan 27 13:37:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580128653659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580128653659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum -c sum " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum -c sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580128653659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580128656956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580128656956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumator_mantys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumator_mantys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumator_mantys-main " "Found design unit 1: sumator_mantys-main" {  } { { "sumator_mantys.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/sumator_mantys.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580128682519 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumator_mantys " "Found entity 1: sumator_mantys" {  } { { "sumator_mantys.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/sumator_mantys.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580128682519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580128682519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_project-main " "Found design unit 1: main_project-main" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580128682519 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_project " "Found entity 1: main_project" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580128682519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580128682519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rozklad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rozklad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rozklad-main " "Found design unit 1: rozklad-main" {  } { { "rozklad.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/rozklad.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580128682534 ""} { "Info" "ISGN_ENTITY_NAME" "1 rozklad " "Found entity 1: rozklad" {  } { { "rozklad.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/rozklad.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580128682534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580128682534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tworzenie_liczby.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tworzenie_liczby.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tworzenie_liczby-main " "Found design unit 1: tworzenie_liczby-main" {  } { { "tworzenie_liczby.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/tworzenie_liczby.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580128682534 ""} { "Info" "ISGN_ENTITY_NAME" "1 tworzenie_liczby " "Found entity 1: tworzenie_liczby" {  } { { "tworzenie_liczby.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/tworzenie_liczby.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580128682534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580128682534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_project " "Elaborating entity \"main_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580128682816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rozklad rozklad:rozklad_instancja " "Elaborating entity \"rozklad\" for hierarchy \"rozklad:rozklad_instancja\"" {  } { { "main_project.vhd" "rozklad_instancja" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580128682972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumator_mantys sumator_mantys:suma_instancja " "Elaborating entity \"sumator_mantys\" for hierarchy \"sumator_mantys:suma_instancja\"" {  } { { "main_project.vhd" "suma_instancja" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580128683003 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maks_eksp sumator_mantys.vhd(33) " "VHDL Process Statement warning at sumator_mantys.vhd(33): signal \"maks_eksp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sumator_mantys.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/sumator_mantys.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1580128683066 "|main_project|sumator_mantys:suma_instancja"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tworzenie_liczby tworzenie_liczby:tworzenie_instancja " "Elaborating entity \"tworzenie_liczby\" for hierarchy \"tworzenie_liczby:tworzenie_instancja\"" {  } { { "main_project.vhd" "tworzenie_instancja" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580128683066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580128694519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580128701769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580128701769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "378 " "Implemented 378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580128703941 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580128703941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "282 " "Implemented 282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580128703941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580128703941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580128703988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 13:38:23 2020 " "Processing ended: Mon Jan 27 13:38:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580128703988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580128703988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580128703988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580128703988 ""}
