
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L2C IP-based stride prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000003 cycles: 665405 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9336970 heartbeat IPC: 1.07101 cumulative IPC: 1.03787 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18836964 heartbeat IPC: 1.05263 cumulative IPC: 1.04559 (Simulation time: 0 hr 1 min 32 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 28373471 heartbeat IPC: 1.0486 cumulative IPC: 1.04663 (Simulation time: 0 hr 2 min 16 sec) 
Finished CPU 0 instructions: 29000003 cycles: 27708067 cumulative IPC: 1.04663 (Simulation time: 0 hr 2 min 16 sec) 

CPU 0 Branch Prediction Accuracy: 99.3028% MPKI: 0.345655

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.04663 instructions: 29000003 cycles: 27708067
L1D TOTAL     ACCESS:   11835030  HIT:   11680440  MISS:     154590
L1D LOAD      ACCESS:    9283491  HIT:    9215574  MISS:      67917
L1D RFO       ACCESS:    2551539  HIT:    2464866  MISS:      86673
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    7379084  HIT:    7378675  MISS:        409
L1I LOAD      ACCESS:    7379084  HIT:    7378675  MISS:        409
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     383508  HIT:     299563  MISS:      83945
L2C LOAD      ACCESS:      68312  HIT:      64943  MISS:       3369
L2C RFO       ACCESS:      86672  HIT:      11209  MISS:      75463
L2C PREFETCH  ACCESS:     140743  HIT:     135659  MISS:       5084
L2C WRITEBACK ACCESS:      87781  HIT:      87752  MISS:         29
L2C PREFETCH  REQUESTED:     145711  ISSUED:     145711  USEFUL:       5328  USELESS:        453
LLC TOTAL     ACCESS:     160126  HIT:     138779  MISS:      21347
LLC LOAD      ACCESS:       3367  HIT:       2418  MISS:        949
LLC RFO       ACCESS:      75463  HIT:      57381  MISS:      18082
LLC PREFETCH  ACCESS:       5086  HIT:       4029  MISS:       1057
LLC WRITEBACK ACCESS:      76210  HIT:      74951  MISS:       1259
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        241  USELESS:        817
Major fault: 0 Minor fault: 374
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      16505  ROW_BUFFER_MISS:       3510
 DBUS_CONGESTED:       7587
 WQ ROW_BUFFER_HIT:       2733  ROW_BUFFER_MISS:       3373  FULL:          0

 AVG_CONGESTED_CYCLE: 13
