verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pldma_rgbout_0_0/hdl/ipcore/sim/fifo_8192x64_16384x32.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/sim/ila_0.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/40ab/hdl/verilog/vga720p.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/40ab/hdl/verilog/user_logic.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_ila_1_0/sim/design_1_ila_1_0.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/e147/xlconstant.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ip/design_1_pldma_rgbout_0_0/src/ila_0/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog" --include "../../../../dma_rd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
