// Seed: 1414624367
module module_0 (
    input  wor  id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri  id_3,
    output tri0 id_4,
    output tri  id_5
);
  wire id_7;
endmodule
module module_0 (
    input  wire  module_1,
    input  tri   id_1,
    output tri0  id_2,
    input  tri   id_3,
    output uwire id_4,
    input  tri0  id_5,
    output tri1  id_6
);
  wire id_8 = 1;
  wand id_9;
  assign id_4 = id_5;
  assign id_6 = 1;
  assign id_6 = id_9;
  module_0(
      id_3, id_6, id_6, id_2, id_4, id_2
  );
  wire id_10;
  wire id_11;
  assign id_2 = id_0 ^ 1;
  id_12(
      .id_0(!id_2), .id_1(1), .id_2(1), .id_3(id_8), .id_4({1, 1})
  );
endmodule
