\doxysection{freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}
\hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source}{}\label{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/RISC-\/V/chip\_specific\_extensions/RV32I\_CLINT\_no\_extensions/freertos\_risc\_v\_chip\_specific\_extensions.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/RISC-\/V/chip\_specific\_extensions/RV32I\_CLINT\_no\_extensions/freertos\_risc\_v\_chip\_specific\_extensions.h}}
\mbox{\hyperlink{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00029}00029\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00030}00030\ \textcolor{comment}{\ *\ The\ FreeRTOS\ kernel's\ RISC-\/V\ port\ is\ split\ between\ the\ the\ code\ that\ is}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00031}00031\ \textcolor{comment}{\ *\ common\ across\ all\ currently\ supported\ RISC-\/V\ chips\ (implementations\ of\ the}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00032}00032\ \textcolor{comment}{\ *\ RISC-\/V\ ISA),\ and\ code\ that\ tailors\ the\ port\ to\ a\ specific\ RISC-\/V\ chip:}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00033}00033\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00034}00034\ \textcolor{comment}{\ *\ +\ FreeRTOS\(\backslash\)Source\(\backslash\)portable\(\backslash\)GCC\(\backslash\)RISC-\/V-\/RV32\(\backslash\)portASM.S\ contains\ the\ code\ that}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00035}00035\ \textcolor{comment}{\ *\ \ \ is\ common\ to\ all\ currently\ supported\ RISC-\/V\ chips.\ \ There\ is\ only\ one}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00036}00036\ \textcolor{comment}{\ *\ \ \ portASM.S\ file\ because\ the\ same\ file\ is\ built\ for\ all\ RISC-\/V\ target\ chips.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00037}00037\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00038}00038\ \textcolor{comment}{\ *\ +\ Header\ files\ called\ freertos\_risc\_v\_chip\_specific\_extensions.h\ contain\ the}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00039}00039\ \textcolor{comment}{\ *\ \ \ code\ that\ tailors\ the\ FreeRTOS\ kernel's\ RISC-\/V\ port\ to\ a\ specific\ RISC-\/V}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00040}00040\ \textcolor{comment}{\ *\ \ \ chip.\ \ There\ are\ multiple\ freertos\_risc\_v\_chip\_specific\_extensions.h\ files}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00041}00041\ \textcolor{comment}{\ *\ \ \ as\ there\ are\ multiple\ RISC-\/V\ chip\ implementations.}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00042}00042\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00043}00043\ \textcolor{comment}{\ *\ !!!NOTE!!!}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00044}00044\ \textcolor{comment}{\ *\ TAKE\ CARE\ TO\ INCLUDE\ THE\ CORRECT\ freertos\_risc\_v\_chip\_specific\_extensions.h}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00045}00045\ \textcolor{comment}{\ *\ HEADER\ FILE\ FOR\ THE\ CHIP\ IN\ USE.\ \ This\ is\ done\ using\ the\ assembler's\ (not\ the}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00046}00046\ \textcolor{comment}{\ *\ compiler's!)\ include\ path.\ \ For\ example,\ if\ the\ chip\ in\ use\ includes\ a\ core}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00047}00047\ \textcolor{comment}{\ *\ local\ interrupter\ (CLINT)\ and\ does\ not\ include\ any\ chip\ specific\ register}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00048}00048\ \textcolor{comment}{\ *\ extensions\ then\ add\ the\ path\ below\ to\ the\ assembler's\ include\ path:}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00049}00049\ \textcolor{comment}{\ *\ FreeRTOS\(\backslash\)Source\(\backslash\)portable\(\backslash\)GCC\(\backslash\)RISC-\/V-\/RV32\(\backslash\)chip\_specific\_extensions\(\backslash\)RV32I\_CLINT\_no\_extensions}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00050}00050\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00051}00051\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00053}00053\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00054}00054\ \textcolor{preprocessor}{\#ifndef\ \_\_FREERTOS\_RISC\_V\_EXTENSIONS\_H\_\_}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00055}00055\ \textcolor{preprocessor}{\#define\ \_\_FREERTOS\_RISC\_V\_EXTENSIONS\_H\_\_}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00057}\mbox{\hyperlink{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_a4acd11d0f60e5f6e9ff3c92f0d34d332}{00057}}\ \textcolor{preprocessor}{\#define\ portasmHAS\_SIFIVE\_CLINT\ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00058}\mbox{\hyperlink{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_a8cece78107fce74b824d801a23758568}{00058}}\ \textcolor{preprocessor}{\#define\ portasmHAS\_MTIME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00059}\mbox{\hyperlink{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_a41b22fc6ecbacfe77be96505ed7bb8d6}{00059}}\ \textcolor{preprocessor}{\#define\ portasmADDITIONAL\_CONTEXT\_SIZE\ \ \ \ 0\ }\textcolor{comment}{/*\ Must\ be\ even\ number\ on\ 32-\/bit\ cores.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00061}00061\ portasmSAVE\_ADDITIONAL\_REGISTERS\ \mbox{\hyperlink{_i_a_r_278_k0_r_2_i_s_r___support_8h_a5cad46a34d0a2cb6cf8bf513b9487216}{MACRO}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00062}00062\ \textcolor{comment}{/*\ No\ additional\ registers\ to\ save,\ so\ this\ macro\ does\ nothing.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00063}00063\ \mbox{\hyperlink{_i_a_r_278_k0_r_2_i_s_r___support_8h_a4a7122bee868af09d2aa6d0b7d3ea3c9}{ENDM}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00064}00064\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00065}00065\ portasmRESTORE\_ADDITIONAL\_REGISTERS\ \mbox{\hyperlink{_i_a_r_278_k0_r_2_i_s_r___support_8h_a5cad46a34d0a2cb6cf8bf513b9487216}{MACRO}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00066}00066\ \textcolor{comment}{/*\ No\ additional\ registers\ to\ restore,\ so\ this\ macro\ does\ nothing.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00067}00067\ \ \ \ \ \mbox{\hyperlink{_i_a_r_278_k0_r_2_i_s_r___support_8h_a4a7122bee868af09d2aa6d0b7d3ea3c9}{ENDM}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00068}00068\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_r_i_s_c-_v_2chip__specific__extensions_2_r_v32_i___c_l_i_n_t__no__extensions_2freertos_c4651536b1d9d1a4958b3b74d78b5243_source_l00069}00069\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_FREERTOS\_RISC\_V\_EXTENSIONS\_H\_\_\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
