Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ed_synth.qsys --block-symbol-file --output-directory=/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ed_synth --family="Agilex 5" --part=A5ED065BB32AE6SR0
Progress: Loading gateware/ed_synth.qsys
Progress: Reading input file
Progress: Parameterizing module emif_ph2_axil_driver_0
Progress: Parameterizing module emif_ph2_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: ed_synth.emif_ph2_inst: Warnings found in IP parameterization.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ed_synth.qsys --synthesis=VERILOG --output-directory=/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ed_synth --family="Agilex 5" --part=A5ED065BB32AE6SR0
Progress: Loading gateware/ed_synth.qsys
Progress: Reading input file
Progress: Parameterizing module emif_ph2_axil_driver_0
Progress: Parameterizing module emif_ph2_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: ed_synth.emif_ph2_inst: Warnings found in IP parameterization.
Info: ed_synth: "Transforming system: ed_synth"
Info: ed_synth: "Naming system components in system: ed_synth"
Info: ed_synth: "Processing generation queue"
Info: ed_synth: "Generating: ed_synth"
Info: ed_synth: "Generating: ed_synth_axil_driver_0"
Info: ed_synth: "Generating: ed_synth_emif_ph2_inst"
Info: ed_synth: Done "ed_synth" with 3 modules, 1 files
Info: Finished: Create HDL design files for synthesis
