{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 11:54:18 2009 " "Info: Processing started: Mon Mar 30 11:54:18 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off id -c id " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off id -c id" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/id.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Info: Found entity 1: id" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "id " "Info: Elaborating entity \"id\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 id.v(12) " "Warning (10230): Verilog HDL assignment warning at id.v(12): truncated value with size 32 to match size of target (9)" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 id.v(20) " "Warning (10230): Verilog HDL assignment warning at id.v(20): truncated value with size 32 to match size of target (2)" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 id.v(24) " "Warning (10230): Verilog HDL assignment warning at id.v(24): truncated value with size 32 to match size of target (2)" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 id.v(28) " "Warning (10230): Verilog HDL assignment warning at id.v(28): truncated value with size 32 to match size of target (2)" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 id.v(32) " "Warning (10230): Verilog HDL assignment warning at id.v(32): truncated value with size 32 to match size of target (2)" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "led_7s\[4\]~reg0 data_in GND " "Warning (14130): Reduced register \"led_7s\[4\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "led_7s\[3\]~reg0 led_7s\[8\]~reg0 " "Info: Duplicate register \"led_7s\[3\]~reg0\" merged to single register \"led_7s\[8\]~reg0\", power-up level changed" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_7s\[6\]~reg0 led_7s\[8\]~reg0 " "Info: Duplicate register \"led_7s\[6\]~reg0\" merged to single register \"led_7s\[8\]~reg0\"" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_7s\[7\]~reg0 led_7s\[8\]~reg0 " "Info: Duplicate register \"led_7s\[7\]~reg0\" merged to single register \"led_7s\[8\]~reg0\"" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_7s\[11\]~reg0 led_7s\[8\]~reg0 " "Info: Duplicate register \"led_7s\[11\]~reg0\" merged to single register \"led_7s\[8\]~reg0\"" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_7s\[1\]~reg0 led_7s\[5\]~reg0 " "Info: Duplicate register \"led_7s\[1\]~reg0\" merged to single register \"led_7s\[5\]~reg0\"" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i\[8\] clk " "Info: Duplicate register \"i\[8\]\" merged to single register \"clk\"" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 10 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "led_7s\[10\]~reg0 led_7s\[9\]~reg0 " "Info: Duplicate register \"led_7s\[10\]~reg0\" merged to single register \"led_7s\[9\]~reg0\"" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_7s\[4\] GND " "Warning (13410): Pin \"led_7s\[4\]\" stuck at GND" {  } { { "../src/id.v" "" { Text "E:/code/EP2C35_NEW/S5_BOARD_ID/src/id.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Allocated 146 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 11:54:19 2009 " "Info: Processing ended: Mon Mar 30 11:54:19 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
