$date
	Thu Dec 11 22:56:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_n_bit_tb $end
$var wire 1 ! y $end
$var parameter 32 " N $end
$var reg 8 # a [7:0] $end
$scope module dut $end
$var wire 8 $ a [7:0] $end
$var wire 1 ! y $end
$var parameter 32 % N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 %
b1000 "
$end
#0
$dumpvars
b100100 $
b100100 #
0!
$end
#10000
b10000001 #
b10000001 $
#20000
b1001 #
b1001 $
#30000
b1100011 #
b1100011 $
#40000
b1101 #
b1101 $
#50000
b10001101 #
b10001101 $
#60000
b1100101 #
b1100101 $
#70000
b10010 #
b10010 $
#80000
b1 #
b1 $
#90000
b1101 #
b1101 $
#100000
b1110110 #
b1110110 $
#110000
b111101 #
b111101 $
#120000
b11101101 #
b11101101 $
#130000
b10001100 #
b10001100 $
#140000
b11111001 #
b11111001 $
#150000
b11000110 #
b11000110 $
#160000
b11000101 #
b11000101 $
#170000
b10101010 #
b10101010 $
#180000
b11100101 #
b11100101 $
#190000
b1110111 #
b1110111 $
#210000
1!
b11111111 #
b11111111 $
#220000
0!
b11111110 #
b11111110 $
#230000
b0 #
b0 $
#240000
b10101010 #
b10101010 $
#260000
