{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581012617502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581012617510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 13:10:17 2020 " "Processing started: Thu Feb 06 13:10:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581012617510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012617510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_MI -c DE10_MI " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_MI -c DE10_MI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012617510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581012618186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581012618186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/decoder7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012629234 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012629234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012629234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/vga_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/_uni/2019-2020/senior/vga driver/vga_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_LIB " "Found design unit 1: VGA_LIB" {  } { { "../vga_lib.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga_lib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012629236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012629236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/mem_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/mem_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wrapper-wrap " "Found design unit 1: mem_wrapper-wrap" {  } { { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012629236 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wrapper " "Found entity 1: mem_wrapper" {  } { { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012629236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012629236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/mem_device_sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/mem_device_sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_device_sram-quartus " "Found design unit 1: mem_device_sram-quartus" {  } { { "../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012629246 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_device_sram " "Found entity 1: mem_device_sram" {  } { { "../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012629246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012629246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_wrapper " "Elaborating entity \"mem_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581012629286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_device_sram mem_device_sram:U_MEM_CTRL " "Elaborating entity \"mem_device_sram\" for hierarchy \"mem_device_sram:U_MEM_CTRL\"" {  } { { "../mem_wrapper.vhd" "U_MEM_CTRL" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581012629294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_MICRO_ADDR " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_MICRO_ADDR\"" {  } { { "../mem_wrapper.vhd" "U_MICRO_ADDR" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581012629296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_SEL\[1\] VCC " "Pin \"S_SEL\[1\]\" is stuck at VCC" {  } { { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581012629726 "|mem_wrapper|S_SEL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_SEL\[5\] GND " "Pin \"S_SEL\[5\]\" is stuck at GND" {  } { { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581012629726 "|mem_wrapper|S_SEL[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581012629726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581012629796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581012630316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581012630316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581012630377 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581012630377 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1581012630377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581012630377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581012630377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581012630426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 13:10:30 2020 " "Processing ended: Thu Feb 06 13:10:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581012630426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581012630426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581012630426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012630426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581012631686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581012631694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 13:10:31 2020 " "Processing started: Thu Feb 06 13:10:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581012631694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581012631694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_MI -c DE10_MI " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_MI -c DE10_MI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581012631694 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581012631858 ""}
{ "Info" "0" "" "Project  = DE10_MI" {  } {  } 0 0 "Project  = DE10_MI" 0 0 "Fitter" 0 0 1581012631858 ""}
{ "Info" "0" "" "Revision = DE10_MI" {  } {  } 0 0 "Revision = DE10_MI" 0 0 "Fitter" 0 0 1581012631858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1581012631949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581012631949 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_MI 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_MI\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581012631961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581012632000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581012632000 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581012632225 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581012632235 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581012632572 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1581012632572 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581012632576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581012632576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581012632576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581012632576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581012632576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581012632576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581012632576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581012632576 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581012632576 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581012632576 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581012632576 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581012632576 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1581012632576 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581012632580 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S1_A\[0\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S1_A\[0\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S1_A[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S1_A\[0\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632821 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S1_A\[1\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S1_A\[1\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S1_A[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S1_A\[1\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632821 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S1_A\[2\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S1_A\[2\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S1_A[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S1_A\[2\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632821 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S1_A\[3\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S1_A\[3\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S1_A[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S1_A\[3\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632821 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S2_A\[0\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S2_A\[0\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S2_A[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S2_A\[0\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632821 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S2_A\[1\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S2_A\[1\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S2_A[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S2_A\[1\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632821 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S2_A\[2\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S2_A\[2\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S2_A[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S2_A\[2\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632821 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S2_A\[3\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S2_A\[3\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S2_A[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S2_A\[3\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632821 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger F_D\[0\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin F_D\[0\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { F_D[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_D\[0\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632821 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger F_D\[1\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin F_D\[1\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { F_D[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_D\[1\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632821 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger F_D\[2\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin F_D\[2\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { F_D[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_D\[2\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger F_D\[3\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin F_D\[3\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { F_D[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_D\[3\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger F_D\[4\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin F_D\[4\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { F_D[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_D\[4\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger F_D\[5\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin F_D\[5\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { F_D[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_D\[5\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger F_D\[6\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin F_D\[6\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { F_D[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_D\[6\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger F_D\[7\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin F_D\[7\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { F_D[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_D\[7\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S1_WE " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S1_WE -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S1_WE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S1_WE" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S1_OE " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S1_OE -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S1_OE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S1_OE" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S2_WE " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S2_WE -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S2_WE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S2_WE" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S2_OE " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S2_OE -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S2_OE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S2_OE" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger SL1 " "Illegal I/O standard 3.3 V Schmitt Trigger for pin SL1 -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SL1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SL1" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger SL2 " "Illegal I/O standard 3.3 V Schmitt Trigger for pin SL2 -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SL2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SL2" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger MA_O\[0\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin MA_O\[0\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MA_O[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MA_O\[0\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger MA_O\[1\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin MA_O\[1\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MA_O[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MA_O\[1\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger MA_O\[2\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin MA_O\[2\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MA_O[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MA_O\[2\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger MA_O\[3\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin MA_O\[3\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MA_O[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MA_O\[3\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632826 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger MA_O\[4\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin MA_O\[4\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MA_O[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MA_O\[4\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger MA_O\[5\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin MA_O\[5\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MA_O[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MA_O\[5\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger MA_O\[6\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin MA_O\[6\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MA_O[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MA_O\[6\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger FA_O\[0\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin FA_O\[0\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FA_O[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FA_O\[0\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger FA_O\[1\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin FA_O\[1\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FA_O[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FA_O\[1\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger FA_O\[2\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin FA_O\[2\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FA_O[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FA_O\[2\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger FA_O\[3\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin FA_O\[3\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FA_O[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FA_O\[3\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger FA_O\[4\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin FA_O\[4\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FA_O[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FA_O\[4\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger FA_O\[5\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin FA_O\[5\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FA_O[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FA_O\[5\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger FA_O\[6\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin FA_O\[6\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FA_O[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FA_O\[6\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S_SEL\[0\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S_SEL\[0\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S_SEL[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SEL\[0\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S_SEL\[1\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S_SEL\[1\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S_SEL[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SEL\[1\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S_SEL\[2\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S_SEL\[2\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S_SEL[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SEL\[2\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S_SEL\[3\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S_SEL\[3\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S_SEL[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SEL\[3\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S_SEL\[4\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S_SEL\[4\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S_SEL[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SEL\[4\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S_SEL\[5\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S_SEL\[5\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S_SEL[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SEL\[5\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger S_SEL\[6\] " "Illegal I/O standard 3.3 V Schmitt Trigger for pin S_SEL\[6\] -- I/O standard not supported by output pins in target device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S_SEL[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SEL\[6\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581012632827 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581012632890 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1581012632900 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "S_SEL\[1\] VCC " "Pin S_SEL\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S_SEL[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SEL\[1\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1581012632900 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "S_SEL\[5\] GND " "Pin S_SEL\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { S_SEL[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SEL\[5\]" } } } } { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1581012632900 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1581012632900 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 44 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 44 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581012633061 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 06 13:10:33 2020 " "Processing ended: Thu Feb 06 13:10:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581012633061 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581012633061 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581012633061 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581012633061 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 46 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 46 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581012633716 ""}
