
============================================
        DDR Stress Test (2.4.0) 
        Build: Dec 11 2015, 11:13:38
        Freescale Semiconductor, Inc.
============================================

============================================
        Chip ID
CHIP ID = i.MX6 Dual/Quad (0x63)
Internal Revision = TO1.5
============================================

============================================
        Boot Configuration
SRC_SBMR1(0x020d8004) = 0x02000000
SRC_SBMR2(0x020d801c) = 0x01000001
============================================

ARM Clock set to 800MHz

============================================
        DDR configuration
BOOT_CFG3[5-4]: 0x00, Single DDR channel.
DDR type is DDR3 
Data width: 32, bank num: 8
Row size: 15, col size: 10
Chip select CSD0 is used 
Density per chip select: 1024MB 
============================================

Current Tempareture: 48
============================================

DDR Freq: 528 MHz 

ddr_mr1=0x00000000
Start write leveling calibration...
running Write level HW calibration
Write leveling calibration completed, update the following registers in your initialization script
    MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x00070011
    MMDC_MPWLDECTRL1 ch0 (0x021b0810) = 0x0027001B
Write DQS delay result:
   Write DQS0 delay: 17/256 CK
   Write DQS1 delay: 7/256 CK
   Write DQS2 delay: 27/256 CK
   Write DQS3 delay: 39/256 CK

Starting DQS gating calibration
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

BYTE 0: 
	Start:		 HC=0x01 ABS=0x70
	End:		 HC=0x04 ABS=0x34
	Mean:		 HC=0x03 ABS=0x12
	End-0.5*tCK:	 HC=0x03 ABS=0x34
	Final:		 HC=0x03 ABS=0x34
BYTE 1: 
	Start:		 HC=0x01 ABS=0x70
	End:		 HC=0x04 ABS=0x30
	Mean:		 HC=0x03 ABS=0x10
	End-0.5*tCK:	 HC=0x03 ABS=0x30
	Final:		 HC=0x03 ABS=0x30
BYTE 2: 
	Start:		 HC=0x01 ABS=0x70
	End:		 HC=0x04 ABS=0x28
	Mean:		 HC=0x03 ABS=0x0C
	End-0.5*tCK:	 HC=0x03 ABS=0x28
	Final:		 HC=0x03 ABS=0x28
BYTE 3: 
	Start:		 HC=0x01 ABS=0x64
	End:		 HC=0x04 ABS=0x30
	Mean:		 HC=0x03 ABS=0x0A
	End-0.5*tCK:	 HC=0x03 ABS=0x30
	Final:		 HC=0x03 ABS=0x30

DQS calibration MMDC0 MPDGCTRL0 = 0x03300334, MPDGCTRL1 = 0x03300328

Note: Array result[] holds the DRAM test result of each byte.  
      0: test pass.  1: test fail  
      4 bits respresent the result of 1 byte.    
      result 0001:byte 0 fail. 
      result 0011:byte 0, 1 fail. 

Starting Read calibration...

ABS_OFFSET=0x00000000	result[00]=0x1111
ABS_OFFSET=0x04040404	result[01]=0x1111
ABS_OFFSET=0x08080808	result[02]=0x1011
ABS_OFFSET=0x0C0C0C0C	result[03]=0x1011
ABS_OFFSET=0x10101010	result[04]=0x1000
ABS_OFFSET=0x14141414	result[05]=0x1000
ABS_OFFSET=0x18181818	result[06]=0x0000
ABS_OFFSET=0x1C1C1C1C	result[07]=0x0000
ABS_OFFSET=0x20202020	result[08]=0x0000
ABS_OFFSET=0x24242424	result[09]=0x0000
ABS_OFFSET=0x28282828	result[0A]=0x0000
ABS_OFFSET=0x2C2C2C2C	result[0B]=0x0000
ABS_OFFSET=0x30303030	result[0C]=0x0000
ABS_OFFSET=0x34343434	result[0D]=0x0000
ABS_OFFSET=0x38383838	result[0E]=0x0000
ABS_OFFSET=0x3C3C3C3C	result[0F]=0x0000
ABS_OFFSET=0x40404040	result[10]=0x0000
ABS_OFFSET=0x44444444	result[11]=0x0000
ABS_OFFSET=0x48484848	result[12]=0x0000
ABS_OFFSET=0x4C4C4C4C	result[13]=0x0000
ABS_OFFSET=0x50505050	result[14]=0x0000
ABS_OFFSET=0x54545454	result[15]=0x0010
ABS_OFFSET=0x58585858	result[16]=0x0011
ABS_OFFSET=0x5C5C5C5C	result[17]=0x0111
ABS_OFFSET=0x60606060	result[18]=0x0111
ABS_OFFSET=0x64646464	result[19]=0x0111
ABS_OFFSET=0x68686868	result[1A]=0x1111
ABS_OFFSET=0x6C6C6C6C	result[1B]=0x1111
ABS_OFFSET=0x70707070	result[1C]=0x1111
ABS_OFFSET=0x74747474	result[1D]=0x1111
ABS_OFFSET=0x78787878	result[1E]=0x1111
ABS_OFFSET=0x7C7C7C7C	result[1F]=0x1111

Byte 0: (0x10 - 0x54), middle value:0x32
Byte 1: (0x10 - 0x50), middle value:0x30
Byte 2: (0x08 - 0x58), middle value:0x30
Byte 3: (0x18 - 0x64), middle value:0x3e

MMDC0 MPRDDLCTL = 0x3E303032

Starting Write calibration...

ABS_OFFSET=0x00000000	result[00]=0x1111
ABS_OFFSET=0x04040404	result[01]=0x1111
ABS_OFFSET=0x08080808	result[02]=0x1111
ABS_OFFSET=0x0C0C0C0C	result[03]=0x0010
ABS_OFFSET=0x10101010	result[04]=0x0010
ABS_OFFSET=0x14141414	result[05]=0x0000
ABS_OFFSET=0x18181818	result[06]=0x0000
ABS_OFFSET=0x1C1C1C1C	result[07]=0x0000
ABS_OFFSET=0x20202020	result[08]=0x0000
ABS_OFFSET=0x24242424	result[09]=0x0000
ABS_OFFSET=0x28282828	result[0A]=0x0000
ABS_OFFSET=0x2C2C2C2C	result[0B]=0x0000
ABS_OFFSET=0x30303030	result[0C]=0x0000
ABS_OFFSET=0x34343434	result[0D]=0x0000
ABS_OFFSET=0x38383838	result[0E]=0x0000
ABS_OFFSET=0x3C3C3C3C	result[0F]=0x0000
ABS_OFFSET=0x40404040	result[10]=0x0000
ABS_OFFSET=0x44444444	result[11]=0x0000
ABS_OFFSET=0x48484848	result[12]=0x0000
ABS_OFFSET=0x4C4C4C4C	result[13]=0x0000
ABS_OFFSET=0x50505050	result[14]=0x0000
ABS_OFFSET=0x54545454	result[15]=0x0000
ABS_OFFSET=0x58585858	result[16]=0x0000
ABS_OFFSET=0x5C5C5C5C	result[17]=0x0000
ABS_OFFSET=0x60606060	result[18]=0x0000
ABS_OFFSET=0x64646464	result[19]=0x0000
ABS_OFFSET=0x68686868	result[1A]=0x0100
ABS_OFFSET=0x6C6C6C6C	result[1B]=0x1110
ABS_OFFSET=0x70707070	result[1C]=0x1110
ABS_OFFSET=0x74747474	result[1D]=0x1110
ABS_OFFSET=0x78787878	result[1E]=0x1111
ABS_OFFSET=0x7C7C7C7C	result[1F]=0x1111

Byte 0: (0x0c - 0x74), middle value:0x40
Byte 1: (0x14 - 0x68), middle value:0x3e
Byte 2: (0x0c - 0x64), middle value:0x38
Byte 3: (0x0c - 0x68), middle value:0x3a

MMDC0 MPWRDLCTL = 0x3A383E40


   MMDC registers updated from calibration 

   Write leveling calibration
   MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x00070011
   MMDC_MPWLDECTRL1 ch0 (0x021b0810) = 0x0027001B

   Read DQS Gating calibration
   MPDGCTRL0 PHY0 (0x021b083c) = 0x03300334
   MPDGCTRL1 PHY0 (0x021b0840) = 0x03300328

   Read calibration
   MPRDDLCTL PHY0 (0x021b0848) = 0x3E303032

   Write calibration
   MPWRDLCTL PHY0 (0x021b0850) = 0x3A383E40


Success: DDR calibration completed!!!
