#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000a249e0 .scope module, "ICARUS_TB" "ICARUS_TB" 2 5;
 .timescale -8 -9;
v0000000000aa2b40_0 .var "clk", 0 0;
v0000000000aa2500_0 .net "data_rx", 511 0, v0000000000a48ed0_0;  1 drivers
v0000000000aa2be0_0 .var "data_tx", 511 0;
v0000000000aa1b00_0 .var "reset", 0 0;
v0000000000aa3900_0 .var "spi_clk", 0 0;
v0000000000aa25a0_0 .var "spi_cs", 0 0;
v0000000000aa26e0_0 .net "spi_miso", 0 0, v0000000000a486b0_0;  1 drivers
v0000000000aa3540_0 .var "spi_mosi", 0 0;
S_0000000000b39990 .scope module, "spiHost" "SPI_TEENSY" 2 70, 3 2 0, S_0000000000a249e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "SPI_CS";
    .port_info 2 /INPUT 1 "SPI_CLK";
    .port_info 3 /INPUT 1 "SPI_MOSI";
    .port_info 4 /INPUT 512 "DATA_TX";
    .port_info 5 /INPUT 1 "RESET";
    .port_info 6 /OUTPUT 1 "SPI_MISO";
    .port_info 7 /OUTPUT 512 "DATA_RX";
P_0000000000a4bd90 .param/l "SPI_FILTER" 0 3 33, +C4<00000000000000000000000000000010>;
L_0000000000a426c0 .functor AND 1, v0000000000aa2aa0_0, L_0000000000aa2fa0, C4<1>, C4<1>;
L_0000000000a42ab0 .functor AND 1, L_0000000000aa1ec0, v0000000000aa1c40_0, C4<1>, C4<1>;
L_0000000000a429d0 .functor AND 1, v0000000000aa2f00_0, L_0000000000aa2c80, C4<1>, C4<1>;
L_0000000000a42b20 .functor AND 1, L_0000000000a429d0, v0000000000aa30e0_0, C4<1>, C4<1>;
L_0000000000a42b90 .functor AND 1, L_0000000000aa3040, v0000000000aa2000_0, C4<1>, C4<1>;
L_0000000000a42880 .functor AND 1, L_0000000000a42b90, v0000000000aa30e0_0, C4<1>, C4<1>;
v0000000000a48250_0 .net "CLK", 0 0, v0000000000aa2b40_0;  1 drivers
v0000000000a48ed0_0 .var "DATA_RX", 511 0;
v0000000000a48610_0 .net "DATA_TX", 511 0, v0000000000aa2be0_0;  1 drivers
v0000000000a48f70_0 .net "RESET", 0 0, v0000000000aa1b00_0;  1 drivers
v0000000000a48430_0 .net "SPI_CLK", 0 0, v0000000000aa3900_0;  1 drivers
v0000000000a48390_0 .net "SPI_CS", 0 0, v0000000000aa25a0_0;  1 drivers
v0000000000a486b0_0 .var "SPI_MISO", 0 0;
v0000000000a48890_0 .net "SPI_MOSI", 0 0, v0000000000aa3540_0;  1 drivers
v0000000000a484d0_0 .net *"_s1", 0 0, L_0000000000aa2fa0;  1 drivers
v0000000000a48930_0 .net *"_s10", 0 0, L_0000000000a429d0;  1 drivers
v0000000000aa28c0_0 .net *"_s15", 0 0, L_0000000000aa3040;  1 drivers
v0000000000aa2640_0 .net *"_s16", 0 0, L_0000000000a42b90;  1 drivers
v0000000000aa3360_0 .net *"_s5", 0 0, L_0000000000aa1ec0;  1 drivers
v0000000000aa2320_0 .net *"_s9", 0 0, L_0000000000aa2c80;  1 drivers
v0000000000aa2780_0 .var "data_rx_temp", 519 0;
v0000000000aa2960_0 .var "data_tx_temp", 519 0;
v0000000000aa2aa0_0 .var "hri1", 0 0;
v0000000000aa1c40_0 .var "hri2", 0 0;
v0000000000aa2f00_0 .var "hri3", 0 0;
v0000000000aa2000_0 .var "hri4", 0 0;
v0000000000aa37c0_0 .var "i_ctr_data_rx", 11 0;
v0000000000aa2a00_0 .var "i_ctr_data_tx", 11 0;
v0000000000aa30e0_0 .var "spi_activ", 0 0;
v0000000000aa3860_0 .var "spi_clk_ctr", 11 0;
v0000000000aa21e0_0 .net "spi_clk_fe", 0 0, L_0000000000a42880;  1 drivers
v0000000000aa3180_0 .net "spi_clk_filter", 0 0, v0000000000a487f0_0;  1 drivers
v0000000000aa1d80_0 .net "spi_clk_re", 0 0, L_0000000000a42b20;  1 drivers
v0000000000aa2820_0 .net "spi_cs_fe", 0 0, L_0000000000a42ab0;  1 drivers
v0000000000aa2280_0 .var "spi_cs_fe_delay", 0 0;
v0000000000aa23c0_0 .net "spi_cs_filter", 0 0, v0000000000a48d90_0;  1 drivers
v0000000000aa1ce0_0 .net "spi_cs_re", 0 0, L_0000000000a426c0;  1 drivers
v0000000000aa2460_0 .net "spi_mosi_filter", 0 0, v0000000000a481b0_0;  1 drivers
v0000000000aa1e20_0 .var "test_rx_data", 0 0;
L_0000000000aa2fa0 .reduce/nor v0000000000aa1c40_0;
L_0000000000aa1ec0 .reduce/nor v0000000000aa2aa0_0;
L_0000000000aa2c80 .reduce/nor v0000000000aa2000_0;
L_0000000000aa3040 .reduce/nor v0000000000aa2f00_0;
S_0000000000a2e630 .scope module, "spi_inp_filter_clk" "SPI_INP_FILTER_TEENSY" 3 36, 3 120 0, S_0000000000b39990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "IN";
    .port_info 2 /OUTPUT 1 "OUT";
P_0000000000a4bfd0 .param/l "FILTER" 0 3 126, +C4<00000000000000000000000000000010>;
v0000000000a48750_0 .net "CLK", 0 0, v0000000000aa2b40_0;  alias, 1 drivers
v0000000000a49010_0 .net "IN", 0 0, v0000000000aa3900_0;  alias, 1 drivers
v0000000000a487f0_0 .var "OUT", 0 0;
v0000000000a489d0_0 .var "ctr0", 4 0;
v0000000000a48110_0 .var "ctr1", 4 0;
E_0000000000a4c710 .event posedge, v0000000000a48750_0;
S_0000000000a2e7c0 .scope module, "spi_inp_filter_cs" "SPI_INP_FILTER_TEENSY" 3 34, 3 120 0, S_0000000000b39990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "IN";
    .port_info 2 /OUTPUT 1 "OUT";
P_0000000000a4bbd0 .param/l "FILTER" 0 3 126, +C4<00000000000000000000000000000010>;
v0000000000a48570_0 .net "CLK", 0 0, v0000000000aa2b40_0;  alias, 1 drivers
v0000000000a482f0_0 .net "IN", 0 0, v0000000000aa25a0_0;  alias, 1 drivers
v0000000000a48d90_0 .var "OUT", 0 0;
v0000000000a48a70_0 .var "ctr0", 4 0;
v0000000000a48bb0_0 .var "ctr1", 4 0;
S_0000000000a46460 .scope module, "spi_inp_filter_mosi" "SPI_INP_FILTER_TEENSY" 3 38, 3 120 0, S_0000000000b39990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "IN";
    .port_info 2 /OUTPUT 1 "OUT";
P_0000000000a4c750 .param/l "FILTER" 0 3 126, +C4<00000000000000000000000000000010>;
v0000000000a48c50_0 .net "CLK", 0 0, v0000000000aa2b40_0;  alias, 1 drivers
v0000000000a48b10_0 .net "IN", 0 0, v0000000000aa3540_0;  alias, 1 drivers
v0000000000a481b0_0 .var "OUT", 0 0;
v0000000000a48cf0_0 .var "ctr0", 4 0;
v0000000000a48e30_0 .var "ctr1", 4 0;
    .scope S_0000000000a2e7c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a48d90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48bb0_0, 0;
    %end;
    .thread T_0;
    .scope S_0000000000a2e7c0;
T_1 ;
    %wait E_0000000000a4c710;
    %load/vec4 v0000000000a482f0_0;
    %load/vec4 v0000000000a48d90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48a70_0, 0;
    %load/vec4 v0000000000a48bb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000a48bb0_0, 0;
T_1.0 ;
    %load/vec4 v0000000000a482f0_0;
    %nor/r;
    %load/vec4 v0000000000a48d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000000a48a70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000a48a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48bb0_0, 0;
T_1.2 ;
    %load/vec4 v0000000000a48a70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a48d90_0, 0;
T_1.4 ;
    %load/vec4 v0000000000a48bb0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000a48d90_0, 0;
T_1.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000a48a70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000a482f0_0;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000a48bb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000a482f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.8, 9;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48bb0_0, 0;
T_1.8 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000a2e630;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a487f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a489d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48110_0, 0;
    %end;
    .thread T_2;
    .scope S_0000000000a2e630;
T_3 ;
    %wait E_0000000000a4c710;
    %load/vec4 v0000000000a49010_0;
    %load/vec4 v0000000000a487f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a489d0_0, 0;
    %load/vec4 v0000000000a48110_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000a48110_0, 0;
T_3.0 ;
    %load/vec4 v0000000000a49010_0;
    %nor/r;
    %load/vec4 v0000000000a487f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000000a489d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000a489d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48110_0, 0;
T_3.2 ;
    %load/vec4 v0000000000a489d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a489d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a487f0_0, 0;
T_3.4 ;
    %load/vec4 v0000000000a48110_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a489d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000a487f0_0, 0;
T_3.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000a489d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000a49010_0;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000a48110_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000a49010_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.8, 9;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a489d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48110_0, 0;
T_3.8 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000a46460;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a481b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48e30_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000000a46460;
T_5 ;
    %wait E_0000000000a4c710;
    %load/vec4 v0000000000a48b10_0;
    %load/vec4 v0000000000a481b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48cf0_0, 0;
    %load/vec4 v0000000000a48e30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000a48e30_0, 0;
T_5.0 ;
    %load/vec4 v0000000000a48b10_0;
    %nor/r;
    %load/vec4 v0000000000a481b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000a48cf0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000a48cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48e30_0, 0;
T_5.2 ;
    %load/vec4 v0000000000a48cf0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a481b0_0, 0;
T_5.4 ;
    %load/vec4 v0000000000a48e30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000a481b0_0, 0;
T_5.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000a48cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000a48b10_0;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000a48e30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000a48b10_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.8, 9;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a48e30_0, 0;
T_5.8 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000b39990;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a486b0_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000000000a48ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa30e0_0, 0;
    %pushi/vec4 0, 0, 520;
    %assign/vec4 v0000000000aa2960_0, 0;
    %pushi/vec4 0, 0, 520;
    %assign/vec4 v0000000000aa2780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa1e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa2280_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000aa3860_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000aa2a00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000aa37c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa2aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa1c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa2f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa2000_0, 0;
    %end;
    .thread T_6;
    .scope S_0000000000b39990;
T_7 ;
    %wait E_0000000000a4c710;
    %load/vec4 v0000000000aa23c0_0;
    %assign/vec4 v0000000000aa2aa0_0, 0;
    %load/vec4 v0000000000aa2aa0_0;
    %assign/vec4 v0000000000aa1c40_0, 0;
    %load/vec4 v0000000000a48f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000000000a48ed0_0, 0;
T_7.0 ;
    %load/vec4 v0000000000aa2820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000aa30e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000aa3860_0, 0;
    %load/vec4 v0000000000a48610_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000000aa2960_0, 4, 5;
    %pushi/vec4 0, 0, 520;
    %assign/vec4 v0000000000aa2780_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000aa2a00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000aa37c0_0, 0;
T_7.2 ;
    %load/vec4 v0000000000aa3180_0;
    %assign/vec4 v0000000000aa2f00_0, 0;
    %load/vec4 v0000000000aa2f00_0;
    %assign/vec4 v0000000000aa2000_0, 0;
    %load/vec4 v0000000000aa1d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000000000aa3860_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000000aa3860_0, 0;
T_7.4 ;
    %load/vec4 v0000000000aa3860_0;
    %pad/u 32;
    %cmpi/u 515, 0, 32;
    %jmp/0xz  T_7.6, 5;
    %load/vec4 v0000000000aa1d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0000000000aa2460_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000000000aa37c0_0;
    %assign/vec4/off/d v0000000000aa2780_0, 4, 5;
    %load/vec4 v0000000000aa2460_0;
    %assign/vec4 v0000000000aa1e20_0, 0;
    %load/vec4 v0000000000aa37c0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000000aa37c0_0, 0;
T_7.8 ;
    %load/vec4 v0000000000aa2820_0;
    %assign/vec4 v0000000000aa2280_0, 0;
    %load/vec4 v0000000000aa21e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000000000aa2280_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.10, 9;
    %load/vec4 v0000000000aa2960_0;
    %load/vec4 v0000000000aa2a00_0;
    %part/u 1;
    %assign/vec4 v0000000000a486b0_0, 0;
    %load/vec4 v0000000000aa2a00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000000aa2a00_0, 0;
T_7.10 ;
T_7.6 ;
    %load/vec4 v0000000000aa1ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa30e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a486b0_0, 0;
    %load/vec4 v0000000000aa2780_0;
    %parti/s 512, 0, 2;
    %assign/vec4 v0000000000a48ed0_0, 0;
T_7.12 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000a249e0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000aa2b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000aa25a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %pushi/vec4 4660, 0, 512;
    %assign/vec4 v0000000000aa2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa1b00_0, 0;
    %vpi_call 2 31 "$dumpfile", "vcd\134icarus_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000a249e0 {0 0 0};
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa25a0_0, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3540_0, 0;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000aa25a0_0, 0;
    %delay 800, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000000a249e0;
T_9 ;
    %delay 10, 0;
    %load/vec4 v0000000000aa2b40_0;
    %nor/r;
    %assign/vec4 v0000000000aa2b40_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000a249e0;
T_10 ;
    %delay 400, 0;
    %load/vec4 v0000000000aa25a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000000aa3900_0;
    %nor/r;
    %assign/vec4 v0000000000aa3900_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000aa3900_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ICARUS_TB.v";
    "./SPI_TEENSY.v";
