
*** Running vivado
    with args -log taxi_eth_phy_25g_us_gty_ll_ch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source taxi_eth_phy_25g_us_gty_ll_ch.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Sep 11 05:06:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source taxi_eth_phy_25g_us_gty_ll_ch.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1483.152 ; gain = 2.992 ; free physical = 3746 ; free virtual = 56770
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: taxi_eth_phy_25g_us_gty_ll_ch
Command: synth_design -top taxi_eth_phy_25g_us_gty_ll_ch -part xczu48dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 172668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2790.348 ; gain = 333.859 ; free physical = 184 ; free virtual = 51106
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'taxi_eth_phy_25g_us_gty_ll_ch' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch.v:53]
INFO: [Synth 8-6157] synthesizing module 'taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_top' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'taxi_eth_phy_25g_us_gty_ll_ch_gtye4_channel_wrapper' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_channel' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/home/sarial/Documents/vivado_2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:55862]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (0#1) [/home/sarial/Documents/vivado_2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:55862]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_channel' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6155] done synthesizing module 'taxi_eth_phy_25g_us_gty_ll_ch_gtye4_channel_wrapper' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_delay_powergood' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:53]
INFO: [Synth 8-226] default block is never used [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:136]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_delay_powergood' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_userclk_tx' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/home/sarial/Documents/vivado_2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:2853]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [/home/sarial/Documents/vivado_2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:2853]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_userclk_tx' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_userclk_rx' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_userclk_rx' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_tx' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_bit_synchronizer' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_bit_synchronizer' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_tx' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_rx' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_rx' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_userdata_tx' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_userdata_tx' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx' [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_top' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'taxi_eth_phy_25g_us_gty_ll_ch' (0#1) [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch.v:53]
WARNING: [Synth 8-7129] Port rxdata_in[127] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[126] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[125] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[124] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[123] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[122] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[121] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[120] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[119] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[118] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[117] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[116] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[115] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[114] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[113] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[112] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[111] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[110] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[109] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[108] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[107] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[106] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[105] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[104] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[103] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[102] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[101] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[100] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[99] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[98] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[97] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[96] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[95] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[94] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[93] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[92] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[91] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[90] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[89] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[88] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[87] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[86] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[85] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[84] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[83] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[82] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[81] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[80] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[79] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[78] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[77] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[76] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[75] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[74] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[73] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[72] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[71] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[70] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[69] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[68] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[67] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[66] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[65] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[64] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[15] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[14] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[13] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[12] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[11] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[10] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[9] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[8] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[7] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[6] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[5] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[4] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[3] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[2] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[1] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[0] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[15] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[14] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[13] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[12] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[11] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[10] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[9] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[8] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[7] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[6] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[5] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[4] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[3] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[2] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[1] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[0] in module gtwizard_ultrascale_v1_7_19_gtwiz_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdlysresetdone_in[0] in module gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxsyncout_in[0] in module gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port txphinitdone_in[0] in module gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port txdlysresetdone_in[0] in module gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_tx is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2876.316 ; gain = 419.828 ; free physical = 202 ; free virtual = 50755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.191 ; gain = 431.703 ; free physical = 206 ; free virtual = 50762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.191 ; gain = 431.703 ; free physical = 206 ; free virtual = 50762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2899.160 ; gain = 0.000 ; free physical = 294 ; free virtual = 50752
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.gen/sources_1/ip/taxi_eth_phy_25g_us_gty_ll_ch/synth/taxi_eth_phy_25g_us_gty_ll_ch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/taxi_eth_phy_25g_us_gty_ll_ch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/taxi_eth_phy_25g_us_gty_ll_ch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.runs/taxi_eth_phy_25g_us_gty_ll_ch_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.runs/taxi_eth_phy_25g_us_gty_ll_ch_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.004 ; gain = 0.000 ; free physical = 390 ; free virtual = 50675
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.004 ; gain = 0.000 ; free physical = 389 ; free virtual = 50675
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2985.004 ; gain = 528.516 ; free physical = 418 ; free virtual = 50708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2993.008 ; gain = 536.520 ; free physical = 418 ; free virtual = 50708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.runs/taxi_eth_phy_25g_us_gty_ll_ch_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2993.008 ; gain = 536.520 ; free physical = 418 ; free virtual = 50706
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_tx'
INFO: [Synth 8-802] inferred FSM for state register 'gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
*
ST_BUFFBYPASS_TX_DEASSERT_TXDLYSRESET |                             0010 |                               01
ST_BUFFBYPASS_TX_WAIT_TXSYNCDONE |                             0100 |                               10
   ST_BUFFBYPASS_TX_DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg' using encoding 'one-hot' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
*
ST_BUFFBYPASS_RX_DEASSERT_RXDLYSRESET |                             0010 |                               01
ST_BUFFBYPASS_RX_WAIT_RXSYNCDONE |                             0100 |                               10
   ST_BUFFBYPASS_RX_DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg' using encoding 'one-hot' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_buffbypass_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2993.008 ; gain = 536.520 ; free physical = 413 ; free virtual = 50705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0]) is unused and will be removed from module taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_top.
WARNING: [Synth 8-3332] Sequential element (gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/FSM_onehot_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[0]) is unused and will be removed from module taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2993.008 ; gain = 536.520 ; free physical = 418 ; free virtual = 50712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3483.184 ; gain = 1026.695 ; free physical = 197 ; free virtual = 49022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3516.207 ; gain = 1059.719 ; free physical = 174 ; free virtual = 48936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3516.207 ; gain = 1059.719 ; free physical = 211 ; free virtual = 48948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3658.020 ; gain = 1201.531 ; free physical = 216 ; free virtual = 48444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3658.020 ; gain = 1201.531 ; free physical = 219 ; free virtual = 48443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3658.020 ; gain = 1201.531 ; free physical = 242 ; free virtual = 48444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3658.020 ; gain = 1201.531 ; free physical = 246 ; free virtual = 48443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3658.020 ; gain = 1201.531 ; free physical = 253 ; free virtual = 48443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3658.020 ; gain = 1201.531 ; free physical = 256 ; free virtual = 48442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     2|
|2     |GTYE4_CHANNEL |     1|
|3     |LUT1          |     6|
|4     |LUT2          |     5|
|5     |LUT3          |     7|
|6     |LUT5          |     2|
|7     |LUT6          |     4|
|8     |FDCE          |    20|
|9     |FDRE          |    46|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3658.020 ; gain = 1201.531 ; free physical = 262 ; free virtual = 48442
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 556 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3658.020 ; gain = 1104.719 ; free physical = 521 ; free virtual = 48648
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3658.020 ; gain = 1201.531 ; free physical = 529 ; free virtual = 48656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3658.020 ; gain = 0.000 ; free physical = 571 ; free virtual = 48698
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3658.020 ; gain = 0.000 ; free physical = 875 ; free virtual = 49006
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f6275c0a
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3658.020 ; gain = 2120.477 ; free physical = 863 ; free virtual = 48997
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2650.067; main = 2511.483; forked = 199.179
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4433.047; main = 3611.645; forked = 916.836
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3658.020 ; gain = 0.000 ; free physical = 843 ; free virtual = 48981
INFO: [Common 17-1381] The checkpoint '/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.runs/taxi_eth_phy_25g_us_gty_ll_ch_synth_1/taxi_eth_phy_25g_us_gty_ll_ch.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP taxi_eth_phy_25g_us_gty_ll_ch, cache-ID = b336d39ed3033512
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.680 ; gain = 0.000 ; free physical = 673 ; free virtual = 48818
INFO: [Common 17-1381] The checkpoint '/home/sarial/intellifpga/taxi/src/eth/example/HTG_ZRF8/fpga/fpga_R2_ZU48DR/fpga.runs/taxi_eth_phy_25g_us_gty_ll_ch_synth_1/taxi_eth_phy_25g_us_gty_ll_ch.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file taxi_eth_phy_25g_us_gty_ll_ch_utilization_synth.rpt -pb taxi_eth_phy_25g_us_gty_ll_ch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 11 05:06:55 2025...
