void F_1 (\r\nconst T_1 V_1 ,\r\nconst int V_2 [ 4 ] [ V_3 ] )\r\n{\r\nunsigned int V_4 , V_5 = V_6 ;\r\nassert ( V_1 < V_7 ) ;\r\nassert ( V_8 <= ( 4 * sizeof( V_9 ) ) ) ;\r\nfor ( V_4 = 0 ; V_4 < V_3 ; V_4 ++ ) {\r\nV_9 V_10 = V_2 [ 0 ] [ V_4 ] & V_11 ;\r\nV_9 V_12 = V_2 [ 1 ] [ V_4 ] & V_11 ;\r\nV_9 V_13 = V_2 [ 2 ] [ V_4 ] & V_11 ;\r\nV_9 V_14 = V_2 [ 3 ] [ V_4 ] & V_11 ;\r\nV_9 V_15 = V_10 |\r\n( V_12 << V_8 ) ;\r\nV_9 V_16 = V_13 |\r\n( V_14 << V_8 ) ;\r\nF_2 ( V_1 , V_5 ++ , V_15 ) ;\r\nF_2 ( V_1 , V_5 ++ , V_16 ) ;\r\n}\r\nreturn;\r\n}\r\nvoid F_3 ( const int V_17 [ 4 ] [ V_3 ] ,\r\nint V_18 [ 4 ] [ V_3 ] )\r\n{\r\nunsigned int V_4 ;\r\nint * V_19 = ( int * ) V_18 ;\r\nfor ( V_4 = 0 ; V_4 < V_3 ; V_4 ++ ) {\r\nV_19 [ 0 ] = V_17 [ 0 ] [ V_4 ] ;\r\nV_19 [ 1 ] = V_17 [ 1 ] [ V_4 ] ;\r\nV_19 [ 2 ] = V_17 [ 2 ] [ V_4 ] ;\r\nV_19 [ 3 ] = V_17 [ 3 ] [ V_4 ] ;\r\nV_19 += 4 ;\r\n}\r\n}\r\nint F_4 (\r\nconst T_1 V_1 )\r\n{\r\nassert ( V_1 < V_7 ) ;\r\n( void ) V_1 ;\r\nreturn ( int ) ( 1UL << V_20 ) ;\r\n}\r\nT_2 void F_2 (\r\nconst T_1 V_1 ,\r\nconst unsigned int V_21 ,\r\nconst V_9 V_22 )\r\n{\r\nF_5 ( V_23 [ V_1 ] + V_21 * sizeof( V_9 ) , V_22 ) ;\r\nreturn;\r\n}\r\nT_2 V_9 F_6 (\r\nconst T_1 V_1 ,\r\nconst unsigned int V_21 )\r\n{\r\nreturn F_7 ( V_23 [ V_1 ] + V_21 * sizeof( V_9 ) ) ;\r\n}
