Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/USER/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 013afc5d8b9d48b0a55c946f4a406199 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_controller_behav xil_defaultlib.top_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_EEPROM_default
Compiling module xil_defaultlib.top_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_controller_behav
