Classic Timing Analyzer report for Mercury
Thu Jan 18 21:38:55 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. Clock Setup: 'clock_8'
  7. Clock Setup: 'IFCLK'
  8. Clock Hold: 'clock'
  9. Clock Hold: 'clock_8'
 10. Clock Hold: 'IFCLK'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Ignored Timing Assignments
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                         ; To                                                                                                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                              ; 6.919 ns                         ; FLAGC                                                                                                        ; SLWR~reg0                                                                                                                                               ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A       ; None                              ; 15.759 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] ; FPGA_GPIO7                                                                                                                                              ; IFCLK      ; --       ; 0            ;
; Worst-case tpd               ; N/A       ; None                              ; 11.538 ns                        ; FLAGA                                                                                                        ; DEBUG_LED3                                                                                                                                              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                              ; -4.338 ns                        ; FX2_FD[7]                                                                                                    ; Rx_register[15]                                                                                                                                         ; --         ; IFCLK    ; 0            ;
; Clock Setup: 'clock'         ; -0.714 ns ; 100.00 MHz ( period = 10.000 ns ) ; 87.50 MHz ( period = 11.428 ns ) ; cic_q[0]                                                                                                     ; cicint:cic_Q|input_register[0]                                                                                                                          ; clock      ; clock    ; 16           ;
; Clock Setup: 'clock_8'       ; -0.400 ns ; 6.25 MHz ( period = 160.000 ns )  ; N/A                              ; PWM_clock                                                                                                    ; Q_PWM[11]                                                                                                                                               ; clock      ; clock_8  ; 1            ;
; Clock Setup: 'IFCLK'         ; 2.015 ns  ; 100.00 MHz ( period = 10.000 ns ) ; 125.23 MHz ( period = 7.985 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 ; IFCLK      ; IFCLK    ; 0            ;
; Clock Hold: 'clock'          ; 0.499 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; reset_count[0]                                                                                               ; reset_count[0]                                                                                                                                          ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock_8'        ; 0.499 ns  ; 6.25 MHz ( period = 160.000 ns )  ; N/A                              ; fifo_enable                                                                                                  ; fifo_enable                                                                                                                                             ; clock_8    ; clock_8  ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; SLEN                                                                                                         ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0            ;
; Total number of failed paths ;           ;                                   ;                                  ;                                                                                                              ;                                                                                                                                                         ;            ;          ; 17           ;
+------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                ;
+-------------------------------------------------------+--------------------+-----------------+----------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                         ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+----------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                            ;             ;
; Timing Models                                         ; Final              ;                 ;                            ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                            ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                            ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                            ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                            ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                            ;             ;
; fmax Requirement                                      ; 100 MHz            ;                 ;                            ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                            ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                            ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                            ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                            ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                            ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                            ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                            ;             ;
; Number of paths to report                             ; 200                ;                 ;                            ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                            ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                            ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                            ;             ;
; Clock Settings                                        ; ADC_clock          ;                 ; clock                      ;             ;
; Clock Settings                                        ; 6MHz               ;                 ; clock_8                    ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a  ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; previous_wrfull ; rdfull_reg|dffpipe7|dffe8a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe14|dffe15a  ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a  ; dcfifo_pre1 ;
+-------------------------------------------------------+--------------------+-----------------+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                     ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; clock           ; ADC_clock          ; User Pin      ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
; clock_8         ; 6MHz               ; Internal Node ; 6.25 MHz         ; 0.000 ns      ; 0.000 ns     ; ADC_clock ; 1                     ; 16                  ; 4.559 ns ;              ;
; IFCLK           ;                    ; User Pin      ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.714 ns                               ; 87.50 MHz ( period = 11.428 ns )                    ; cic_q[0]                                              ; cicint:cic_Q|input_register[0]                       ; clock      ; clock    ; 5.000 ns                    ; 0.037 ns                  ; 0.751 ns                ;
; -0.712 ns                               ; 87.54 MHz ( period = 11.424 ns )                    ; cic_q[15]                                             ; cicint:cic_Q|input_register[15]                      ; clock      ; clock    ; 5.000 ns                    ; 0.037 ns                  ; 0.749 ns                ;
; -0.710 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; cic_q[14]                                             ; cicint:cic_Q|input_register[14]                      ; clock      ; clock    ; 5.000 ns                    ; 0.037 ns                  ; 0.747 ns                ;
; -0.704 ns                               ; 87.66 MHz ( period = 11.408 ns )                    ; cic_q[12]                                             ; cicint:cic_Q|input_register[12]                      ; clock      ; clock    ; 5.000 ns                    ; 0.037 ns                  ; 0.741 ns                ;
; -0.700 ns                               ; 87.72 MHz ( period = 11.400 ns )                    ; cic_q[13]                                             ; cicint:cic_Q|input_register[13]                      ; clock      ; clock    ; 5.000 ns                    ; 0.037 ns                  ; 0.737 ns                ;
; -0.505 ns                               ; 90.83 MHz ( period = 11.010 ns )                    ; cic_q[3]                                              ; cicint:cic_Q|input_register[3]                       ; clock      ; clock    ; 5.000 ns                    ; 0.236 ns                  ; 0.741 ns                ;
; -0.502 ns                               ; 90.88 MHz ( period = 11.004 ns )                    ; cic_q[1]                                              ; cicint:cic_Q|input_register[1]                       ; clock      ; clock    ; 5.000 ns                    ; 0.236 ns                  ; 0.738 ns                ;
; -0.500 ns                               ; 90.91 MHz ( period = 11.000 ns )                    ; cic_q[4]                                              ; cicint:cic_Q|input_register[4]                       ; clock      ; clock    ; 5.000 ns                    ; 0.236 ns                  ; 0.736 ns                ;
; -0.443 ns                               ; 91.86 MHz ( period = 10.886 ns )                    ; cic_q[5]                                              ; cicint:cic_Q|input_register[5]                       ; clock      ; clock    ; 5.000 ns                    ; 0.298 ns                  ; 0.741 ns                ;
; -0.438 ns                               ; 91.95 MHz ( period = 10.876 ns )                    ; cic_q[8]                                              ; cicint:cic_Q|input_register[8]                       ; clock      ; clock    ; 5.000 ns                    ; 0.312 ns                  ; 0.750 ns                ;
; -0.437 ns                               ; 91.96 MHz ( period = 10.874 ns )                    ; cic_q[6]                                              ; cicint:cic_Q|input_register[6]                       ; clock      ; clock    ; 5.000 ns                    ; 0.312 ns                  ; 0.749 ns                ;
; -0.436 ns                               ; 91.98 MHz ( period = 10.872 ns )                    ; cic_q[7]                                              ; cicint:cic_Q|input_register[7]                       ; clock      ; clock    ; 5.000 ns                    ; 0.312 ns                  ; 0.748 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; cic_q[2]                                              ; cicint:cic_Q|input_register[2]                       ; clock      ; clock    ; 5.000 ns                    ; 0.312 ns                  ; 0.745 ns                ;
; -0.433 ns                               ; 92.03 MHz ( period = 10.866 ns )                    ; cic_q[11]                                             ; cicint:cic_Q|input_register[11]                      ; clock      ; clock    ; 5.000 ns                    ; 0.312 ns                  ; 0.745 ns                ;
; -0.432 ns                               ; 92.05 MHz ( period = 10.864 ns )                    ; cic_q[9]                                              ; cicint:cic_Q|input_register[9]                       ; clock      ; clock    ; 5.000 ns                    ; 0.312 ns                  ; 0.744 ns                ;
; -0.431 ns                               ; 92.06 MHz ( period = 10.862 ns )                    ; cic_q[10]                                             ; cicint:cic_Q|input_register[10]                      ; clock      ; clock    ; 5.000 ns                    ; 0.312 ns                  ; 0.743 ns                ;
; 0.712 ns                                ; None                                                ; Q_Data[7]                                             ; Q_Data_in[7]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.617 ns                  ; 0.905 ns                ;
; 0.712 ns                                ; None                                                ; I_Data[4]                                             ; I_Data_in[4]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.771 ns                  ; 1.059 ns                ;
; 0.713 ns                                ; None                                                ; Q_Data[4]                                             ; Q_Data_in[4]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.617 ns                  ; 0.904 ns                ;
; 0.717 ns                                ; None                                                ; I_Data[3]                                             ; I_Data_in[3]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.771 ns                  ; 1.054 ns                ;
; 0.722 ns                                ; None                                                ; I_Data[1]                                             ; I_Data_in[1]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.614 ns                  ; 0.892 ns                ;
; 0.732 ns                                ; None                                                ; I_Data[5]                                             ; I_Data_in[5]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.771 ns                  ; 1.039 ns                ;
; 0.819 ns                                ; None                                                ; I_Data[7]                                             ; I_Data_in[7]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.771 ns                  ; 0.952 ns                ;
; 0.869 ns                                ; None                                                ; Q_Data[5]                                             ; Q_Data_in[5]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.617 ns                  ; 0.748 ns                ;
; 0.869 ns                                ; None                                                ; Q_Data[6]                                             ; Q_Data_in[6]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.617 ns                  ; 0.748 ns                ;
; 0.872 ns                                ; None                                                ; I_Data[6]                                             ; I_Data_in[6]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.771 ns                  ; 0.899 ns                ;
; 0.875 ns                                ; None                                                ; I_Data[0]                                             ; I_Data_in[0]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.614 ns                  ; 0.739 ns                ;
; 0.876 ns                                ; None                                                ; Q_Data[12]                                            ; Q_Data_in[12]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.618 ns                  ; 0.742 ns                ;
; 0.879 ns                                ; None                                                ; I_Data[14]                                            ; I_Data_in[14]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.626 ns                  ; 0.747 ns                ;
; 0.881 ns                                ; None                                                ; Q_Data[3]                                             ; Q_Data_in[3]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.618 ns                  ; 0.737 ns                ;
; 0.881 ns                                ; None                                                ; I_Data[11]                                            ; I_Data_in[11]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.626 ns                  ; 0.745 ns                ;
; 0.882 ns                                ; None                                                ; Q_Data[9]                                             ; Q_Data_in[9]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.629 ns                  ; 0.747 ns                ;
; 0.882 ns                                ; None                                                ; I_Data[10]                                            ; I_Data_in[10]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.626 ns                  ; 0.744 ns                ;
; 0.884 ns                                ; None                                                ; Q_Data[15]                                            ; Q_Data_in[15]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.620 ns                  ; 0.736 ns                ;
; 0.885 ns                                ; None                                                ; Q_Data[13]                                            ; Q_Data_in[13]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.620 ns                  ; 0.735 ns                ;
; 0.886 ns                                ; None                                                ; I_Data[8]                                             ; I_Data_in[8]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.629 ns                  ; 0.743 ns                ;
; 0.888 ns                                ; None                                                ; Q_Data[10]                                            ; Q_Data_in[10]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.629 ns                  ; 0.741 ns                ;
; 0.888 ns                                ; None                                                ; I_Data[12]                                            ; I_Data_in[12]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.626 ns                  ; 0.738 ns                ;
; 0.889 ns                                ; None                                                ; I_Data[15]                                            ; I_Data_in[15]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.629 ns                  ; 0.740 ns                ;
; 0.892 ns                                ; None                                                ; Q_Data[8]                                             ; Q_Data_in[8]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.629 ns                  ; 0.737 ns                ;
; 0.906 ns                                ; None                                                ; I_Data[13]                                            ; I_Data_in[13]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.645 ns                  ; 0.739 ns                ;
; 0.910 ns                                ; None                                                ; I_Data[9]                                             ; I_Data_in[9]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.645 ns                  ; 0.735 ns                ;
; 0.921 ns                                ; None                                                ; Q_Data[11]                                            ; Q_Data_in[11]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.662 ns                  ; 0.741 ns                ;
; 0.925 ns                                ; None                                                ; Q_Data[0]                                             ; Q_Data_in[0]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.662 ns                  ; 0.737 ns                ;
; 0.927 ns                                ; None                                                ; Q_Data[14]                                            ; Q_Data_in[14]                                        ; clock_8    ; clock    ; 0.441 ns                    ; 1.662 ns                  ; 0.735 ns                ;
; 1.026 ns                                ; None                                                ; I_Data[2]                                             ; I_Data_in[2]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.771 ns                  ; 0.745 ns                ;
; 1.223 ns                                ; None                                                ; strobe                                                ; data_flag                                            ; clock_8    ; clock    ; 0.441 ns                    ; 2.990 ns                  ; 1.767 ns                ;
; 1.229 ns                                ; None                                                ; Q_Data[1]                                             ; Q_Data_in[1]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.967 ns                  ; 0.738 ns                ;
; 1.230 ns                                ; None                                                ; Q_Data[2]                                             ; Q_Data_in[2]                                         ; clock_8    ; clock    ; 0.441 ns                    ; 1.967 ns                  ; 0.737 ns                ;
; 1.710 ns                                ; 120.63 MHz ( period = 8.290 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.898 ns                ;
; 1.796 ns                                ; 121.89 MHz ( period = 8.204 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.812 ns                ;
; 1.882 ns                                ; 123.18 MHz ( period = 8.118 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.726 ns                ;
; 1.890 ns                                ; 123.30 MHz ( period = 8.110 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.718 ns                ;
; 1.915 ns                                ; 123.69 MHz ( period = 8.085 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.693 ns                ;
; 1.968 ns                                ; 124.50 MHz ( period = 8.032 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.640 ns                ;
; 1.976 ns                                ; 124.63 MHz ( period = 8.024 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.632 ns                ;
; 2.001 ns                                ; 125.02 MHz ( period = 7.999 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.607 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.554 ns                ;
; 2.062 ns                                ; 125.98 MHz ( period = 7.938 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.546 ns                ;
; 2.087 ns                                ; 126.37 MHz ( period = 7.913 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.521 ns                ;
; 2.132 ns                                ; 127.10 MHz ( period = 7.868 ns )                    ; cicint:cic_Q|section_out9[9]                          ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.491 ns                ;
; 2.140 ns                                ; 127.23 MHz ( period = 7.860 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.468 ns                ;
; 2.141 ns                                ; 127.24 MHz ( period = 7.859 ns )                    ; cicint:cic_Q|section_out9[2]                          ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.467 ns                ;
; 2.148 ns                                ; 127.36 MHz ( period = 7.852 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.460 ns                ;
; 2.173 ns                                ; 127.76 MHz ( period = 7.827 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.435 ns                ;
; 2.218 ns                                ; 128.50 MHz ( period = 7.782 ns )                    ; cicint:cic_Q|section_out9[9]                          ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.405 ns                ;
; 2.227 ns                                ; 128.65 MHz ( period = 7.773 ns )                    ; cicint:cic_Q|section_out9[2]                          ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.381 ns                ;
; 2.234 ns                                ; 128.77 MHz ( period = 7.766 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.374 ns                ;
; 2.240 ns                                ; 128.87 MHz ( period = 7.760 ns )                    ; cicint:cic_Q|section_out9[7]                          ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.368 ns                ;
; 2.242 ns                                ; 128.90 MHz ( period = 7.758 ns )                    ; cicint:cic_Q|section_out9[10]                         ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.381 ns                ;
; 2.259 ns                                ; 129.18 MHz ( period = 7.741 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.349 ns                ;
; 2.283 ns                                ; 129.58 MHz ( period = 7.717 ns )                    ; cicint:cic_Q|section_out10[2]                         ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.526 ns                ;
; 2.304 ns                                ; 129.94 MHz ( period = 7.696 ns )                    ; cicint:cic_Q|section_out9[9]                          ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.319 ns                ;
; 2.311 ns                                ; 130.06 MHz ( period = 7.689 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]  ; cordic:rx_cordic|Qstage0[16]                         ; clock      ; clock    ; 10.000 ns                   ; 9.561 ns                  ; 7.250 ns                ;
; 2.313 ns                                ; 130.09 MHz ( period = 7.687 ns )                    ; cicint:cic_Q|section_out9[2]                          ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.295 ns                ;
; 2.320 ns                                ; 130.21 MHz ( period = 7.680 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.288 ns                ;
; 2.326 ns                                ; 130.31 MHz ( period = 7.674 ns )                    ; cicint:cic_Q|section_out9[7]                          ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.282 ns                ;
; 2.328 ns                                ; 130.34 MHz ( period = 7.672 ns )                    ; cicint:cic_Q|section_out9[10]                         ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.295 ns                ;
; 2.330 ns                                ; 130.38 MHz ( period = 7.670 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[53]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.278 ns                ;
; 2.332 ns                                ; 130.41 MHz ( period = 7.668 ns )                    ; cicint:cic_Q|section_out9[4]                          ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.276 ns                ;
; 2.345 ns                                ; 130.63 MHz ( period = 7.655 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.263 ns                ;
; 2.369 ns                                ; 131.04 MHz ( period = 7.631 ns )                    ; cicint:cic_Q|section_out10[2]                         ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.440 ns                ;
; 2.390 ns                                ; 131.41 MHz ( period = 7.610 ns )                    ; cicint:cic_Q|section_out9[9]                          ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.233 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; cicint:cic_Q|section_out9[5]                          ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.212 ns                ;
; 2.399 ns                                ; 131.56 MHz ( period = 7.601 ns )                    ; cicint:cic_Q|section_out9[2]                          ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.209 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; cicint:cic_Q|section_out9[13]                         ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.221 ns                ;
; 2.404 ns                                ; 131.65 MHz ( period = 7.596 ns )                    ; cicint:cic_Q|section_out9[8]                          ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.204 ns                ;
; 2.412 ns                                ; 131.79 MHz ( period = 7.588 ns )                    ; cicint:cic_Q|section_out9[7]                          ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.196 ns                ;
; 2.414 ns                                ; 131.82 MHz ( period = 7.586 ns )                    ; cicint:cic_Q|section_out9[10]                         ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.209 ns                ;
; 2.416 ns                                ; 131.86 MHz ( period = 7.584 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[52]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.192 ns                ;
; 2.418 ns                                ; 131.89 MHz ( period = 7.582 ns )                    ; cicint:cic_Q|section_out9[4]                          ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.190 ns                ;
; 2.455 ns                                ; 132.54 MHz ( period = 7.545 ns )                    ; cicint:cic_Q|section_out10[2]                         ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.354 ns                ;
; 2.476 ns                                ; 132.91 MHz ( period = 7.524 ns )                    ; cicint:cic_Q|section_out9[9]                          ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.147 ns                ;
; 2.482 ns                                ; 133.01 MHz ( period = 7.518 ns )                    ; cicint:cic_Q|section_out9[5]                          ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.126 ns                ;
; 2.485 ns                                ; 133.07 MHz ( period = 7.515 ns )                    ; cicint:cic_Q|section_out9[2]                          ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.123 ns                ;
; 2.488 ns                                ; 133.12 MHz ( period = 7.512 ns )                    ; cicint:cic_Q|section_out9[13]                         ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.135 ns                ;
; 2.490 ns                                ; 133.16 MHz ( period = 7.510 ns )                    ; cicint:cic_Q|section_out9[8]                          ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.118 ns                ;
; 2.498 ns                                ; 133.30 MHz ( period = 7.502 ns )                    ; cicint:cic_Q|section_out9[7]                          ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.110 ns                ;
; 2.500 ns                                ; 133.33 MHz ( period = 7.500 ns )                    ; cicint:cic_Q|section_out9[10]                         ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.123 ns                ;
; 2.501 ns                                ; 133.35 MHz ( period = 7.499 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]  ; cordic:rx_cordic|Qstage0[15]                         ; clock      ; clock    ; 10.000 ns                   ; 9.561 ns                  ; 7.060 ns                ;
; 2.502 ns                                ; 133.37 MHz ( period = 7.498 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[51]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.106 ns                ;
; 2.502 ns                                ; 133.37 MHz ( period = 7.498 ns )                    ; cicint:cic_Q|section_out10[0]                         ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.307 ns                ;
; 2.504 ns                                ; 133.40 MHz ( period = 7.496 ns )                    ; cicint:cic_Q|section_out9[4]                          ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.104 ns                ;
; 2.510 ns                                ; 133.51 MHz ( period = 7.490 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[53]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.098 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; cicint:cic_Q|section_out10[1]                         ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.284 ns                ;
; 2.535 ns                                ; 133.96 MHz ( period = 7.465 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[53]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.073 ns                ;
; 2.541 ns                                ; 134.07 MHz ( period = 7.459 ns )                    ; cicint:cic_Q|section_out10[2]                         ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.268 ns                ;
; 2.562 ns                                ; 134.44 MHz ( period = 7.438 ns )                    ; cicint:cic_Q|section_out9[9]                          ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.061 ns                ;
; 2.568 ns                                ; 134.55 MHz ( period = 7.432 ns )                    ; cicint:cic_Q|section_out9[5]                          ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.040 ns                ;
; 2.571 ns                                ; 134.61 MHz ( period = 7.429 ns )                    ; cicint:cic_Q|section_out9[2]                          ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.037 ns                ;
; 2.574 ns                                ; 134.66 MHz ( period = 7.426 ns )                    ; cicint:cic_Q|section_out9[13]                         ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.049 ns                ;
; 2.576 ns                                ; 134.70 MHz ( period = 7.424 ns )                    ; cicint:cic_Q|section_out9[8]                          ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.032 ns                ;
; 2.584 ns                                ; 134.84 MHz ( period = 7.416 ns )                    ; cicint:cic_Q|section_out9[7]                          ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.024 ns                ;
; 2.586 ns                                ; 134.88 MHz ( period = 7.414 ns )                    ; cicint:cic_Q|section_out9[10]                         ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 7.037 ns                ;
; 2.587 ns                                ; 134.90 MHz ( period = 7.413 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]  ; cordic:rx_cordic|Qstage0[14]                         ; clock      ; clock    ; 10.000 ns                   ; 9.561 ns                  ; 6.974 ns                ;
; 2.588 ns                                ; 134.92 MHz ( period = 7.412 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[50]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.020 ns                ;
; 2.588 ns                                ; 134.92 MHz ( period = 7.412 ns )                    ; cicint:cic_Q|section_out10[0]                         ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.221 ns                ;
; 2.590 ns                                ; 134.95 MHz ( period = 7.410 ns )                    ; cicint:cic_Q|section_out9[4]                          ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.018 ns                ;
; 2.590 ns                                ; 134.95 MHz ( period = 7.410 ns )                    ; cicint:cic_Q|section_out9[6]                          ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.018 ns                ;
; 2.596 ns                                ; 135.06 MHz ( period = 7.404 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[52]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 7.012 ns                ;
; 2.598 ns                                ; 135.10 MHz ( period = 7.402 ns )                    ; cicint:cic_Q|section_out10[5]                         ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.211 ns                ;
; 2.611 ns                                ; 135.34 MHz ( period = 7.389 ns )                    ; cicint:cic_Q|section_out10[1]                         ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.198 ns                ;
; 2.621 ns                                ; 135.52 MHz ( period = 7.379 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[52]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.987 ns                ;
; 2.627 ns                                ; 135.63 MHz ( period = 7.373 ns )                    ; cicint:cic_Q|section_out10[2]                         ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.182 ns                ;
; 2.635 ns                                ; 135.78 MHz ( period = 7.365 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[14] ; cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[17] ; clock      ; clock    ; 10.000 ns                   ; 8.945 ns                  ; 6.310 ns                ;
; 2.639 ns                                ; 135.85 MHz ( period = 7.361 ns )                    ; cicint:cic_Q|section_out9[11]                         ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.984 ns                ;
; 2.654 ns                                ; 136.13 MHz ( period = 7.346 ns )                    ; cicint:cic_Q|section_out9[5]                          ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.954 ns                ;
; 2.660 ns                                ; 136.24 MHz ( period = 7.340 ns )                    ; cicint:cic_Q|section_out9[13]                         ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.963 ns                ;
; 2.662 ns                                ; 136.28 MHz ( period = 7.338 ns )                    ; cicint:cic_Q|section_out9[8]                          ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.946 ns                ;
; 2.670 ns                                ; 136.43 MHz ( period = 7.330 ns )                    ; cicint:cic_Q|section_out9[7]                          ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.938 ns                ;
; 2.672 ns                                ; 136.46 MHz ( period = 7.328 ns )                    ; cicint:cic_Q|section_out9[10]                         ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.951 ns                ;
; 2.673 ns                                ; 136.48 MHz ( period = 7.327 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]  ; cordic:rx_cordic|Qstage0[13]                         ; clock      ; clock    ; 10.000 ns                   ; 9.561 ns                  ; 6.888 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[49]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.934 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; cicint:cic_Q|section_out10[0]                         ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.135 ns                ;
; 2.676 ns                                ; 136.54 MHz ( period = 7.324 ns )                    ; cicint:cic_Q|section_out9[4]                          ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.932 ns                ;
; 2.676 ns                                ; 136.54 MHz ( period = 7.324 ns )                    ; cicint:cic_Q|section_out9[6]                          ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.932 ns                ;
; 2.682 ns                                ; 136.65 MHz ( period = 7.318 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[51]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.926 ns                ;
; 2.684 ns                                ; 136.69 MHz ( period = 7.316 ns )                    ; cicint:cic_Q|section_out10[5]                         ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.125 ns                ;
; 2.696 ns                                ; 136.91 MHz ( period = 7.304 ns )                    ; cicint:cic_Q|section_out10[3]                         ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.113 ns                ;
; 2.697 ns                                ; 136.93 MHz ( period = 7.303 ns )                    ; cicint:cic_Q|section_out10[1]                         ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.112 ns                ;
; 2.707 ns                                ; 137.12 MHz ( period = 7.293 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[51]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.901 ns                ;
; 2.713 ns                                ; 137.23 MHz ( period = 7.287 ns )                    ; cicint:cic_Q|section_out10[2]                         ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.096 ns                ;
; 2.715 ns                                ; 137.27 MHz ( period = 7.285 ns )                    ; cicint:cic_Q|section_out9[12]                         ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.908 ns                ;
; 2.721 ns                                ; 137.38 MHz ( period = 7.279 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[14] ; cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[16] ; clock      ; clock    ; 10.000 ns                   ; 8.945 ns                  ; 6.224 ns                ;
; 2.725 ns                                ; 137.46 MHz ( period = 7.275 ns )                    ; cicint:cic_Q|section_out9[11]                         ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.898 ns                ;
; 2.740 ns                                ; 137.74 MHz ( period = 7.260 ns )                    ; cicint:cic_Q|section_out9[5]                          ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.868 ns                ;
; 2.746 ns                                ; 137.85 MHz ( period = 7.254 ns )                    ; cicint:cic_Q|section_out9[13]                         ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.877 ns                ;
; 2.748 ns                                ; 137.89 MHz ( period = 7.252 ns )                    ; cicint:cic_Q|section_out9[8]                          ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.860 ns                ;
; 2.752 ns                                ; 137.97 MHz ( period = 7.248 ns )                    ; cicint:cic_Q|section_out9[9]                          ; cicint:cic_Q|section_out10[53]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.871 ns                ;
; 2.759 ns                                ; 138.10 MHz ( period = 7.241 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]  ; cordic:rx_cordic|Qstage0[12]                         ; clock      ; clock    ; 10.000 ns                   ; 9.561 ns                  ; 6.802 ns                ;
; 2.760 ns                                ; 138.12 MHz ( period = 7.240 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[48]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.848 ns                ;
; 2.760 ns                                ; 138.12 MHz ( period = 7.240 ns )                    ; cicint:cic_Q|section_out10[0]                         ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.049 ns                ;
; 2.761 ns                                ; 138.14 MHz ( period = 7.239 ns )                    ; cicint:cic_Q|section_out9[2]                          ; cicint:cic_Q|section_out10[53]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.847 ns                ;
; 2.762 ns                                ; 138.16 MHz ( period = 7.238 ns )                    ; cicint:cic_Q|section_out9[4]                          ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.846 ns                ;
; 2.762 ns                                ; 138.16 MHz ( period = 7.238 ns )                    ; cicint:cic_Q|section_out9[6]                          ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.846 ns                ;
; 2.766 ns                                ; 138.24 MHz ( period = 7.234 ns )                    ; cicint:cic_Q|cur_count[1]                             ; cicint:cic_Q|section_out6[19]                        ; clock      ; clock    ; 10.000 ns                   ; 9.707 ns                  ; 6.941 ns                ;
; 2.768 ns                                ; 138.27 MHz ( period = 7.232 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[50]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.840 ns                ;
; 2.770 ns                                ; 138.31 MHz ( period = 7.230 ns )                    ; cicint:cic_Q|section_out10[5]                         ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.039 ns                ;
; 2.782 ns                                ; 138.54 MHz ( period = 7.218 ns )                    ; cicint:cic_Q|section_out10[3]                         ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.027 ns                ;
; 2.782 ns                                ; 138.54 MHz ( period = 7.218 ns )                    ; cicint:cic_Q|section_out10[4]                         ; cicint:cic_Q|section_out10[59]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.027 ns                ;
; 2.783 ns                                ; 138.56 MHz ( period = 7.217 ns )                    ; cicint:cic_Q|section_out10[1]                         ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 7.026 ns                ;
; 2.793 ns                                ; 138.75 MHz ( period = 7.207 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[50]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.815 ns                ;
; 2.801 ns                                ; 138.91 MHz ( period = 7.199 ns )                    ; cicint:cic_Q|section_out9[12]                         ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.822 ns                ;
; 2.811 ns                                ; 139.10 MHz ( period = 7.189 ns )                    ; cicint:cic_Q|section_out9[11]                         ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.812 ns                ;
; 2.821 ns                                ; 139.30 MHz ( period = 7.179 ns )                    ; cicint:cic_Q|section_out8[1]                          ; cicint:cic_Q|section_out9[49]                        ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 6.944 ns                ;
; 2.826 ns                                ; 139.39 MHz ( period = 7.174 ns )                    ; cicint:cic_Q|section_out9[5]                          ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.782 ns                ;
; 2.832 ns                                ; 139.51 MHz ( period = 7.168 ns )                    ; cicint:cic_Q|section_out9[13]                         ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.791 ns                ;
; 2.834 ns                                ; 139.55 MHz ( period = 7.166 ns )                    ; cicint:cic_Q|section_out9[8]                          ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.774 ns                ;
; 2.838 ns                                ; 139.63 MHz ( period = 7.162 ns )                    ; cicint:cic_Q|section_out9[9]                          ; cicint:cic_Q|section_out10[52]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.785 ns                ;
; 2.845 ns                                ; 139.76 MHz ( period = 7.155 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]  ; cordic:rx_cordic|Qstage0[11]                         ; clock      ; clock    ; 10.000 ns                   ; 9.561 ns                  ; 6.716 ns                ;
; 2.846 ns                                ; 139.78 MHz ( period = 7.154 ns )                    ; cicint:cic_Q|section_out10[0]                         ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 6.963 ns                ;
; 2.846 ns                                ; 139.78 MHz ( period = 7.154 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[47]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.762 ns                ;
; 2.847 ns                                ; 139.80 MHz ( period = 7.153 ns )                    ; cicint:cic_Q|section_out9[2]                          ; cicint:cic_Q|section_out10[52]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.761 ns                ;
; 2.848 ns                                ; 139.82 MHz ( period = 7.152 ns )                    ; cicint:cic_Q|section_out9[6]                          ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.760 ns                ;
; 2.852 ns                                ; 139.90 MHz ( period = 7.148 ns )                    ; cicint:cic_Q|cur_count[1]                             ; cicint:cic_Q|section_out6[18]                        ; clock      ; clock    ; 10.000 ns                   ; 9.707 ns                  ; 6.855 ns                ;
; 2.854 ns                                ; 139.94 MHz ( period = 7.146 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[49]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.754 ns                ;
; 2.856 ns                                ; 139.98 MHz ( period = 7.144 ns )                    ; cicint:cic_Q|section_out10[5]                         ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 6.953 ns                ;
; 2.860 ns                                ; 140.06 MHz ( period = 7.140 ns )                    ; cicint:cic_Q|section_out9[7]                          ; cicint:cic_Q|section_out10[53]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.748 ns                ;
; 2.862 ns                                ; 140.10 MHz ( period = 7.138 ns )                    ; cicint:cic_Q|section_out9[10]                         ; cicint:cic_Q|section_out10[53]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.761 ns                ;
; 2.868 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; cicint:cic_Q|section_out10[3]                         ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 6.941 ns                ;
; 2.868 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; cicint:cic_Q|section_out10[4]                         ; cicint:cic_Q|section_out10[58]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 6.941 ns                ;
; 2.869 ns                                ; 140.23 MHz ( period = 7.131 ns )                    ; cicint:cic_Q|section_out10[1]                         ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 6.940 ns                ;
; 2.879 ns                                ; 140.43 MHz ( period = 7.121 ns )                    ; cicint:cic_Q|section_out9[0]                          ; cicint:cic_Q|section_out10[49]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.729 ns                ;
; 2.887 ns                                ; 140.59 MHz ( period = 7.113 ns )                    ; cicint:cic_Q|section_out9[12]                         ; cicint:cic_Q|section_out10[57]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.736 ns                ;
; 2.897 ns                                ; 140.79 MHz ( period = 7.103 ns )                    ; cicint:cic_Q|section_out9[11]                         ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.726 ns                ;
; 2.903 ns                                ; 140.90 MHz ( period = 7.097 ns )                    ; cicint:cic_Q|section_out10[2]                         ; cicint:cic_Q|section_out10[53]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 6.906 ns                ;
; 2.911 ns                                ; 141.06 MHz ( period = 7.089 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[14] ; cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[15] ; clock      ; clock    ; 10.000 ns                   ; 8.945 ns                  ; 6.034 ns                ;
; 2.924 ns                                ; 141.32 MHz ( period = 7.076 ns )                    ; cicint:cic_Q|section_out9[9]                          ; cicint:cic_Q|section_out10[51]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.699 ns                ;
; 2.931 ns                                ; 141.46 MHz ( period = 7.069 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]  ; cordic:rx_cordic|Qstage0[10]                         ; clock      ; clock    ; 10.000 ns                   ; 9.561 ns                  ; 6.630 ns                ;
; 2.932 ns                                ; 141.48 MHz ( period = 7.068 ns )                    ; cicint:cic_Q|section_out9[1]                          ; cicint:cic_Q|section_out10[46]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.676 ns                ;
; 2.932 ns                                ; 141.48 MHz ( period = 7.068 ns )                    ; cicint:cic_Q|section_out10[0]                         ; cicint:cic_Q|section_out10[54]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 6.877 ns                ;
; 2.933 ns                                ; 141.50 MHz ( period = 7.067 ns )                    ; cicint:cic_Q|section_out9[2]                          ; cicint:cic_Q|section_out10[51]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.675 ns                ;
; 2.934 ns                                ; 141.52 MHz ( period = 7.066 ns )                    ; cicint:cic_Q|section_out8[0]                          ; cicint:cic_Q|section_out9[49]                        ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 6.831 ns                ;
; 2.934 ns                                ; 141.52 MHz ( period = 7.066 ns )                    ; cicint:cic_Q|section_out9[6]                          ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.674 ns                ;
; 2.940 ns                                ; 141.64 MHz ( period = 7.060 ns )                    ; cicint:cic_Q|section_out9[3]                          ; cicint:cic_Q|section_out10[48]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.668 ns                ;
; 2.942 ns                                ; 141.68 MHz ( period = 7.058 ns )                    ; cicint:cic_Q|section_out10[5]                         ; cicint:cic_Q|section_out10[55]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 6.867 ns                ;
; 2.946 ns                                ; 141.76 MHz ( period = 7.054 ns )                    ; cicint:cic_Q|section_out9[7]                          ; cicint:cic_Q|section_out10[52]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.662 ns                ;
; 2.948 ns                                ; 141.80 MHz ( period = 7.052 ns )                    ; cicint:cic_Q|section_out9[10]                         ; cicint:cic_Q|section_out10[52]                       ; clock      ; clock    ; 10.000 ns                   ; 9.623 ns                  ; 6.675 ns                ;
; 2.952 ns                                ; 141.88 MHz ( period = 7.048 ns )                    ; cicint:cic_Q|section_out9[4]                          ; cicint:cic_Q|section_out10[53]                       ; clock      ; clock    ; 10.000 ns                   ; 9.608 ns                  ; 6.656 ns                ;
; 2.954 ns                                ; 141.92 MHz ( period = 7.046 ns )                    ; cicint:cic_Q|section_out10[3]                         ; cicint:cic_Q|section_out10[56]                       ; clock      ; clock    ; 10.000 ns                   ; 9.809 ns                  ; 6.855 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_8'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.400 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[11]                                                                                                                                                ; clock      ; clock_8  ; 4.559 ns                    ; 2.815 ns                  ; 3.215 ns                ;
; 0.028 ns                                ; None                                                ; PWM_clock                                                                                                                      ; byte_count[6]                                                                                                                                            ; clock      ; clock_8  ; 4.559 ns                    ; 2.841 ns                  ; 2.813 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[0]                                                                                                                                                 ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[1]                                                                                                                                                 ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[2]                                                                                                                                                 ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[3]                                                                                                                                                 ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[4]                                                                                                                                                 ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[5]                                                                                                                                                 ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[6]                                                                                                                                                 ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[7]                                                                                                                                                 ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[8]                                                                                                                                                 ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[9]                                                                                                                                                 ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[10]                                                                                                                                                ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[12]                                                                                                                                                ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[13]                                                                                                                                                ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[14]                                                                                                                                                ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.068 ns                                ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[15]                                                                                                                                                ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.787 ns                ;
; 0.114 ns                                ; None                                                ; PWM_clock                                                                                                                      ; byte_count[5]                                                                                                                                            ; clock      ; clock_8  ; 4.559 ns                    ; 2.841 ns                  ; 2.727 ns                ;
; 0.153 ns                                ; None                                                ; PWM_clock                                                                                                                      ; register[6]                                                                                                                                              ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.702 ns                ;
; 0.153 ns                                ; None                                                ; PWM_clock                                                                                                                      ; register[15]                                                                                                                                             ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.702 ns                ;
; 0.153 ns                                ; None                                                ; PWM_clock                                                                                                                      ; register[13]                                                                                                                                             ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.702 ns                ;
; 0.200 ns                                ; None                                                ; PWM_clock                                                                                                                      ; byte_count[4]                                                                                                                                            ; clock      ; clock_8  ; 4.559 ns                    ; 2.841 ns                  ; 2.641 ns                ;
; 0.286 ns                                ; None                                                ; PWM_clock                                                                                                                      ; byte_count[3]                                                                                                                                            ; clock      ; clock_8  ; 4.559 ns                    ; 2.841 ns                  ; 2.555 ns                ;
; 0.372 ns                                ; None                                                ; PWM_clock                                                                                                                      ; byte_count[2]                                                                                                                                            ; clock      ; clock_8  ; 4.559 ns                    ; 2.841 ns                  ; 2.469 ns                ;
; 0.444 ns                                ; None                                                ; PWM_clock                                                                                                                      ; state_PWM[1]                                                                                                                                             ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.411 ns                ;
; 0.458 ns                                ; None                                                ; PWM_clock                                                                                                                      ; byte_count[1]                                                                                                                                            ; clock      ; clock_8  ; 4.559 ns                    ; 2.841 ns                  ; 2.383 ns                ;
; 0.682 ns                                ; None                                                ; PWM_clock                                                                                                                      ; AD_state[2]                                                                                                                                              ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.173 ns                ;
; 0.798 ns                                ; None                                                ; PWM_clock                                                                                                                      ; AD_state[0]                                                                                                                                              ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 2.057 ns                ;
; 0.936 ns                                ; None                                                ; PWM_clock                                                                                                                      ; byte_count[0]                                                                                                                                            ; clock      ; clock_8  ; 4.559 ns                    ; 2.841 ns                  ; 1.905 ns                ;
; 1.232 ns                                ; None                                                ; PWM_clock                                                                                                                      ; AD_state[1]                                                                                                                                              ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 1.623 ns                ;
; 1.232 ns                                ; None                                                ; PWM_clock                                                                                                                      ; strobe                                                                                                                                                   ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 1.623 ns                ;
; 1.485 ns                                ; None                                                ; PWM_clock                                                                                                                      ; state_PWM[0]                                                                                                                                             ; clock      ; clock_8  ; 4.559 ns                    ; 2.855 ns                  ; 1.370 ns                ;
; 72.161 ns                               ; 63.78 MHz ( period = 15.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.758 ns                 ; 7.597 ns                ;
; 72.400 ns                               ; 65.79 MHz ( period = 15.200 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.731 ns                 ; 7.331 ns                ;
; 72.412 ns                               ; 65.89 MHz ( period = 15.176 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.718 ns                 ; 7.306 ns                ;
; 72.413 ns                               ; 65.90 MHz ( period = 15.174 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.678 ns                 ; 7.265 ns                ;
; 72.538 ns                               ; 67.01 MHz ( period = 14.924 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.739 ns                 ; 7.201 ns                ;
; 72.757 ns                               ; 69.03 MHz ( period = 14.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.715 ns                 ; 6.958 ns                ;
; 72.769 ns                               ; 69.15 MHz ( period = 14.462 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.668 ns                 ; 6.899 ns                ;
; 72.883 ns                               ; 70.25 MHz ( period = 14.234 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 6.845 ns                ;
; 72.894 ns                               ; 70.36 MHz ( period = 14.212 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.729 ns                 ; 6.835 ns                ;
; 73.023 ns                               ; 71.66 MHz ( period = 13.954 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.701 ns                 ; 6.678 ns                ;
; 73.135 ns                               ; 72.83 MHz ( period = 13.730 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.674 ns                 ; 6.539 ns                ;
; 73.138 ns                               ; 72.87 MHz ( period = 13.724 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.676 ns                 ; 6.538 ns                ;
; 73.235 ns                               ; 73.91 MHz ( period = 13.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.676 ns                 ; 6.441 ns                ;
; 73.248 ns                               ; 74.05 MHz ( period = 13.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[7]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.726 ns                 ; 6.478 ns                ;
; 73.248 ns                               ; 74.05 MHz ( period = 13.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[2]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.726 ns                 ; 6.478 ns                ;
; 73.248 ns                               ; 74.05 MHz ( period = 13.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[1]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.726 ns                 ; 6.478 ns                ;
; 73.248 ns                               ; 74.05 MHz ( period = 13.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[6]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.726 ns                 ; 6.478 ns                ;
; 73.248 ns                               ; 74.05 MHz ( period = 13.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[4]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.726 ns                 ; 6.478 ns                ;
; 73.248 ns                               ; 74.05 MHz ( period = 13.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[5]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.726 ns                 ; 6.478 ns                ;
; 73.248 ns                               ; 74.05 MHz ( period = 13.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[3]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.726 ns                 ; 6.478 ns                ;
; 73.260 ns                               ; 74.18 MHz ( period = 13.480 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 6.475 ns                ;
; 73.263 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.737 ns                 ; 6.474 ns                ;
; 73.289 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 6.467 ns                ;
; 73.360 ns                               ; 75.30 MHz ( period = 13.280 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.737 ns                 ; 6.377 ns                ;
; 73.372 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.707 ns                 ; 6.335 ns                ;
; 73.379 ns                               ; 75.52 MHz ( period = 13.242 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.712 ns                 ; 6.333 ns                ;
; 73.380 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.699 ns                 ; 6.319 ns                ;
; 73.395 ns                               ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.672 ns                 ; 6.277 ns                ;
; 73.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.665 ns                 ; 6.257 ns                ;
; 73.533 ns                               ; 77.32 MHz ( period = 12.934 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.726 ns                 ; 6.193 ns                ;
; 73.604 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[7]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.716 ns                 ; 6.112 ns                ;
; 73.604 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[2]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.716 ns                 ; 6.112 ns                ;
; 73.604 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[1]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.716 ns                 ; 6.112 ns                ;
; 73.604 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[6]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.716 ns                 ; 6.112 ns                ;
; 73.604 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[4]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.716 ns                 ; 6.112 ns                ;
; 73.604 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[5]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.716 ns                 ; 6.112 ns                ;
; 73.604 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[3]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.716 ns                 ; 6.112 ns                ;
; 73.612 ns                               ; 78.27 MHz ( period = 12.776 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.703 ns                 ; 6.091 ns                ;
; 73.645 ns                               ; 78.68 MHz ( period = 12.710 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.739 ns                 ; 6.094 ns                ;
; 73.737 ns                               ; 79.83 MHz ( period = 12.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 6.027 ns                ;
; 73.770 ns                               ; 80.26 MHz ( period = 12.460 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.693 ns                 ; 5.923 ns                ;
; 73.786 ns                               ; 80.46 MHz ( period = 12.428 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.691 ns                 ; 5.905 ns                ;
; 73.802 ns                               ; 80.67 MHz ( period = 12.396 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.674 ns                 ; 5.872 ns                ;
; 73.895 ns                               ; 81.90 MHz ( period = 12.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.754 ns                 ; 5.859 ns                ;
; 73.970 ns                               ; 82.92 MHz ( period = 12.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[7]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.722 ns                 ; 5.752 ns                ;
; 73.970 ns                               ; 82.92 MHz ( period = 12.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[2]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.722 ns                 ; 5.752 ns                ;
; 73.970 ns                               ; 82.92 MHz ( period = 12.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[1]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.722 ns                 ; 5.752 ns                ;
; 73.970 ns                               ; 82.92 MHz ( period = 12.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[6]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.722 ns                 ; 5.752 ns                ;
; 73.970 ns                               ; 82.92 MHz ( period = 12.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[4]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.722 ns                 ; 5.752 ns                ;
; 73.970 ns                               ; 82.92 MHz ( period = 12.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[5]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.722 ns                 ; 5.752 ns                ;
; 73.970 ns                               ; 82.92 MHz ( period = 12.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[3]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.722 ns                 ; 5.752 ns                ;
; 73.973 ns                               ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[7]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.751 ns                ;
; 73.973 ns                               ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[2]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.751 ns                ;
; 73.973 ns                               ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[1]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.751 ns                ;
; 73.973 ns                               ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[6]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.751 ns                ;
; 73.973 ns                               ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[4]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.751 ns                ;
; 73.973 ns                               ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[5]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.751 ns                ;
; 73.973 ns                               ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[3]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.751 ns                ;
; 74.033 ns                               ; 83.79 MHz ( period = 11.934 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.729 ns                 ; 5.696 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.039 ns                               ; 83.88 MHz ( period = 11.922 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.694 ns                 ; 5.655 ns                ;
; 74.070 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[7]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.654 ns                ;
; 74.070 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[2]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.654 ns                ;
; 74.070 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[1]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.654 ns                ;
; 74.070 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[6]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.654 ns                ;
; 74.070 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[4]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.654 ns                ;
; 74.070 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[5]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.654 ns                ;
; 74.070 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[3]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.724 ns                 ; 5.654 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.083 ns                               ; 84.50 MHz ( period = 11.834 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.711 ns                 ; 5.628 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.111 ns                               ; 84.90 MHz ( period = 11.778 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.732 ns                 ; 5.621 ns                ;
; 74.229 ns                               ; 86.64 MHz ( period = 11.542 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.693 ns                 ; 5.464 ns                ;
; 74.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[7]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.713 ns                 ; 5.470 ns                ;
; 74.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[2]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.713 ns                 ; 5.470 ns                ;
; 74.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[1]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.713 ns                 ; 5.470 ns                ;
; 74.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[6]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.713 ns                 ; 5.470 ns                ;
; 74.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[4]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.713 ns                 ; 5.470 ns                ;
; 74.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[5]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.713 ns                 ; 5.470 ns                ;
; 74.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[3]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.713 ns                 ; 5.470 ns                ;
; 74.286 ns                               ; 87.50 MHz ( period = 11.428 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.680 ns                 ; 5.394 ns                ;
; 74.302 ns                               ; 87.75 MHz ( period = 11.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.723 ns                 ; 5.421 ns                ;
; 74.367 ns                               ; 88.76 MHz ( period = 11.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 5.368 ns                ;
; 74.372 ns                               ; 88.84 MHz ( period = 11.256 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.680 ns                 ; 5.308 ns                ;
; 74.402 ns                               ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.737 ns                 ; 5.335 ns                ;
; 74.447 ns                               ; 90.04 MHz ( period = 11.106 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[7]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 5.304 ns                ;
; 74.447 ns                               ; 90.04 MHz ( period = 11.106 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[2]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 5.304 ns                ;
; 74.447 ns                               ; 90.04 MHz ( period = 11.106 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[1]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 5.304 ns                ;
; 74.447 ns                               ; 90.04 MHz ( period = 11.106 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[6]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 5.304 ns                ;
; 74.447 ns                               ; 90.04 MHz ( period = 11.106 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[4]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 5.304 ns                ;
; 74.447 ns                               ; 90.04 MHz ( period = 11.106 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[5]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 5.304 ns                ;
; 74.447 ns                               ; 90.04 MHz ( period = 11.106 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[3]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 5.304 ns                ;
; 74.458 ns                               ; 90.22 MHz ( period = 11.084 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.680 ns                 ; 5.222 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.481 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.727 ns                 ; 5.246 ns                ;
; 74.499 ns                               ; 90.89 MHz ( period = 11.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.737 ns                 ; 5.238 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.515 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.719 ns                 ; 5.204 ns                ;
; 74.544 ns                               ; 91.64 MHz ( period = 10.912 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.680 ns                 ; 5.136 ns                ;
; 74.605 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[7]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.741 ns                 ; 5.136 ns                ;
; 74.605 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[2]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.741 ns                 ; 5.136 ns                ;
; 74.605 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[1]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.741 ns                 ; 5.136 ns                ;
; 74.605 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[6]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.741 ns                 ; 5.136 ns                ;
; 74.605 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[4]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.741 ns                 ; 5.136 ns                ;
; 74.605 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[5]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.741 ns                 ; 5.136 ns                ;
; 74.605 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[3]                                                                                                                                          ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.741 ns                 ; 5.136 ns                ;
; 74.630 ns                               ; 93.11 MHz ( period = 10.740 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.680 ns                 ; 5.050 ns                ;
; 74.640 ns                               ; 93.28 MHz ( period = 10.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.726 ns                 ; 5.086 ns                ;
; 74.716 ns                               ; 94.63 MHz ( period = 10.568 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.680 ns                 ; 4.964 ns                ;
; 74.799 ns                               ; 96.14 MHz ( period = 10.402 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.676 ns                 ; 4.877 ns                ;
; 74.802 ns                               ; 96.19 MHz ( period = 10.396 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.680 ns                 ; 4.878 ns                ;
; 74.816 ns                               ; 96.45 MHz ( period = 10.368 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.666 ns                 ; 4.850 ns                ;
; 74.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.695 ns                 ; 4.871 ns                ;
; 74.843 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.685 ns                 ; 4.842 ns                ;
; 74.844 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 4.920 ns                ;
; 74.857 ns                               ; 97.22 MHz ( period = 10.286 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.713 ns                 ; 4.856 ns                ;
; 74.857 ns                               ; 97.22 MHz ( period = 10.286 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.713 ns                 ; 4.856 ns                ;
; 74.857 ns                               ; 97.22 MHz ( period = 10.286 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.713 ns                 ; 4.856 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.799 ns                  ; 7.784 ns                ;
; 2.015 ns                                ; 125.23 MHz ( period = 7.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.804 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.799 ns                  ; 7.763 ns                ;
; 2.036 ns                                ; 125.57 MHz ( period = 7.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.783 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.799 ns                  ; 7.745 ns                ;
; 2.054 ns                                ; 125.85 MHz ( period = 7.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.819 ns                  ; 7.765 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.786 ns                  ; 7.452 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.472 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.794 ns                  ; 7.458 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.478 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.796 ns                  ; 7.443 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.463 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.786 ns                  ; 7.431 ns                ;
; 2.355 ns                                ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.451 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.794 ns                  ; 7.437 ns                ;
; 2.357 ns                                ; 130.84 MHz ( period = 7.643 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.457 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.778 ns                  ; 7.415 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.435 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.786 ns                  ; 7.413 ns                ;
; 2.373 ns                                ; 131.11 MHz ( period = 7.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.806 ns                  ; 7.433 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.794 ns                  ; 7.419 ns                ;
; 2.375 ns                                ; 131.15 MHz ( period = 7.625 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.814 ns                  ; 7.439 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.778 ns                  ; 7.394 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.414 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.796 ns                  ; 7.400 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.816 ns                  ; 7.420 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.778 ns                  ; 7.376 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.798 ns                  ; 7.396 ns                ;
; 2.405 ns                                ; 131.67 MHz ( period = 7.595 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.779 ns                  ; 7.374 ns                ;
; 2.405 ns                                ; 131.67 MHz ( period = 7.595 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.779 ns                  ; 7.374 ns                ;
; 2.405 ns                                ; 131.67 MHz ( period = 7.595 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.779 ns                  ; 7.374 ns                ;
; 2.405 ns                                ; 131.67 MHz ( period = 7.595 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.779 ns                  ; 7.374 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; reset_count[0]                                                                                                                  ; reset_count[0]                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_count[3]                                                                                                                  ; clock_count[3]                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PWM_clock                                                                                                                       ; PWM_clock                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; data_flag                                                                                                                       ; data_flag                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.963 ns                                ; cicint:cic_Q|cic_pipeline3[18]                                                                                                  ; cicint:cic_Q|cic_pipeline4[19]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.098 ns                   ; 1.061 ns                 ;
; 0.986 ns                                ; cicint:cic_Q|input_register[15]                                                                                                 ; cicint:cic_Q|diff1[16]                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.000 ns                   ; 0.986 ns                 ;
; 0.988 ns                                ; cicint:cic_Q|input_register[15]                                                                                                 ; cicint:cic_Q|cic_pipeline1[16]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.000 ns                   ; 0.988 ns                 ;
; 0.994 ns                                ; cicint:cic_Q|cic_pipeline1[14]                                                                                                  ; cicint:cic_Q|diff2[14]                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.210 ns                   ; 1.204 ns                 ;
; 1.010 ns                                ; cicint:cic_Q|cic_pipeline1[12]                                                                                                  ; cicint:cic_Q|diff2[12]                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.210 ns                   ; 1.220 ns                 ;
; 1.010 ns                                ; cicint:cic_Q|cic_pipeline1[13]                                                                                                  ; cicint:cic_Q|diff2[13]                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.210 ns                   ; 1.220 ns                 ;
; 1.016 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[13]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.082 ns                   ; 1.098 ns                 ;
; 1.017 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[8]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.082 ns                   ; 1.099 ns                 ;
; 1.020 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[17]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.055 ns                   ; 1.075 ns                 ;
; 1.024 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[7]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.093 ns                   ; 1.117 ns                 ;
; 1.034 ns                                ; cicint:cic_Q|cic_pipeline1[6]                                                                                                   ; cicint:cic_Q|diff2[6]                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.015 ns                   ; 1.049 ns                 ;
; 1.034 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[17]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.017 ns                   ; 1.051 ns                 ;
; 1.035 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                            ; cordic:rx_cordic|PHstage0[7]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; -0.032 ns                  ; 1.003 ns                 ;
; 1.041 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.043 ns                 ;
; 1.042 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.044 ns                 ;
; 1.042 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]             ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.044 ns                 ;
; 1.047 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[17]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.050 ns                 ;
; 1.047 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]              ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.050 ns                 ;
; 1.048 ns                                ; cicint:cic_Q|cic_pipeline1[3]                                                                                                   ; cicint:cic_Q|diff2[3]                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.015 ns                   ; 1.063 ns                 ;
; 1.053 ns                                ; cicint:cic_Q|section_out9[49]                                                                                                   ; cicint:cic_Q|section_out9[49]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.055 ns                 ;
; 1.054 ns                                ; cicint:cic_Q|cic_pipeline3[7]                                                                                                   ; cicint:cic_Q|diff4[7]                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.057 ns                 ;
; 1.054 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[19]                                                                            ; cordic:rx_cordic|PHstage0[3]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.037 ns                   ; 1.091 ns                 ;
; 1.057 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[16]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[16]                                                        ; clock      ; clock    ; 0.000 ns                   ; -0.003 ns                  ; 1.054 ns                 ;
; 1.059 ns                                ; cicint:cic_Q|cic_pipeline1[16]                                                                                                  ; cicint:cic_Q|diff2[17]                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.061 ns                 ;
; 1.062 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]              ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.065 ns                 ;
; 1.062 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[7]              ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.065 ns                 ;
; 1.063 ns                                ; cicint:cic_Q|input_register[12]                                                                                                 ; cicint:cic_Q|diff1[12]                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.000 ns                   ; 1.063 ns                 ;
; 1.064 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[6]              ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.067 ns                 ;
; 1.068 ns                                ; cordic:rx_cordic|PHstage0[14]                                                                                                   ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 1.076 ns                 ;
; 1.076 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[16]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.427 ns                   ; 1.503 ns                 ;
; 1.103 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[17]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.373 ns                   ; 1.476 ns                 ;
; 1.109 ns                                ; cicint:cic_Q|cic_pipeline3[17]                                                                                                  ; cicint:cic_Q|diff4[17]                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.098 ns                   ; 1.207 ns                 ;
; 1.109 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                            ; cordic:rx_cordic|PHstage0[8]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; -0.032 ns                  ; 1.077 ns                 ;
; 1.114 ns                                ; cicint:cic_Q|cic_pipeline3[13]                                                                                                  ; cicint:cic_Q|diff4[13]                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.098 ns                   ; 1.212 ns                 ;
; 1.117 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[28]                                                                            ; cordic:rx_cordic|PHstage0[12]                                                                                ; clock      ; clock    ; 0.000 ns                   ; -0.032 ns                  ; 1.085 ns                 ;
; 1.118 ns                                ; cicint:cic_Q|cic_pipeline3[15]                                                                                                  ; cicint:cic_Q|diff4[15]                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.098 ns                   ; 1.216 ns                 ;
; 1.119 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                            ; cordic:rx_cordic|PHstage0[6]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; -0.032 ns                  ; 1.087 ns                 ;
; 1.124 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]             ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.126 ns                 ;
; 1.125 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[4]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[4]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.374 ns                   ; 1.499 ns                 ;
; 1.126 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.128 ns                 ;
; 1.126 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[9]              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.128 ns                 ;
; 1.129 ns                                ; cordic:rx_cordic|PHstage0[2]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[2]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.131 ns                 ;
; 1.130 ns                                ; cordic:rx_cordic|PHstage0[1]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[1]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.132 ns                 ;
; 1.130 ns                                ; cordic:rx_cordic|PHstage0[10]                                                                                                   ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[10]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.132 ns                 ;
; 1.131 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[1]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[1]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.133 ns                 ;
; 1.133 ns                                ; cicint:cic_Q|cic_pipeline3[0]                                                                                                   ; cicint:cic_Q|diff4[0]                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.136 ns                 ;
; 1.133 ns                                ; cordic:rx_cordic|PHstage0[12]                                                                                                   ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[12]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.135 ns                 ;
; 1.135 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[10]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[10]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.374 ns                   ; 1.509 ns                 ;
; 1.136 ns                                ; cordic:rx_cordic|PHstage0[8]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[8]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.138 ns                 ;
; 1.137 ns                                ; cordic:rx_cordic|PHstage0[6]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[6]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.139 ns                 ;
; 1.137 ns                                ; cordic:rx_cordic|PHstage0[7]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[7]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.139 ns                 ;
; 1.140 ns                                ; cicint:cic_Q|section_out10[44]                                                                                                  ; cicint:cic_Q|output_register[0]                                                                              ; clock      ; clock    ; 0.000 ns                   ; 0.502 ns                   ; 1.642 ns                 ;
; 1.144 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]              ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.147 ns                 ;
; 1.147 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[7]              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.149 ns                 ;
; 1.150 ns                                ; Q_PWM_accumulator[9]                                                                                                            ; Q_PWM_accumulator[9]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.152 ns                 ;
; 1.150 ns                                ; I_PWM_accumulator[9]                                                                                                            ; I_PWM_accumulator[9]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.152 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.153 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[5]              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.155 ns                 ;
; 1.153 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[6]              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.155 ns                 ;
; 1.155 ns                                ; cicint:cic_Q|section_out8[5]                                                                                                    ; cicint:cic_Q|section_out8[5]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; cicint:cic_Q|section_out10[15]                                                                                                  ; cicint:cic_Q|section_out10[15]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; cicint:cic_Q|section_out7[17]                                                                                                   ; cicint:cic_Q|section_out7[17]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out10[0]                                                                                                   ; cicint:cic_Q|section_out10[0]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out10[7]                                                                                                   ; cicint:cic_Q|section_out10[7]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out10[9]                                                                                                   ; cicint:cic_Q|section_out10[9]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out8[9]                                                                                                    ; cicint:cic_Q|section_out8[9]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out10[21]                                                                                                  ; cicint:cic_Q|section_out10[21]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out10[25]                                                                                                  ; cicint:cic_Q|section_out10[25]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out8[25]                                                                                                   ; cicint:cic_Q|section_out8[25]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out10[43]                                                                                                  ; cicint:cic_Q|section_out10[43]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.158 ns                                ; cicint:cic_Q|section_out7[15]                                                                                                   ; cicint:cic_Q|section_out7[15]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; cicint:cic_Q|section_out9[41]                                                                                                   ; cicint:cic_Q|section_out9[41]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; cicint:cic_Q|section_out10[47]                                                                                                  ; cicint:cic_Q|section_out10[47]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; cordic:rx_cordic|PHstage0[9]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[9]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; I_PWM_accumulator[8]                                                                                                            ; I_PWM_accumulator[8]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; cicint:cic_Q|diff2[8]                                                                                                           ; cicint:cic_Q|cic_pipeline2[8]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; cicint:cic_Q|section_out10[31]                                                                                                  ; cicint:cic_Q|section_out10[31]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Q_PWM_accumulator[1]                                                                                                            ; Q_PWM_accumulator[1]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; I_PWM_accumulator[1]                                                                                                            ; I_PWM_accumulator[1]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_Q|diff1[12]                                                                                                          ; cicint:cic_Q|cic_pipeline1[12]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[9]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[9]                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_Q|diff5[14]                                                                                                          ; cicint:cic_Q|cic_pipeline5[14]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_Q|section_out10[39]                                                                                                  ; cicint:cic_Q|section_out10[39]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_Q|output_register[11]                                                                                                ; cordic:rx_cordic|Qstage0[11]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[10]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[10]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[3]                                                                                                            ; Q_PWM_accumulator[3]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[5]                                                                                                            ; Q_PWM_accumulator[5]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[7]                                                                                                            ; Q_PWM_accumulator[7]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[15]                                                                                                           ; Q_PWM_accumulator[15]                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[3]                                                                                                            ; I_PWM_accumulator[3]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[5]                                                                                                            ; I_PWM_accumulator[5]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[7]                                                                                                            ; I_PWM_accumulator[7]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[15]                                                                                                           ; I_PWM_accumulator[15]                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[11]                                                                                                  ; cicint:cic_Q|section_out10[11]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[13]                                                                                                  ; cicint:cic_Q|section_out10[13]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[27]                                                                                                  ; cicint:cic_Q|section_out10[27]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[7]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[7]                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|diff4[11]                                                                                                          ; cicint:cic_Q|cic_pipeline4[11]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[29]                                                                                                  ; cicint:cic_Q|section_out10[29]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[13]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[13]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[15]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[15]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[41]                                                                                                  ; cicint:cic_Q|section_out10[41]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.162 ns                                ; cicint:cic_Q|diff4[4]                                                                                                           ; cicint:cic_Q|cic_pipeline4[4]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.164 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|section_out9[9]                                                                                                    ; cicint:cic_Q|section_out9[9]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|section_out8[13]                                                                                                   ; cicint:cic_Q|section_out8[13]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|diff4[2]                                                                                                           ; cicint:cic_Q|cic_pipeline4[2]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|diff5[2]                                                                                                           ; cicint:cic_Q|cic_pipeline5[2]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|diff2[9]                                                                                                           ; cicint:cic_Q|cic_pipeline2[9]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|section_out8[21]                                                                                                   ; cicint:cic_Q|section_out8[21]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|diff5[6]                                                                                                           ; cicint:cic_Q|cic_pipeline5[6]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|section_out6[11]                                                                                                   ; cicint:cic_Q|section_out6[11]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[5]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[5]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; reset_count[0]                                                                                                                  ; reset_count[1]                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 1.167 ns                 ;
; 1.163 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; Q_PWM_accumulator[8]                                                                                                            ; Q_PWM_accumulator[8]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out9[2]                                                                                                    ; cicint:cic_Q|section_out9[2]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out8[3]                                                                                                    ; cicint:cic_Q|section_out8[3]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out9[13]                                                                                                   ; cicint:cic_Q|section_out9[13]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out7[1]                                                                                                    ; cicint:cic_Q|section_out7[1]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out6[1]                                                                                                    ; cicint:cic_Q|section_out6[1]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out6[7]                                                                                                    ; cicint:cic_Q|section_out6[7]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out9[29]                                                                                                   ; cicint:cic_Q|section_out9[29]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out6[9]                                                                                                    ; cicint:cic_Q|section_out6[9]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out10[30]                                                                                                  ; cicint:cic_Q|section_out10[30]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out7[29]                                                                                                   ; cicint:cic_Q|section_out7[29]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out10[48]                                                                                                  ; cicint:cic_Q|section_out10[48]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out10[59]                                                                                                  ; cicint:cic_Q|section_out10[59]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; reset_count[4]                                                                                                                  ; reset_count[4]                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|section_out9[0]                                                                                                    ; cicint:cic_Q|section_out9[0]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|section_out9[6]                                                                                                    ; cicint:cic_Q|section_out9[6]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|section_out10[16]                                                                                                  ; cicint:cic_Q|section_out10[16]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|section_out9[22]                                                                                                   ; cicint:cic_Q|section_out9[22]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|diff2[15]                                                                                                          ; cicint:cic_Q|cic_pipeline2[15]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|section_out10[32]                                                                                                  ; cicint:cic_Q|section_out10[32]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|section_out10[34]                                                                                                  ; cicint:cic_Q|section_out10[34]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|section_out9[38]                                                                                                   ; cicint:cic_Q|section_out9[38]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; cicint:cic_Q|diff4[1]                                                                                                           ; cicint:cic_Q|cic_pipeline4[1]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; I_Data_in[2]                                                                                                                    ; I_PWM_accumulator[2]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; cicint:cic_Q|diff2[10]                                                                                                          ; cicint:cic_Q|cic_pipeline2[10]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; cicint:cic_Q|section_out7[16]                                                                                                   ; cicint:cic_Q|section_out7[16]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; cicint:cic_Q|diff3[14]                                                                                                          ; cicint:cic_Q|cic_pipeline3[14]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; cicint:cic_Q|section_out6[10]                                                                                                   ; cicint:cic_Q|section_out6[10]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; cicint:cic_Q|section_out8[29]                                                                                                   ; cicint:cic_Q|section_out8[29]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[17]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[17]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; cicint:cic_Q|section_out9[42]                                                                                                   ; cicint:cic_Q|section_out9[42]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; cicint:cic_Q|section_out10[46]                                                                                                  ; cicint:cic_Q|section_out10[46]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[13]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[13]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; cicint:cic_Q|diff3[2]                                                                                                           ; cicint:cic_Q|cic_pipeline3[2]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; cicint:cic_Q|section_out6[3]                                                                                                    ; cicint:cic_Q|section_out6[3]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; cicint:cic_Q|diff1[16]                                                                                                          ; cicint:cic_Q|cic_pipeline1[16]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; cicint:cic_Q|section_out8[37]                                                                                                   ; cicint:cic_Q|section_out8[37]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; cicint:cic_Q|section_out9[43]                                                                                                   ; cicint:cic_Q|section_out9[43]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; cordic:rx_cordic|Qstage0[7]                                                                                                     ; cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[7]                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; reset_count[6]                                                                                                                  ; reset_count[6]                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; Q_PWM_accumulator[10]                                                                                                           ; Q_PWM_accumulator[10]                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; I_PWM_accumulator[10]                                                                                                           ; I_PWM_accumulator[10]                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; cicint:cic_Q|section_out10[14]                                                                                                  ; cicint:cic_Q|section_out10[14]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; cicint:cic_Q|section_out8[19]                                                                                                   ; cicint:cic_Q|section_out8[19]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; cicint:cic_Q|section_out7[13]                                                                                                   ; cicint:cic_Q|section_out7[13]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; cicint:cic_Q|section_out6[5]                                                                                                    ; cicint:cic_Q|section_out6[5]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; cicint:cic_Q|diff1[16]                                                                                                          ; cicint:cic_Q|cic_pipeline1[15]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; cicint:cic_Q|section_out6[17]                                                                                                   ; cicint:cic_Q|section_out6[17]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; cicint:cic_Q|diff5[19]                                                                                                          ; cicint:cic_Q|cic_pipeline5[19]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; cicint:cic_Q|section_out8[35]                                                                                                   ; cicint:cic_Q|section_out8[35]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; cicint:cic_Q|section_out9[45]                                                                                                   ; cicint:cic_Q|section_out9[45]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[27]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[27]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; reset_count[8]                                                                                                                  ; reset_count[8]                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Q_PWM_accumulator[6]                                                                                                            ; Q_PWM_accumulator[6]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Q_PWM_accumulator[12]                                                                                                           ; Q_PWM_accumulator[12]                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; I_PWM_accumulator[6]                                                                                                            ; I_PWM_accumulator[6]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; I_PWM_accumulator[12]                                                                                                           ; I_PWM_accumulator[12]                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; cicint:cic_Q|section_out10[12]                                                                                                  ; cicint:cic_Q|section_out10[12]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; cicint:cic_Q|section_out10[28]                                                                                                  ; cicint:cic_Q|section_out10[28]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; cicint:cic_Q|diff4[17]                                                                                                          ; cicint:cic_Q|cic_pipeline4[17]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[14]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[14]                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; cicint:cic_Q|diff5[17]                                                                                                          ; cicint:cic_Q|cic_pipeline5[17]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; cicint:cic_Q|diff3[13]                                                                                                          ; cicint:cic_Q|cic_pipeline3[13]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; cicint:cic_Q|diff4[12]                                                                                                          ; cicint:cic_Q|cic_pipeline4[12]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; cicint:cic_Q|diff5[12]                                                                                                          ; cicint:cic_Q|cic_pipeline5[12]                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; cicint:cic_Q|section_out6[19]                                                                                                   ; cicint:cic_Q|section_out6[19]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; Q_Data_in[4]                                                                                                                    ; Q_PWM_accumulator[4]                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; cicint:cic_Q|section_out9[10]                                                                                                   ; cicint:cic_Q|section_out9[10]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; cicint:cic_Q|section_out7[0]                                                                                                    ; cicint:cic_Q|section_out7[0]                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; cicint:cic_Q|section_out8[12]                                                                                                   ; cicint:cic_Q|section_out8[12]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; cicint:cic_Q|section_out9[18]                                                                                                   ; cicint:cic_Q|section_out9[18]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; cicint:cic_Q|section_out9[25]                                                                                                   ; cicint:cic_Q|section_out9[25]                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock_8'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; fifo_enable                                                                                                    ; fifo_enable                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM[1]                                                                                                   ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; have_sync                                                                                                      ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[2]                                                                                                    ; AD_state[2]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[3]                                                                                                    ; AD_state[3]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[0]                                                                                                    ; AD_state[0]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.735 ns                                ; Q_PWM_temp[11]                                                                                                 ; Q_PWM[11]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.739 ns                                ; Q_PWM_temp[1]                                                                                                  ; Q_PWM[1]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.752 ns                                ; loop_counter[6]                                                                                                ; loop_counter[6]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; byte_count[6]                                                                                                  ; byte_count[6]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.771 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[2]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.773 ns                 ;
; 0.784 ns                                ; AD_state[2]                                                                                                    ; register[6]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.786 ns                 ;
; 0.785 ns                                ; AD_state[2]                                                                                                    ; register[15]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.787 ns                 ;
; 0.786 ns                                ; AD_state[2]                                                                                                    ; AD_state[3]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.788 ns                 ;
; 0.805 ns                                ; state_PWM[0]                                                                                                   ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.807 ns                 ;
; 0.938 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[9]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.940 ns                 ;
; 0.962 ns                                ; AD_state[3]                                                                                                    ; AD_state[1]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.964 ns                 ;
; 1.009 ns                                ; AD_state[0]                                                                                                    ; register[13]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.011 ns                 ;
; 1.012 ns                                ; AD_state[1]                                                                                                    ; register[6]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.014 ns                 ;
; 1.017 ns                                ; AD_state[1]                                                                                                    ; register[15]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.019 ns                 ;
; 1.034 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.089 ns                 ;
; 1.044 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.099 ns                 ;
; 1.050 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.105 ns                 ;
; 1.052 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.107 ns                 ;
; 1.062 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.117 ns                 ;
; 1.063 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[3]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 1.066 ns                 ;
; 1.063 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.118 ns                 ;
; 1.066 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[11]                                                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 1.069 ns                 ;
; 1.070 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[4]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 1.073 ns                 ;
; 1.072 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[6]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 1.075 ns                 ;
; 1.128 ns                                ; AD_state[3]                                                                                                    ; AD_state[2]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.130 ns                 ;
; 1.139 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[12]                                                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 1.142 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.163 ns                                ; AD_state[0]                                                                                                    ; register[15]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.177 ns                                ; byte_count[5]                                                                                                  ; byte_count[5]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.181 ns                                ; byte_count[1]                                                                                                  ; byte_count[1]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; byte_count[3]                                                                                                  ; byte_count[3]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.191 ns                                ; loop_counter[4]                                                                                                ; loop_counter[4]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; loop_counter[1]                                                                                                ; loop_counter[1]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.204 ns                                ; AD_state[3]                                                                                                    ; strobe                                                                                                                                                   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.211 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.233 ns                                ; loop_counter[5]                                                                                                ; loop_counter[5]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; byte_count[2]                                                                                                  ; byte_count[2]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; byte_count[4]                                                                                                  ; byte_count[4]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.236 ns                                ; byte_count[0]                                                                                                  ; byte_count[0]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.243 ns                                ; loop_counter[2]                                                                                                ; loop_counter[2]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.245 ns                                ; loop_counter[3]                                                                                                ; loop_counter[3]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.246 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; loop_counter[0]                                                                                                ; loop_counter[0]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.258 ns                                ; AD_state[2]                                                                                                    ; register[13]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.260 ns                 ;
; 1.269 ns                                ; AD_state[0]                                                                                                    ; AD_state[3]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.271 ns                 ;
; 1.303 ns                                ; AD_state[0]                                                                                                    ; strobe                                                                                                                                                   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.305 ns                 ;
; 1.306 ns                                ; AD_state[0]                                                                                                    ; register[6]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.308 ns                 ;
; 1.320 ns                                ; AD_state[1]                                                                                                    ; AD_state[2]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.322 ns                 ;
; 1.409 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[7]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 1.412 ns                 ;
; 1.415 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[1]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 1.418 ns                 ;
; 1.422 ns                                ; Q_PWM_temp[2]                                                                                                  ; Q_PWM[2]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.464 ns                 ;
; 1.424 ns                                ; AD_state[3]                                                                                                    ; AD_state[0]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.426 ns                 ;
; 1.425 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.480 ns                 ;
; 1.427 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.482 ns                 ;
; 1.429 ns                                ; Q_PWM_temp[6]                                                                                                  ; Q_PWM[6]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.471 ns                 ;
; 1.429 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.104 ns                   ; 1.533 ns                 ;
; 1.435 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.490 ns                 ;
; 1.436 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.082 ns                   ; 1.518 ns                 ;
; 1.438 ns                                ; Q_PWM_temp[0]                                                                                                  ; Q_PWM[0]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.480 ns                 ;
; 1.438 ns                                ; Q_PWM_temp[4]                                                                                                  ; Q_PWM[4]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.024 ns                   ; 1.462 ns                 ;
; 1.447 ns                                ; Q_PWM_temp[5]                                                                                                  ; Q_PWM[5]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.489 ns                 ;
; 1.447 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.502 ns                 ;
; 1.451 ns                                ; Q_PWM_temp[12]                                                                                                 ; Q_PWM[12]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.493 ns                 ;
; 1.452 ns                                ; Q_PWM_temp[8]                                                                                                  ; Q_PWM[8]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.494 ns                 ;
; 1.453 ns                                ; Q_PWM_temp[14]                                                                                                 ; Q_PWM[14]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.024 ns                   ; 1.477 ns                 ;
; 1.454 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.055 ns                   ; 1.509 ns                 ;
; 1.458 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.091 ns                   ; 1.549 ns                 ;
; 1.459 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.084 ns                   ; 1.543 ns                 ;
; 1.460 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.074 ns                   ; 1.534 ns                 ;
; 1.461 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.074 ns                   ; 1.535 ns                 ;
; 1.463 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.084 ns                   ; 1.547 ns                 ;
; 1.466 ns                                ; AD_state[1]                                                                                                    ; AD_state[3]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.468 ns                 ;
; 1.467 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.091 ns                   ; 1.558 ns                 ;
; 1.467 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.074 ns                   ; 1.541 ns                 ;
; 1.469 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.093 ns                   ; 1.562 ns                 ;
; 1.472 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.082 ns                   ; 1.554 ns                 ;
; 1.473 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.093 ns                   ; 1.566 ns                 ;
; 1.474 ns                                ; Q_PWM_temp[3]                                                                                                  ; Q_PWM[3]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.516 ns                 ;
; 1.475 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.104 ns                   ; 1.579 ns                 ;
; 1.475 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.074 ns                   ; 1.549 ns                 ;
; 1.476 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.082 ns                   ; 1.558 ns                 ;
; 1.476 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.082 ns                   ; 1.558 ns                 ;
; 1.476 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.093 ns                   ; 1.569 ns                 ;
; 1.478 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.091 ns                   ; 1.569 ns                 ;
; 1.478 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.065 ns                   ; 1.543 ns                 ;
; 1.479 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.104 ns                   ; 1.583 ns                 ;
; 1.479 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.084 ns                   ; 1.563 ns                 ;
; 1.480 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.104 ns                   ; 1.584 ns                 ;
; 1.481 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.084 ns                   ; 1.565 ns                 ;
; 1.483 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.091 ns                   ; 1.574 ns                 ;
; 1.483 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.065 ns                   ; 1.548 ns                 ;
; 1.486 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.091 ns                   ; 1.577 ns                 ;
; 1.491 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.093 ns                   ; 1.584 ns                 ;
; 1.491 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.093 ns                   ; 1.584 ns                 ;
; 1.493 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.065 ns                   ; 1.558 ns                 ;
; 1.502 ns                                ; AD_state[1]                                                                                                    ; register[13]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.504 ns                 ;
; 1.510 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.510 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.527 ns                                ; state_PWM[3]                                                                                                   ; state_PWM[3]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.529 ns                 ;
; 1.547 ns                                ; Q_PWM_temp[9]                                                                                                  ; Q_PWM[9]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.589 ns                 ;
; 1.558 ns                                ; AD_state[2]                                                                                                    ; strobe                                                                                                                                                   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.569 ns                                ; state_PWM[0]                                                                                                   ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.571 ns                 ;
; 1.577 ns                                ; Q_PWM_temp[15]                                                                                                 ; Q_PWM[15]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.619 ns                 ;
; 1.585 ns                                ; Q_PWM_temp[13]                                                                                                 ; Q_PWM[13]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.627 ns                 ;
; 1.588 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[10]                                                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 1.591 ns                 ;
; 1.591 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[8]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 1.594 ns                 ;
; 1.593 ns                                ; Q_PWM_temp[10]                                                                                                 ; Q_PWM[10]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.042 ns                   ; 1.635 ns                 ;
; 1.602 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[0]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 1.605 ns                 ;
; 1.610 ns                                ; Q_PWM_temp[7]                                                                                                  ; Q_PWM[7]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.024 ns                   ; 1.634 ns                 ;
; 1.656 ns                                ; byte_count[5]                                                                                                  ; byte_count[6]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.660 ns                                ; byte_count[1]                                                                                                  ; byte_count[2]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.662 ns                 ;
; 1.661 ns                                ; byte_count[3]                                                                                                  ; byte_count[4]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.664 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.664 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.670 ns                                ; loop_counter[1]                                                                                                ; loop_counter[2]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.672 ns                 ;
; 1.673 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.676 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.678 ns                 ;
; 1.713 ns                                ; byte_count[0]                                                                                                  ; byte_count[1]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.715 ns                 ;
; 1.713 ns                                ; loop_counter[5]                                                                                                ; loop_counter[6]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.715 ns                 ;
; 1.714 ns                                ; byte_count[2]                                                                                                  ; byte_count[3]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.715 ns                                ; byte_count[4]                                                                                                  ; byte_count[5]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.717 ns                 ;
; 1.723 ns                                ; loop_counter[2]                                                                                                ; loop_counter[3]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.724 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.724 ns                                ; loop_counter[0]                                                                                                ; loop_counter[1]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.725 ns                                ; loop_counter[3]                                                                                                ; loop_counter[4]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.727 ns                 ;
; 1.728 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.728 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.732 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.734 ns                 ;
; 1.746 ns                                ; byte_count[1]                                                                                                  ; byte_count[3]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.748 ns                 ;
; 1.747 ns                                ; byte_count[3]                                                                                                  ; byte_count[5]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.749 ns                 ;
; 1.750 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.750 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.756 ns                                ; loop_counter[1]                                                                                                ; loop_counter[3]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.758 ns                 ;
; 1.759 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.761 ns                 ;
; 1.762 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.764 ns                 ;
; 1.762 ns                                ; AD_state[2]                                                                                                    ; AD_state[1]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.764 ns                 ;
; 1.764 ns                                ; AD_state[2]                                                                                                    ; AD_state[0]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.766 ns                 ;
; 1.780 ns                                ; loop_counter[4]                                                                                                ; loop_counter[5]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.782 ns                 ;
; 1.794 ns                                ; AD_state[1]                                                                                                    ; strobe                                                                                                                                                   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.796 ns                 ;
; 1.797 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.074 ns                   ; 1.871 ns                 ;
; 1.797 ns                                ; state_PWM[0]                                                                                                   ; fifo_enable                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.799 ns                 ;
; 1.799 ns                                ; byte_count[0]                                                                                                  ; byte_count[2]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.801 ns                 ;
; 1.800 ns                                ; byte_count[2]                                                                                                  ; byte_count[4]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.802 ns                 ;
; 1.801 ns                                ; byte_count[4]                                                                                                  ; byte_count[6]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.803 ns                 ;
; 1.809 ns                                ; loop_counter[2]                                                                                                ; loop_counter[4]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.811 ns                 ;
; 1.810 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.812 ns                 ;
; 1.810 ns                                ; loop_counter[0]                                                                                                ; loop_counter[2]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.812 ns                 ;
; 1.814 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.814 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.818 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.820 ns                 ;
; 1.820 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.104 ns                   ; 1.924 ns                 ;
; 1.820 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.074 ns                   ; 1.894 ns                 ;
; 1.821 ns                                ; state_PWM[0]                                                                                                   ; state_PWM[2]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.823 ns                 ;
; 1.823 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.065 ns                   ; 1.888 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.828 ns                 ;
; 1.827 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.082 ns                   ; 1.909 ns                 ;
; 1.828 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.091 ns                   ; 1.919 ns                 ;
; 1.829 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.104 ns                   ; 1.933 ns                 ;
; 1.829 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.093 ns                   ; 1.922 ns                 ;
; 1.832 ns                                ; byte_count[1]                                                                                                  ; byte_count[4]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.834 ns                 ;
; 1.833 ns                                ; byte_count[3]                                                                                                  ; byte_count[6]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.835 ns                 ;
; 1.836 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.838 ns                 ;
; 1.836 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.082 ns                   ; 1.918 ns                 ;
; 1.836 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.084 ns                   ; 1.920 ns                 ;
; 1.838 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.074 ns                   ; 1.912 ns                 ;
; 1.838 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.084 ns                   ; 1.922 ns                 ;
; 1.842 ns                                ; loop_counter[1]                                                                                                ; loop_counter[4]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.844 ns                 ;
; 1.843 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.093 ns                   ; 1.936 ns                 ;
; 1.844 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.074 ns                   ; 1.918 ns                 ;
; 1.845 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.847 ns                 ;
; 1.845 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.065 ns                   ; 1.910 ns                 ;
; 1.845 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.065 ns                   ; 1.910 ns                 ;
; 1.846 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.848 ns                 ;
; 1.847 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.082 ns                   ; 1.929 ns                 ;
; 1.848 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.850 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                            ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; SLEN                                                                                                                            ; SLEN                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                       ; SLOE~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                       ; SLRD~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                   ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                     ; state_FX[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.765 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.767 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.770 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.778 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|rdptr_g[8]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.780 ns                 ;
; 0.965 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.967 ns                 ;
; 1.018 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.114 ns                 ;
; 1.020 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.116 ns                 ;
; 1.022 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.118 ns                 ;
; 1.026 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.122 ns                 ;
; 1.031 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.127 ns                 ;
; 1.051 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|rdptr_g[10]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.051 ns                 ;
; 1.057 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|rdptr_g[11]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.057 ns                 ;
; 1.066 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[3]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.070 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.072 ns                 ;
; 1.071 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[8]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.073 ns                 ;
; 1.073 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.075 ns                 ;
; 1.074 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[7]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.076 ns                 ;
; 1.088 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[2]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.090 ns                 ;
; 1.119 ns                                ; state_FX[0]                                                                                                                     ; SLRD~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.121 ns                 ;
; 1.120 ns                                ; state_FX[0]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.122 ns                 ;
; 1.154 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.156 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.164 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.184 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[7]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.197 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.198 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.219 ns                                ; state_FX[2]                                                                                                                     ; SLOE~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; state_FX[2]                                                                                                                     ; SLEN                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.230 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.237 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.250 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.250 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.255 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.260 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.261 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.265 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.267 ns                 ;
; 1.270 ns                                ; state_FX[0]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.272 ns                 ;
; 1.277 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[5]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.298 ns                 ;
; 1.294 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[4]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.315 ns                 ;
; 1.299 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[3]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.320 ns                 ;
; 1.299 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[5]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.320 ns                 ;
; 1.376 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|previous_wrfull                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.001 ns                  ; 1.375 ns                 ;
; 1.387 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.483 ns                 ;
; 1.388 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.484 ns                 ;
; 1.396 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[4]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.402 ns                 ;
; 1.396 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.020 ns                   ; 1.416 ns                 ;
; 1.397 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[11]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.020 ns                   ; 1.417 ns                 ;
; 1.398 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.400 ns                 ;
; 1.401 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.115 ns                   ; 1.516 ns                 ;
; 1.408 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.115 ns                   ; 1.523 ns                 ;
; 1.409 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.115 ns                   ; 1.524 ns                 ;
; 1.413 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.509 ns                 ;
; 1.414 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.124 ns                   ; 1.538 ns                 ;
; 1.415 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.115 ns                   ; 1.530 ns                 ;
; 1.417 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.422 ns                 ;
; 1.419 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.124 ns                   ; 1.543 ns                 ;
; 1.420 ns                                ; state_FX[1]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.422 ns                 ;
; 1.423 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[11]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.429 ns                 ;
; 1.423 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.519 ns                 ;
; 1.423 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.124 ns                   ; 1.547 ns                 ;
; 1.424 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[12]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.430 ns                 ;
; 1.424 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.520 ns                 ;
; 1.425 ns                                ; state_FX[1]                                                                                                                     ; SLOE~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.427 ns                 ;
; 1.426 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[11]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.432 ns                 ;
; 1.435 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.115 ns                   ; 1.550 ns                 ;
; 1.440 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|rdptr_g[9]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.440 ns                 ;
; 1.443 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.445 ns                 ;
; 1.445 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[3]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.451 ns                 ;
; 1.451 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.556 ns                 ;
; 1.451 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.086 ns                   ; 1.537 ns                 ;
; 1.453 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.086 ns                   ; 1.539 ns                 ;
; 1.456 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.561 ns                 ;
; 1.460 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.122 ns                   ; 1.582 ns                 ;
; 1.463 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.113 ns                   ; 1.576 ns                 ;
; 1.469 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.122 ns                   ; 1.591 ns                 ;
; 1.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.575 ns                 ;
; 1.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.086 ns                   ; 1.556 ns                 ;
; 1.474 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.476 ns                 ;
; 1.475 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.113 ns                   ; 1.588 ns                 ;
; 1.479 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.584 ns                 ;
; 1.480 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.113 ns                   ; 1.593 ns                 ;
; 1.480 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.086 ns                   ; 1.566 ns                 ;
; 1.481 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.577 ns                 ;
; 1.484 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.113 ns                   ; 1.597 ns                 ;
; 1.489 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.594 ns                 ;
; 1.494 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.113 ns                   ; 1.607 ns                 ;
; 1.497 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.499 ns                 ;
; 1.509 ns                                ; state_FX[0]                                                                                                                     ; state_FX[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.511 ns                 ;
; 1.512 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.513 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.515 ns                 ;
; 1.513 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.534 ns                 ;
; 1.513 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[8]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.534 ns                 ;
; 1.513 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[8]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.534 ns                 ;
; 1.516 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[6]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.537 ns                 ;
; 1.520 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.522 ns                 ;
; 1.526 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[2]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.547 ns                 ;
; 1.528 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.530 ns                 ;
; 1.535 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.537 ns                 ;
; 1.546 ns                                ; state_FX[2]                                                                                                                     ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.548 ns                 ;
; 1.546 ns                                ; state_FX[3]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.548 ns                 ;
; 1.549 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[4]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.551 ns                 ;
; 1.550 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[3]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.552 ns                 ;
; 1.551 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[5]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.553 ns                 ;
; 1.551 ns                                ; state_FX[2]                                                                                                                     ; SLRD~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.553 ns                 ;
; 1.552 ns                                ; state_FX[2]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.554 ns                 ;
; 1.553 ns                                ; state_FX[3]                                                                                                                     ; SLWR~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.574 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.576 ns                 ;
; 1.578 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[4]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.580 ns                 ;
; 1.582 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[3]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.584 ns                 ;
; 1.588 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[9]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.593 ns                 ;
; 1.592 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[7]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.598 ns                 ;
; 1.614 ns                                ; state_FX[1]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.616 ns                 ;
; 1.622 ns                                ; state_FX[1]                                                                                                                     ; FIFO_ADR[1]~reg0                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.624 ns                 ;
; 1.623 ns                                ; state_FX[1]                                                                                                                     ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.625 ns                 ;
; 1.632 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[0]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.023 ns                   ; 1.655 ns                 ;
; 1.637 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.645 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[11]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.020 ns                   ; 1.665 ns                 ;
; 1.650 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[4]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.652 ns                 ;
; 1.655 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[10]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.660 ns                 ;
; 1.656 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[5]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.664 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.667 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.669 ns                 ;
; 1.673 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.678 ns                 ;
; 1.673 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.674 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; 1.677 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.679 ns                 ;
; 1.678 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.680 ns                 ;
; 1.683 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.685 ns                 ;
; 1.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.705 ns                 ;
; 1.690 ns                                ; state_FX[0]                                                                                                                     ; SLWR~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.692 ns                 ;
; 1.691 ns                                ; state_FX[0]                                                                                                                     ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.693 ns                 ;
; 1.704 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[1]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.725 ns                 ;
; 1.717 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.021 ns                   ; 1.738 ns                 ;
; 1.719 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.721 ns                 ;
; 1.723 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.724 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.728 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.728 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.728 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.732 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.734 ns                 ;
; 1.732 ns                                ; state_FX[2]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.734 ns                 ;
; 1.736 ns                                ; state_FX[2]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.738 ns                 ;
; 1.737 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.739 ns                 ;
; 1.741 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.742 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|rdptr_g[2]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.030 ns                   ; 1.772 ns                 ;
; 1.750 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.753 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.755 ns                 ;
; 1.755 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[7]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.757 ns                 ;
; 1.756 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[8]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.758 ns                 ;
; 1.757 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.759 ns                 ;
; 1.759 ns                                ; state_FX[1]                                                                                                                     ; SLEN                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.761 ns                 ;
; 1.759 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.761 ns                 ;
; 1.759 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.761 ns                 ;
; 1.760 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.762 ns                 ;
; 1.762 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|previous_wrfull                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.001 ns                  ; 1.761 ns                 ;
; 1.763 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.765 ns                 ;
; 1.764 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.766 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+------------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To              ; To Clock ;
+-------+--------------+------------+------------+-----------------+----------+
; N/A   ; None         ; 6.919 ns   ; FLAGC      ; SLWR~reg0       ; IFCLK    ;
; N/A   ; None         ; 6.182 ns   ; FLAGA      ; state_FX[0]     ; IFCLK    ;
; N/A   ; None         ; 5.759 ns   ; FLAGC      ; state_FX[1]     ; IFCLK    ;
; N/A   ; None         ; 5.755 ns   ; FLAGC      ; state_FX[0]     ; IFCLK    ;
; N/A   ; None         ; 5.753 ns   ; FLAGA      ; SLOE~reg0       ; IFCLK    ;
; N/A   ; None         ; 5.489 ns   ; FLAGC      ; Tx_read_clock   ; IFCLK    ;
; N/A   ; None         ; 5.301 ns   ; FLAGA      ; state_FX[2]     ; IFCLK    ;
; N/A   ; None         ; 5.261 ns   ; FLAGC      ; SLEN            ; IFCLK    ;
; N/A   ; None         ; 5.212 ns   ; FX2_FD[9]  ; Rx_register[1]  ; IFCLK    ;
; N/A   ; None         ; 4.889 ns   ; FX2_FD[13] ; Rx_register[5]  ; IFCLK    ;
; N/A   ; None         ; 4.864 ns   ; FX2_FD[8]  ; Rx_register[0]  ; IFCLK    ;
; N/A   ; None         ; 4.862 ns   ; FX2_FD[3]  ; Rx_register[11] ; IFCLK    ;
; N/A   ; None         ; 4.782 ns   ; FX2_FD[12] ; Rx_register[4]  ; IFCLK    ;
; N/A   ; None         ; 4.772 ns   ; FX2_FD[11] ; Rx_register[3]  ; IFCLK    ;
; N/A   ; None         ; 4.766 ns   ; FX2_FD[15] ; Rx_register[7]  ; IFCLK    ;
; N/A   ; None         ; 4.733 ns   ; FX2_FD[14] ; Rx_register[6]  ; IFCLK    ;
; N/A   ; None         ; 4.732 ns   ; FX2_FD[10] ; Rx_register[2]  ; IFCLK    ;
; N/A   ; None         ; 4.668 ns   ; FX2_FD[0]  ; Rx_register[8]  ; IFCLK    ;
; N/A   ; None         ; 4.664 ns   ; FX2_FD[1]  ; Rx_register[9]  ; IFCLK    ;
; N/A   ; None         ; 4.663 ns   ; FX2_FD[2]  ; Rx_register[10] ; IFCLK    ;
; N/A   ; None         ; 4.625 ns   ; FX2_FD[5]  ; Rx_register[13] ; IFCLK    ;
; N/A   ; None         ; 4.620 ns   ; FX2_FD[4]  ; Rx_register[12] ; IFCLK    ;
; N/A   ; None         ; 4.611 ns   ; FX2_FD[6]  ; Rx_register[14] ; IFCLK    ;
; N/A   ; None         ; 4.604 ns   ; FX2_FD[7]  ; Rx_register[15] ; IFCLK    ;
+-------+--------------+------------+------------+-----------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 15.759 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 15.738 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 15.720 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 15.421 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 15.378 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 15.308 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 15.304 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 15.289 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 15.229 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 15.161 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.940 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.834 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.732 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[6]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.711 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.685 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.668 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.650 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.480 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]   ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 14.305 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.234 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.186 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 14.025 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]   ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 13.877 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 13.817 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]   ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 13.817 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 13.775 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[0]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 13.700 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]   ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 13.667 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 13.623 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 13.607 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]   ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 13.603 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]   ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 13.443 ns  ; state_PWM[2]                                                                                                                    ; FPGA_GPIO8  ; clock      ;
; N/A   ; None         ; 13.237 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A   ; None         ; 12.882 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]   ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 12.827 ns  ; state_PWM[3]                                                                                                                    ; FPGA_GPIO10 ; clock      ;
; N/A   ; None         ; 12.688 ns  ; state_PWM[1]                                                                                                                    ; FPGA_GPIO6  ; clock      ;
; N/A   ; None         ; 12.521 ns  ; have_sync                                                                                                                       ; DEBUG_LED0  ; clock      ;
; N/A   ; None         ; 12.445 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]   ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 12.216 ns  ; fifo_enable                                                                                                                     ; FPGA_GPIO3  ; clock      ;
; N/A   ; None         ; 12.206 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_297:rdfull_reg|dffpipe_s98:dffpipe7|dffe8a[0] ; FPGA_GPIO9  ; clock      ;
; N/A   ; None         ; 11.854 ns  ; state_PWM[0]                                                                                                                    ; FPGA_GPIO4  ; clock      ;
; N/A   ; None         ; 11.583 ns  ; clock_8                                                                                                                         ; FPGA_GPIO5  ; clock      ;
; N/A   ; None         ; 11.182 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]  ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.172 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]  ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 11.146 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]   ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 11.141 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]   ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.841 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]  ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 10.841 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]  ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 10.811 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]  ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 10.797 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]  ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 9.840 ns   ; cicint:cic_Q|ce_out_reg                                                                                                         ; DEBUG_LED2  ; clock      ;
; N/A   ; None         ; 9.722 ns   ; I_PWM_accumulator[16]                                                                                                           ; FPGA_GPIO14 ; clock      ;
; N/A   ; None         ; 9.574 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[16]                                                                           ; DAC[13]     ; clock      ;
; N/A   ; None         ; 9.369 ns   ; SLRD~reg0                                                                                                                       ; FPGA_GPIO2  ; IFCLK      ;
; N/A   ; None         ; 9.212 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]                                                                            ; DAC[3]      ; clock      ;
; N/A   ; None         ; 9.180 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[7]                                                                            ; DAC[4]      ; clock      ;
; N/A   ; None         ; 9.172 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[5]                                                                            ; DAC[2]      ; clock      ;
; N/A   ; None         ; 9.160 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[13]                                                                           ; DAC[10]     ; clock      ;
; N/A   ; None         ; 9.160 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[8]                                                                            ; DAC[5]      ; clock      ;
; N/A   ; None         ; 9.155 ns   ; PWM_clock                                                                                                                       ; FPGA_GPIO1  ; clock      ;
; N/A   ; None         ; 9.135 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[14]                                                                           ; DAC[11]     ; clock      ;
; N/A   ; None         ; 9.133 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[15]                                                                           ; DAC[12]     ; clock      ;
; N/A   ; None         ; 9.118 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[11]                                                                           ; DAC[8]      ; clock      ;
; N/A   ; None         ; 9.113 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[4]                                                                            ; DAC[1]      ; clock      ;
; N/A   ; None         ; 9.104 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[12]                                                                           ; DAC[9]      ; clock      ;
; N/A   ; None         ; 9.080 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[9]                                                                            ; DAC[6]      ; clock      ;
; N/A   ; None         ; 9.075 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[10]                                                                           ; DAC[7]      ; clock      ;
; N/A   ; None         ; 9.031 ns   ; SLEN                                                                                                                            ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 9.031 ns   ; SLEN                                                                                                                            ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 9.031 ns   ; SLEN                                                                                                                            ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 9.011 ns   ; SLEN                                                                                                                            ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.982 ns   ; Q_PWM_accumulator[16]                                                                                                           ; FPGA_GPIO16 ; clock      ;
; N/A   ; None         ; 8.730 ns   ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[0]      ; clock      ;
; N/A   ; None         ; 8.574 ns   ; SLEN                                                                                                                            ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.564 ns   ; SLEN                                                                                                                            ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.544 ns   ; SLEN                                                                                                                            ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.540 ns   ; SLEN                                                                                                                            ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.540 ns   ; SLEN                                                                                                                            ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.307 ns   ; SLEN                                                                                                                            ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.297 ns   ; SLEN                                                                                                                            ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.287 ns   ; SLEN                                                                                                                            ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.277 ns   ; SLEN                                                                                                                            ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.159 ns   ; SLEN                                                                                                                            ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.159 ns   ; SLEN                                                                                                                            ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.159 ns   ; SLEN                                                                                                                            ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.034 ns   ; SLOE~reg0                                                                                                                       ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.673 ns   ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.633 ns   ; SLRD~reg0                                                                                                                       ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.324 ns   ; SLWR~reg0                                                                                                                       ; SLWR        ; IFCLK      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+-------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To         ;
+-------+-------------------+-----------------+-------+------------+
; N/A   ; None              ; 11.538 ns       ; FLAGA ; DEBUG_LED3 ;
; N/A   ; None              ; 10.439 ns       ; FLAGC ; DEBUG_LED1 ;
+-------+-------------------+-----------------+-------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+------------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To              ; To Clock ;
+---------------+-------------+-----------+------------+-----------------+----------+
; N/A           ; None        ; -4.338 ns ; FX2_FD[7]  ; Rx_register[15] ; IFCLK    ;
; N/A           ; None        ; -4.345 ns ; FX2_FD[6]  ; Rx_register[14] ; IFCLK    ;
; N/A           ; None        ; -4.354 ns ; FX2_FD[4]  ; Rx_register[12] ; IFCLK    ;
; N/A           ; None        ; -4.359 ns ; FX2_FD[5]  ; Rx_register[13] ; IFCLK    ;
; N/A           ; None        ; -4.397 ns ; FX2_FD[2]  ; Rx_register[10] ; IFCLK    ;
; N/A           ; None        ; -4.398 ns ; FX2_FD[1]  ; Rx_register[9]  ; IFCLK    ;
; N/A           ; None        ; -4.402 ns ; FX2_FD[0]  ; Rx_register[8]  ; IFCLK    ;
; N/A           ; None        ; -4.466 ns ; FX2_FD[10] ; Rx_register[2]  ; IFCLK    ;
; N/A           ; None        ; -4.467 ns ; FX2_FD[14] ; Rx_register[6]  ; IFCLK    ;
; N/A           ; None        ; -4.500 ns ; FX2_FD[15] ; Rx_register[7]  ; IFCLK    ;
; N/A           ; None        ; -4.506 ns ; FX2_FD[11] ; Rx_register[3]  ; IFCLK    ;
; N/A           ; None        ; -4.516 ns ; FX2_FD[12] ; Rx_register[4]  ; IFCLK    ;
; N/A           ; None        ; -4.596 ns ; FX2_FD[3]  ; Rx_register[11] ; IFCLK    ;
; N/A           ; None        ; -4.598 ns ; FX2_FD[8]  ; Rx_register[0]  ; IFCLK    ;
; N/A           ; None        ; -4.623 ns ; FX2_FD[13] ; Rx_register[5]  ; IFCLK    ;
; N/A           ; None        ; -4.946 ns ; FX2_FD[9]  ; Rx_register[1]  ; IFCLK    ;
; N/A           ; None        ; -4.995 ns ; FLAGC      ; SLEN            ; IFCLK    ;
; N/A           ; None        ; -5.035 ns ; FLAGA      ; state_FX[2]     ; IFCLK    ;
; N/A           ; None        ; -5.223 ns ; FLAGC      ; Tx_read_clock   ; IFCLK    ;
; N/A           ; None        ; -5.487 ns ; FLAGA      ; SLOE~reg0       ; IFCLK    ;
; N/A           ; None        ; -5.489 ns ; FLAGC      ; state_FX[0]     ; IFCLK    ;
; N/A           ; None        ; -5.493 ns ; FLAGC      ; state_FX[1]     ; IFCLK    ;
; N/A           ; None        ; -5.916 ns ; FLAGA      ; state_FX[0]     ; IFCLK    ;
; N/A           ; None        ; -6.653 ns ; FLAGC      ; SLWR~reg0       ; IFCLK    ;
+---------------+-------------+-----------+------------+-----------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Clock Settings  ; Rx fifo ;                  ; Rx_clock                      ;             ; No element named Rx_clock was found in the netlist   ;
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe12|dffe13a ; dcfifo_6bf1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; delayed_wrptr_g  ; rs_dgwp|dffpipe6|dffe7a       ; dcfifo_pre1 ; Node named delayed_wrptr_g removed during synthesis  ;
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe8|dffe9a   ; dcfifo_pre1 ; Node named previous_rdempty removed during synthesis ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Thu Jan 18 21:38:49 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Warning: Clock Setting "Rx fifo" is unassigned
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "cicint:cic_Q|ce_out_reg" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "PWM_count[2]" as buffer
    Info: Detected ripple clock "data_flag" as buffer
Info: Found timing assignments -- calculating delays
Info: Using auto detected offset of 4.56 ns between base clock "clock" and derived clock "clock_8" because no offset is specified
Info: Slack time is -714 ps for clock "clock" between source register "cic_q[0]" and destination register "cicint:cic_Q|input_register[0]"
    Info: Fmax is 87.5 MHz (period= 11.428 ns)
    Info: + Largest register to register requirement is 0.037 ns
        Info: + Setup relationship between source and destination is 5.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 5.000 ns
                Info: Clock period of Source clock "clock" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.699 ns
            Info: + Shortest clock path from clock "clock" to destination register is 3.697 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1163; CLK Node = 'clock'
                Info: 2: + IC(2.057 ns) + CELL(0.666 ns) = 3.697 ns; Loc. = LCFF_X16_Y11_N23; Fanout = 3; REG Node = 'cicint:cic_Q|input_register[0]'
                Info: Total cell delay = 1.640 ns ( 44.36 % )
                Info: Total interconnect delay = 2.057 ns ( 55.64 % )
            Info: - Longest clock path from clock "clock" to source register is 8.396 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1163; CLK Node = 'clock'
                Info: 2: + IC(2.296 ns) + CELL(0.970 ns) = 4.240 ns; Loc. = LCFF_X13_Y15_N21; Fanout = 2; REG Node = 'cicint:cic_Q|ce_out_reg'
                Info: 3: + IC(2.592 ns) + CELL(0.000 ns) = 6.832 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'cicint:cic_Q|ce_out_reg~clkctrl'
                Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 8.396 ns; Loc. = LCFF_X16_Y11_N7; Fanout = 1; REG Node = 'cic_q[0]'
                Info: Total cell delay = 2.610 ns ( 31.09 % )
                Info: Total interconnect delay = 5.786 ns ( 68.91 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 0.751 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y11_N7; Fanout = 1; REG Node = 'cic_q[0]'
        Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X16_Y11_N22; Fanout = 1; COMB Node = 'cicint:cic_Q|input_register[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.751 ns; Loc. = LCFF_X16_Y11_N23; Fanout = 3; REG Node = 'cicint:cic_Q|input_register[0]'
        Info: Total cell delay = 0.314 ns ( 41.81 % )
        Info: Total interconnect delay = 0.437 ns ( 58.19 % )
Warning: Can't achieve timing requirement Clock Setup: 'clock' along 16 path(s). See Report window for details.
Info: Slack time is -400 ps for clock "clock_8" between source register "PWM_clock" and destination register "Q_PWM[11]"
    Info: + Largest register to register requirement is 2.815 ns
        Info: + Setup relationship between source and destination is 4.559 ns
            Info: + Latch edge is 4.559 ns
                Info: Clock period of Destination clock "clock_8" is 160.000 ns with inverted offset of 84.559 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.480 ns
            Info: + Shortest clock path from clock "clock_8" to destination register is 2.319 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; CLK Node = 'clock_8'
                Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 391; COMB Node = 'clock_8~clkctrl'
                Info: 3: + IC(0.889 ns) + CELL(0.666 ns) = 2.319 ns; Loc. = LCFF_X16_Y9_N23; Fanout = 1; REG Node = 'Q_PWM[11]'
                Info: Total cell delay = 0.666 ns ( 28.72 % )
                Info: Total interconnect delay = 1.653 ns ( 71.28 % )
            Info: - Longest clock path from clock "clock" to source register is 3.799 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1163; CLK Node = 'clock'
                Info: 2: + IC(2.159 ns) + CELL(0.666 ns) = 3.799 ns; Loc. = LCFF_X15_Y5_N31; Fanout = 11; REG Node = 'PWM_clock'
                Info: Total cell delay = 1.640 ns ( 43.17 % )
                Info: Total interconnect delay = 2.159 ns ( 56.83 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N31; Fanout = 11; REG Node = 'PWM_clock'
        Info: 2: + IC(0.490 ns) + CELL(0.206 ns) = 0.696 ns; Loc. = LCCOMB_X15_Y5_N26; Fanout = 2; COMB Node = 'Q_PWM[0]~3816'
        Info: 3: + IC(0.406 ns) + CELL(0.206 ns) = 1.308 ns; Loc. = LCCOMB_X15_Y5_N10; Fanout = 16; COMB Node = 'Q_PWM[0]~3817'
        Info: 4: + IC(1.052 ns) + CELL(0.855 ns) = 3.215 ns; Loc. = LCFF_X16_Y9_N23; Fanout = 1; REG Node = 'Q_PWM[11]'
        Info: Total cell delay = 1.267 ns ( 39.41 % )
        Info: Total interconnect delay = 1.948 ns ( 60.59 % )
Warning: Can't achieve timing requirement Clock Setup: 'clock_8' along 1 path(s). See Report window for details.
Info: Slack time is 2.015 ns for clock "IFCLK" between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11"
    Info: Fmax is 125.23 MHz (period= 7.985 ns)
    Info: + Largest register to memory requirement is 9.819 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "IFCLK" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.169 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 5.641 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G3; Fanout = 305; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.842 ns) + CELL(0.878 ns) = 5.641 ns; Loc. = M4K_X27_Y14; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11'
                Info: Total cell delay = 2.978 ns ( 52.79 % )
                Info: Total interconnect delay = 2.663 ns ( 47.21 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 5.472 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G3; Fanout = 305; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.885 ns) + CELL(0.666 ns) = 5.472 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 22; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]'
                Info: Total cell delay = 2.766 ns ( 50.55 % )
                Info: Total interconnect delay = 2.706 ns ( 49.45 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 7.804 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 22; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]'
        Info: 2: + IC(0.794 ns) + CELL(0.650 ns) = 1.444 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90'
        Info: 3: + IC(0.394 ns) + CELL(0.650 ns) = 2.488 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91'
        Info: 4: + IC(0.690 ns) + CELL(0.614 ns) = 3.792 ns; Loc. = LCCOMB_X12_Y9_N0; Fanout = 246; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(3.187 ns) + CELL(0.825 ns) = 7.804 ns; Loc. = M4K_X27_Y14; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11'
        Info: Total cell delay = 2.739 ns ( 35.10 % )
        Info: Total interconnect delay = 5.065 ns ( 64.90 % )
Info: Minimum slack time is 499 ps for clock "clock" between source register "reset_count[0]" and destination register "reset_count[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 3; REG Node = 'reset_count[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 1; COMB Node = 'reset_count[0]~377'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 3; REG Node = 'reset_count[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clock" to destination register is 3.719 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1163; CLK Node = 'clock'
                Info: 2: + IC(2.079 ns) + CELL(0.666 ns) = 3.719 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 3; REG Node = 'reset_count[0]'
                Info: Total cell delay = 1.640 ns ( 44.10 % )
                Info: Total interconnect delay = 2.079 ns ( 55.90 % )
            Info: - Shortest clock path from clock "clock" to source register is 3.719 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1163; CLK Node = 'clock'
                Info: 2: + IC(2.079 ns) + CELL(0.666 ns) = 3.719 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 3; REG Node = 'reset_count[0]'
                Info: Total cell delay = 1.640 ns ( 44.10 % )
                Info: Total interconnect delay = 2.079 ns ( 55.90 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "clock_8" between source register "fifo_enable" and destination register "fifo_enable"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N5; Fanout = 4; REG Node = 'fifo_enable'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y5_N4; Fanout = 1; COMB Node = 'fifo_enable~105'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y5_N5; Fanout = 4; REG Node = 'fifo_enable'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 84.559 ns
                Info: Clock period of Destination clock "clock_8" is 160.000 ns with inverted offset of 84.559 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 84.559 ns
                Info: Clock period of Source clock "clock_8" is 160.000 ns with inverted offset of 84.559 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clock_8" to destination register is 2.359 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; CLK Node = 'clock_8'
                Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 391; COMB Node = 'clock_8~clkctrl'
                Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.359 ns; Loc. = LCFF_X15_Y5_N5; Fanout = 4; REG Node = 'fifo_enable'
                Info: Total cell delay = 0.666 ns ( 28.23 % )
                Info: Total interconnect delay = 1.693 ns ( 71.77 % )
            Info: - Shortest clock path from clock "clock_8" to source register is 2.359 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; CLK Node = 'clock_8'
                Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 391; COMB Node = 'clock_8~clkctrl'
                Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.359 ns; Loc. = LCFF_X15_Y5_N5; Fanout = 4; REG Node = 'fifo_enable'
                Info: Total cell delay = 0.666 ns ( 28.23 % )
                Info: Total interconnect delay = 1.693 ns ( 71.77 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "SLEN" and destination register "SLEN"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 18; REG Node = 'SLEN'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y9_N0; Fanout = 1; COMB Node = 'SLEN~82'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 18; REG Node = 'SLEN'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 5.000 ns
                Info: Clock period of Destination clock "IFCLK" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 5.000 ns
                Info: Clock period of Source clock "IFCLK" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.803 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 18; REG Node = 'SLEN'
                Info: Total cell delay = 1.796 ns ( 64.07 % )
                Info: Total interconnect delay = 1.007 ns ( 35.93 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.803 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 18; REG Node = 'SLEN'
                Info: Total cell delay = 1.796 ns ( 64.07 % )
                Info: Total interconnect delay = 1.007 ns ( 35.93 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "SLWR~reg0" (data pin = "FLAGC", clock pin = "IFCLK") is 6.919 ns
    Info: + Longest pin to register delay is 9.762 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'
        Info: 2: + IC(5.995 ns) + CELL(0.615 ns) = 7.615 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 1; COMB Node = 'SLWR~317'
        Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 8.604 ns; Loc. = LCCOMB_X1_Y9_N16; Fanout = 1; COMB Node = 'SLWR~318'
        Info: 4: + IC(0.399 ns) + CELL(0.651 ns) = 9.654 ns; Loc. = LCCOMB_X1_Y9_N10; Fanout = 1; COMB Node = 'SLWR~320'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.762 ns; Loc. = LCFF_X1_Y9_N11; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 3.003 ns ( 30.76 % )
        Info: Total interconnect delay = 6.759 ns ( 69.24 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.803 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X1_Y9_N11; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 1.796 ns ( 64.07 % )
        Info: Total interconnect delay = 1.007 ns ( 35.93 % )
Info: tco from clock "IFCLK" to destination pin "FPGA_GPIO7" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]" is 15.759 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 5.472 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G3; Fanout = 305; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.885 ns) + CELL(0.666 ns) = 5.472 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 22; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]'
        Info: Total cell delay = 2.766 ns ( 50.55 % )
        Info: Total interconnect delay = 2.706 ns ( 49.45 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.983 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 22; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]'
        Info: 2: + IC(0.794 ns) + CELL(0.650 ns) = 1.444 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90'
        Info: 3: + IC(0.394 ns) + CELL(0.650 ns) = 2.488 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91'
        Info: 4: + IC(0.690 ns) + CELL(0.614 ns) = 3.792 ns; Loc. = LCCOMB_X12_Y9_N0; Fanout = 246; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(2.925 ns) + CELL(3.266 ns) = 9.983 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'FPGA_GPIO7'
        Info: Total cell delay = 5.180 ns ( 51.89 % )
        Info: Total interconnect delay = 4.803 ns ( 48.11 % )
Info: Longest tpd from source pin "FLAGA" to destination pin "DEBUG_LED3" is 11.538 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 4; PIN Node = 'FLAGA'
    Info: 2: + IC(7.438 ns) + CELL(3.116 ns) = 11.538 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
    Info: Total cell delay = 4.100 ns ( 35.53 % )
    Info: Total interconnect delay = 7.438 ns ( 64.47 % )
Info: th for register "Rx_register[15]" (data pin = "FX2_FD[7]", clock pin = "IFCLK") is -4.338 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 2.824 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.824 ns; Loc. = LCFF_X5_Y8_N17; Fanout = 1; REG Node = 'Rx_register[15]'
        Info: Total cell delay = 1.796 ns ( 63.60 % )
        Info: Total interconnect delay = 1.028 ns ( 36.40 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.468 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'FX2_FD[7]'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOC_X5_Y0_N2; Fanout = 1; COMB Node = 'FX2_FD[7]~8'
        Info: 3: + IC(6.150 ns) + CELL(0.206 ns) = 7.360 ns; Loc. = LCCOMB_X5_Y8_N16; Fanout = 1; COMB Node = 'Rx_register[15]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.468 ns; Loc. = LCFF_X5_Y8_N17; Fanout = 1; REG Node = 'Rx_register[15]'
        Info: Total cell delay = 1.318 ns ( 17.65 % )
        Info: Total interconnect delay = 6.150 ns ( 82.35 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Allocated 116 megabytes of memory during processing
    Info: Processing ended: Thu Jan 18 21:38:55 2007
    Info: Elapsed time: 00:00:06


