#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007010D8 .scope module, "dff" "dff" 2 7;
 .timescale 0 0;
v002EF7D8_0 .net "clk", 0 0, C4<z>; 0 drivers
v002EF830_0 .net "d", 0 0, C4<z>; 0 drivers
v002EF888_0 .var "q", 0 0;
v002EDF18_0 .var "qnot", 0 0;
E_00708798 .event posedge, v002EF7D8_0;
S_00701050 .scope module, "dff2" "dff2" 2 16;
 .timescale 0 0;
v002EDF70_0 .net "clear", 0 0, C4<z>; 0 drivers
v002EDFC8_0 .net "clk", 0 0, C4<z>; 0 drivers
v00716430_0 .net "d", 0 0, C4<z>; 0 drivers
v00716488_0 .net "preset", 0 0, C4<z>; 0 drivers
v007164E0_0 .var "q", 0 0;
v002EFD68_0 .var "qnot", 0 0;
E_007086F8 .event posedge, v00716488_0, v002EDF70_0, v002EDFC8_0;
S_00700FC8 .scope module, "principal" "principal" 3 23;
 .timescale 0 0;
v00745380_0 .var "clear", 0 0;
v007453D8_0 .var "preset", 5 0;
v00745430_0 .net "pulse", 0 0, v00745328_0; 1 drivers
v00745488_0 .net "s", 5 0, L_00746048; 1 drivers
v007454E0_0 .var "signal", 0 0;
S_00700A78 .scope module, "clk" "clock" 3 28, 4 5, S_00700FC8;
 .timescale 0 0;
v00745328_0 .var "clk", 0 0;
S_00700E30 .scope module, "dc1" "decadeCont6bits" 3 29, 3 7, S_00700FC8;
 .timescale 0 0;
L_00710620/0/0 .functor AND 1, L_00745900, L_00745958, L_007459B0, L_00745A08;
L_00710620/0/4 .functor AND 1, L_00745A60, L_00745AB8, C4<1>, C4<1>;
L_00710620 .functor NAND 1, L_00710620/0/0, L_00710620/0/4, C4<1>, C4<1>;
L_00710700 .functor NAND 1, L_00710620, v00745380_0, C4<1>, C4<1>;
RS_0071740C/0/0 .resolv tri, L_00745B10, L_00745C18, L_00745D78, L_00745ED8;
RS_0071740C/0/4 .resolv tri, L_00746868, L_007469C8, C4<zzzzzz>, C4<zzzzzz>;
RS_0071740C .resolv tri, RS_0071740C/0/0, RS_0071740C/0/4, C4<zzzzzz>, C4<zzzzzz>;
L_00746048 .functor BUFZ 6, RS_0071740C, C4<000000>, C4<000000>, C4<000000>;
v00744DD0_0 .net *"_s1", 0 0, L_00745900; 1 drivers
v00744E28_0 .net *"_s11", 0 0, L_00745AB8; 1 drivers
v00744E80_0 .net *"_s3", 0 0, L_00745958; 1 drivers
v00744ED8_0 .net *"_s5", 0 0, L_007459B0; 1 drivers
v00744F30_0 .net *"_s7", 0 0, L_00745A08; 1 drivers
v00744F88_0 .net *"_s9", 0 0, L_00745A60; 1 drivers
v00745010_0 .net "clear", 0 0, v00745380_0; 1 drivers
v00745068_0 .net "preset", 5 0, v007453D8_0; 1 drivers
v007450C0_0 .alias "pulse", 0 0, v00745430_0;
v00745118_0 .net8 "q", 5 0, RS_0071740C; 6 drivers
RS_00717424/0/0 .resolv tri, L_00745B68, L_00745C70, L_00745DD0, L_00745F30;
RS_00717424/0/4 .resolv tri, L_007468C0, L_00746A20, C4<zzzzzz>, C4<zzzzzz>;
RS_00717424 .resolv tri, RS_00717424/0/0, RS_00717424/0/4, C4<zzzzzz>, C4<zzzzzz>;
v00745170_0 .net8 "qnot", 5 0, RS_00717424; 6 drivers
v007451C8_0 .alias "s", 5 0, v00745488_0;
v00745220_0 .net "signal", 0 0, v007454E0_0; 1 drivers
v00745278_0 .net "w1", 0 0, L_00710620; 1 drivers
v007452D0_0 .net "w2", 0 0, L_00710700; 1 drivers
L_00745900 .part RS_00717424, 0, 1;
L_00745958 .part RS_0071740C, 1, 1;
L_007459B0 .part RS_00717424, 2, 1;
L_00745A08 .part RS_0071740C, 3, 1;
L_00745A60 .part RS_00717424, 4, 1;
L_00745AB8 .part RS_00717424, 5, 1;
L_00745B10 .part/pv v00744D20_0, 0, 1, 6;
L_00745B68 .part/pv v00744D78_0, 0, 1, 6;
L_00745BC0 .part v007453D8_0, 0, 1;
L_00745C18 .part/pv v00744AB8_0, 1, 1, 6;
L_00745C70 .part/pv v00744B10_0, 1, 1, 6;
L_00745CC8 .part RS_00717424, 0, 1;
L_00745D20 .part v007453D8_0, 1, 1;
L_00745D78 .part/pv v00744850_0, 2, 1, 6;
L_00745DD0 .part/pv v007448A8_0, 2, 1, 6;
L_00745E28 .part RS_00717424, 1, 1;
L_00745E80 .part v007453D8_0, 2, 1;
L_00745ED8 .part/pv v007445E8_0, 3, 1, 6;
L_00745F30 .part/pv v00744640_0, 3, 1, 6;
L_00745F88 .part RS_00717424, 2, 1;
L_00746810 .part v007453D8_0, 3, 1;
L_00746868 .part/pv v00744380_0, 4, 1, 6;
L_007468C0 .part/pv v007443D8_0, 4, 1, 6;
L_00746918 .part RS_00717424, 3, 1;
L_00746970 .part v007453D8_0, 4, 1;
L_007469C8 .part/pv v00744118_0, 5, 1, 6;
L_00746A20 .part/pv v00744170_0, 5, 1, 6;
L_00746A78 .part RS_00717424, 4, 1;
L_00746AD0 .part v007453D8_0, 5, 1;
S_00700B00 .scope module, "flip1" "jkff" 3 14, 2 93, S_00700E30;
 .timescale 0 0;
v00744B68_0 .alias "clear", 0 0, v007452D0_0;
v00744BC0_0 .alias "clk", 0 0, v00745430_0;
v00744C18_0 .alias "j", 0 0, v00745220_0;
v00744C70_0 .alias "k", 0 0, v00745220_0;
v00744CC8_0 .net "preset", 0 0, L_00745BC0; 1 drivers
v00744D20_0 .var "q", 0 0;
v00744D78_0 .var "qnot", 0 0;
E_00708BF8 .event posedge, v002EFDC0_0, v00744CC8_0, v00744BC0_0;
S_00700B88 .scope module, "flip2" "jkff" 3 15, 2 93, S_00700E30;
 .timescale 0 0;
v00744900_0 .alias "clear", 0 0, v007452D0_0;
v00744958_0 .net "clk", 0 0, L_00745CC8; 1 drivers
v007449B0_0 .alias "j", 0 0, v00745220_0;
v00744A08_0 .alias "k", 0 0, v00745220_0;
v00744A60_0 .net "preset", 0 0, L_00745D20; 1 drivers
v00744AB8_0 .var "q", 0 0;
v00744B10_0 .var "qnot", 0 0;
E_00708BD8 .event posedge, v002EFDC0_0, v00744A60_0, v00744958_0;
S_00700C10 .scope module, "flip3" "jkff" 3 16, 2 93, S_00700E30;
 .timescale 0 0;
v00744698_0 .alias "clear", 0 0, v007452D0_0;
v007446F0_0 .net "clk", 0 0, L_00745E28; 1 drivers
v00744748_0 .alias "j", 0 0, v00745220_0;
v007447A0_0 .alias "k", 0 0, v00745220_0;
v007447F8_0 .net "preset", 0 0, L_00745E80; 1 drivers
v00744850_0 .var "q", 0 0;
v007448A8_0 .var "qnot", 0 0;
E_00708718 .event posedge, v002EFDC0_0, v007447F8_0, v007446F0_0;
S_00700C98 .scope module, "flip4" "jkff" 3 17, 2 93, S_00700E30;
 .timescale 0 0;
v00744430_0 .alias "clear", 0 0, v007452D0_0;
v00744488_0 .net "clk", 0 0, L_00745F88; 1 drivers
v007444E0_0 .alias "j", 0 0, v00745220_0;
v00744538_0 .alias "k", 0 0, v00745220_0;
v00744590_0 .net "preset", 0 0, L_00746810; 1 drivers
v007445E8_0 .var "q", 0 0;
v00744640_0 .var "qnot", 0 0;
E_00708BB8 .event posedge, v002EFDC0_0, v00744590_0, v00744488_0;
S_00700D20 .scope module, "flip5" "jkff" 3 18, 2 93, S_00700E30;
 .timescale 0 0;
v007441C8_0 .alias "clear", 0 0, v007452D0_0;
v00744220_0 .net "clk", 0 0, L_00746918; 1 drivers
v00744278_0 .alias "j", 0 0, v00745220_0;
v007442D0_0 .alias "k", 0 0, v00745220_0;
v00744328_0 .net "preset", 0 0, L_00746970; 1 drivers
v00744380_0 .var "q", 0 0;
v007443D8_0 .var "qnot", 0 0;
E_007086B8 .event posedge, v002EFDC0_0, v00744328_0, v00744220_0;
S_00700DA8 .scope module, "flip6" "jkff" 3 19, 2 93, S_00700E30;
 .timescale 0 0;
v002EFDC0_0 .alias "clear", 0 0, v007452D0_0;
v002EFE18_0 .net "clk", 0 0, L_00746A78; 1 drivers
v00744010_0 .alias "j", 0 0, v00745220_0;
v00744068_0 .alias "k", 0 0, v00745220_0;
v007440C0_0 .net "preset", 0 0, L_00746AD0; 1 drivers
v00744118_0 .var "q", 0 0;
v00744170_0 .var "qnot", 0 0;
E_00708758 .event posedge, v002EFDC0_0, v007440C0_0, v002EFE18_0;
S_00700F40 .scope module, "srff" "srff" 2 45;
 .timescale 0 0;
v00745538_0 .net "clk", 0 0, C4<z>; 0 drivers
v00745590_0 .var "q", 0 0;
v007455E8_0 .var "qnot", 0 0;
v00745640_0 .net "r", 0 0, C4<z>; 0 drivers
v00745698_0 .net "s", 0 0, C4<z>; 0 drivers
E_00708C78 .event posedge, v00745538_0;
S_00700EB8 .scope module, "tff" "tff" 2 69;
 .timescale 0 0;
v007456F0_0 .net "clear", 0 0, C4<z>; 0 drivers
v00745748_0 .net "clk", 0 0, C4<z>; 0 drivers
v007457A0_0 .net "preset", 0 0, C4<z>; 0 drivers
v007457F8_0 .var "q", 0 0;
v00745850_0 .var "qnot", 0 0;
v007458A8_0 .net "t", 0 0, C4<z>; 0 drivers
E_00708CB8 .event posedge, v007456F0_0, v007457A0_0, v00745748_0;
    .scope S_007010D8;
T_0 ;
    %wait E_00708798;
    %load/v 8, v002EF830_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002EF888_0, 0, 8;
    %load/v 8, v002EF830_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002EDF18_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_00701050;
T_1 ;
    %wait E_007086F8;
    %load/v 8, v002EDF70_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v007164E0_0, 0, 1;
    %set/v v002EFD68_0, 1, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v00716488_0, 1;
    %jmp/0xz  T_1.2, 8;
    %set/v v007164E0_0, 1, 1;
    %set/v v002EFD68_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v00716430_0, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007164E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002EFD68_0, 0, 0;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007164E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v002EFD68_0, 0, 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00700A78;
T_2 ;
    %set/v v00745328_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00700A78;
T_3 ;
    %delay 5, 0;
    %load/v 8, v00745328_0, 1;
    %inv 8, 1;
    %set/v v00745328_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00700B00;
T_4 ;
    %wait E_00708BF8;
    %load/v 8, v00744B68_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v00744D20_0, 0, 1;
    %set/v v00744D78_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v00744CC8_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v00744D20_0, 1, 1;
    %set/v v00744D78_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v00744C18_0, 1;
    %load/v 9, v00744C70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00744D20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744D78_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v00744C18_0, 1;
    %inv 8, 1;
    %load/v 9, v00744C70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00744D20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00744D78_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v00744C18_0, 1;
    %load/v 9, v00744C70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v00744D20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744D20_0, 0, 8;
    %load/v 8, v00744D78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744D78_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00700B88;
T_5 ;
    %wait E_00708BD8;
    %load/v 8, v00744900_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v00744AB8_0, 0, 1;
    %set/v v00744B10_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00744A60_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v00744AB8_0, 1, 1;
    %set/v v00744B10_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v007449B0_0, 1;
    %load/v 9, v00744A08_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00744AB8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744B10_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v007449B0_0, 1;
    %inv 8, 1;
    %load/v 9, v00744A08_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00744AB8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00744B10_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v007449B0_0, 1;
    %load/v 9, v00744A08_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v00744AB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744AB8_0, 0, 8;
    %load/v 8, v00744B10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744B10_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00700C10;
T_6 ;
    %wait E_00708718;
    %load/v 8, v00744698_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v00744850_0, 0, 1;
    %set/v v007448A8_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v007447F8_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v00744850_0, 1, 1;
    %set/v v007448A8_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00744748_0, 1;
    %load/v 9, v007447A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00744850_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007448A8_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v00744748_0, 1;
    %inv 8, 1;
    %load/v 9, v007447A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00744850_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007448A8_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v00744748_0, 1;
    %load/v 9, v007447A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v00744850_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744850_0, 0, 8;
    %load/v 8, v007448A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007448A8_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00700C98;
T_7 ;
    %wait E_00708BB8;
    %load/v 8, v00744430_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v007445E8_0, 0, 1;
    %set/v v00744640_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00744590_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v007445E8_0, 1, 1;
    %set/v v00744640_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v007444E0_0, 1;
    %load/v 9, v00744538_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007445E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744640_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v007444E0_0, 1;
    %inv 8, 1;
    %load/v 9, v00744538_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007445E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00744640_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v007444E0_0, 1;
    %load/v 9, v00744538_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.8, 8;
    %load/v 8, v007445E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007445E8_0, 0, 8;
    %load/v 8, v00744640_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744640_0, 0, 8;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00700D20;
T_8 ;
    %wait E_007086B8;
    %load/v 8, v007441C8_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v00744380_0, 0, 1;
    %set/v v007443D8_0, 1, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00744328_0, 1;
    %jmp/0xz  T_8.2, 8;
    %set/v v00744380_0, 1, 1;
    %set/v v007443D8_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00744278_0, 1;
    %load/v 9, v007442D0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00744380_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007443D8_0, 0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v00744278_0, 1;
    %inv 8, 1;
    %load/v 9, v007442D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00744380_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007443D8_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v00744278_0, 1;
    %load/v 9, v007442D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.8, 8;
    %load/v 8, v00744380_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744380_0, 0, 8;
    %load/v 8, v007443D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007443D8_0, 0, 8;
T_8.8 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00700DA8;
T_9 ;
    %wait E_00708758;
    %load/v 8, v002EFDC0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %set/v v00744118_0, 0, 1;
    %set/v v00744170_0, 1, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v007440C0_0, 1;
    %jmp/0xz  T_9.2, 8;
    %set/v v00744118_0, 1, 1;
    %set/v v00744170_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v00744010_0, 1;
    %load/v 9, v00744068_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00744118_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744170_0, 0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v00744010_0, 1;
    %inv 8, 1;
    %load/v 9, v00744068_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00744118_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00744170_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %load/v 8, v00744010_0, 1;
    %load/v 9, v00744068_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.8, 8;
    %load/v 8, v00744118_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744118_0, 0, 8;
    %load/v 8, v00744170_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00744170_0, 0, 8;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00700FC8;
T_10 ;
    %set/v v007454E0_0, 0, 1;
    %set/v v00745380_0, 0, 1;
    %vpi_call 3 34 "$display", "  s";
    %vpi_call 3 35 "$monitor", "%5b", v00745488_0;
    %delay 1, 0;
    %set/v v00745380_0, 1, 1;
    %delay 1, 0;
    %set/v v007454E0_0, 1, 1;
    %delay 200, 0;
    %vpi_call 3 38 "$finish";
    %end;
    .thread T_10;
    .scope S_00700F40;
T_11 ;
    %wait E_00708C78;
    %load/v 8, v00745698_0, 1;
    %load/v 9, v00745640_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00745590_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007455E8_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00745698_0, 1;
    %inv 8, 1;
    %load/v 9, v00745640_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00745590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007455E8_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v00745698_0, 1;
    %load/v 9, v00745640_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00745590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007455E8_0, 0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00700EB8;
T_12 ;
    %wait E_00708CB8;
    %load/v 8, v007456F0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %set/v v007457F8_0, 0, 1;
    %set/v v00745850_0, 1, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v007457A0_0, 1;
    %jmp/0xz  T_12.2, 8;
    %set/v v007457F8_0, 1, 1;
    %set/v v00745850_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v007458A8_0, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v007457F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007457F8_0, 0, 8;
    %load/v 8, v00745850_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00745850_0, 0, 8;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "D:\Ciencias da Computação\Arquiterura de Computadores I\Guia09\Exercicio04.v";
    "./clock.v";
