<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>cpu.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6aeebb853ebd8c514e6186653c592c82.html">otzone</a></li><li class="navelem"><a class="el" href="dir_fb44076c8b62c63869cf8a830933e50d.html">src</a></li><li class="navelem"><a class="el" href="dir_5054d892aa124e015c653e8232659643.html">arch</a></li><li class="navelem"><a class="el" href="dir_a8ff73de53c273984b8a08f3bd00cae5.html">arm</a></li><li class="navelem"><a class="el" href="dir_0f6da8a9c5259cd162214505231682b4.html">armv7</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">cpu.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="cache_8h_source.html">cache.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="cpu_8h_source.html">cpu.h</a>&gt;</code><br/>
</div>
<p><a href="cpu_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aeea7f845ae774844192056a565606a42"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#aeea7f845ae774844192056a565606a42">icache_enable</a> (void)</td></tr>
<tr class="memdesc:aeea7f845ae774844192056a565606a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable instruction cache  <a href="#aeea7f845ae774844192056a565606a42">More...</a><br/></td></tr>
<tr class="separator:aeea7f845ae774844192056a565606a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37364e2f6a851faa045186434063dc6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#ab37364e2f6a851faa045186434063dc6">icache_disable</a> (void)</td></tr>
<tr class="memdesc:ab37364e2f6a851faa045186434063dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable instruction cache  <a href="#ab37364e2f6a851faa045186434063dc6">More...</a><br/></td></tr>
<tr class="separator:ab37364e2f6a851faa045186434063dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9739459b83ebc9dc1516c69b35f9bd82"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a9739459b83ebc9dc1516c69b35f9bd82">dcache_enable</a> (void)</td></tr>
<tr class="memdesc:a9739459b83ebc9dc1516c69b35f9bd82"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable data cache  <a href="#a9739459b83ebc9dc1516c69b35f9bd82">More...</a><br/></td></tr>
<tr class="separator:a9739459b83ebc9dc1516c69b35f9bd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa52b3839dbcb6a29e95dbe3e5c6b94b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#aa52b3839dbcb6a29e95dbe3e5c6b94b7">dcache_disable</a> (void)</td></tr>
<tr class="memdesc:aa52b3839dbcb6a29e95dbe3e5c6b94b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable data cache  <a href="#aa52b3839dbcb6a29e95dbe3e5c6b94b7">More...</a><br/></td></tr>
<tr class="separator:aa52b3839dbcb6a29e95dbe3e5c6b94b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb68c190aedf242feebec664b2f44f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a1fb68c190aedf242feebec664b2f44f5">enable_l1_cache</a> (void)</td></tr>
<tr class="memdesc:a1fb68c190aedf242feebec664b2f44f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable level 1 cache  <a href="#a1fb68c190aedf242feebec664b2f44f5">More...</a><br/></td></tr>
<tr class="separator:a1fb68c190aedf242feebec664b2f44f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fef437dc4ff7795e2a58117e6c6035"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#aa4fef437dc4ff7795e2a58117e6c6035">disable_l1_cache</a> (void)</td></tr>
<tr class="memdesc:aa4fef437dc4ff7795e2a58117e6c6035"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable level 1 cache  <a href="#aa4fef437dc4ff7795e2a58117e6c6035">More...</a><br/></td></tr>
<tr class="separator:aa4fef437dc4ff7795e2a58117e6c6035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39507e05f8195fae777973bcb157cec5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a39507e05f8195fae777973bcb157cec5">clear_data_cache</a> (void)</td></tr>
<tr class="memdesc:a39507e05f8195fae777973bcb157cec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">clean and invalidate the data cache  <a href="#a39507e05f8195fae777973bcb157cec5">More...</a><br/></td></tr>
<tr class="separator:a39507e05f8195fae777973bcb157cec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555dd55401d9c2807cf8ba60b55688b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a426fa6e7d1eaa7c84e108835da641869">irq_flags_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a555dd55401d9c2807cf8ba60b55688b8">cpu_irq_save</a> (void)</td></tr>
<tr class="memdesc:a555dd55401d9c2807cf8ba60b55688b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">saves interrupt request  <a href="#a555dd55401d9c2807cf8ba60b55688b8">More...</a><br/></td></tr>
<tr class="separator:a555dd55401d9c2807cf8ba60b55688b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb5595e01f9da7548f523defd398c35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a9eb5595e01f9da7548f523defd398c35">cpu_irq_restore</a> (<a class="el" href="sw__types_8h.html#a426fa6e7d1eaa7c84e108835da641869">irq_flags_t</a> flags)</td></tr>
<tr class="memdesc:a9eb5595e01f9da7548f523defd398c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">restores the interrupt request  <a href="#a9eb5595e01f9da7548f523defd398c35">More...</a><br/></td></tr>
<tr class="separator:a9eb5595e01f9da7548f523defd398c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03a2ace5441b42972120c282d4a3cb1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#aa03a2ace5441b42972120c282d4a3cb1">cpu_wait_for_irq</a> (void)</td></tr>
<tr class="separator:aa03a2ace5441b42972120c282d4a3cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbff4526ae63b2e35412964d79ddd2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a2dbff4526ae63b2e35412964d79ddd2c">get_cpuid</a> (void)</td></tr>
<tr class="memdesc:a2dbff4526ae63b2e35412964d79ddd2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">cpu id is found and returned  <a href="#a2dbff4526ae63b2e35412964d79ddd2c">More...</a><br/></td></tr>
<tr class="separator:a2dbff4526ae63b2e35412964d79ddd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903b42dd6b8927d294b2205eaab3182b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a903b42dd6b8927d294b2205eaab3182b">enable_branch_prediction</a> (void)</td></tr>
<tr class="memdesc:a903b42dd6b8927d294b2205eaab3182b"><td class="mdescLeft">&#160;</td><td class="mdescRight">branch prediction is enabled  <a href="#a903b42dd6b8927d294b2205eaab3182b">More...</a><br/></td></tr>
<tr class="separator:a903b42dd6b8927d294b2205eaab3182b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6c208a1cd099fed4ee0a206cc5068e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a1a6c208a1cd099fed4ee0a206cc5068e">arm_irq_enable</a> (void)</td></tr>
<tr class="memdesc:a1a6c208a1cd099fed4ee0a206cc5068e"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interrupt request  <a href="#a1a6c208a1cd099fed4ee0a206cc5068e">More...</a><br/></td></tr>
<tr class="separator:a1a6c208a1cd099fed4ee0a206cc5068e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738409582d2447a6ac1847ae58d1fe83"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a738409582d2447a6ac1847ae58d1fe83">arm_irq_disable</a> (void)</td></tr>
<tr class="memdesc:a738409582d2447a6ac1847ae58d1fe83"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt request  <a href="#a738409582d2447a6ac1847ae58d1fe83">More...</a><br/></td></tr>
<tr class="separator:a738409582d2447a6ac1847ae58d1fe83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485c01a85ecf4219772d9df0db2c86a9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a485c01a85ecf4219772d9df0db2c86a9">data_memory_barrier</a> (void)</td></tr>
<tr class="memdesc:a485c01a85ecf4219772d9df0db2c86a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">calls the data memory barrier instruction  <a href="#a485c01a85ecf4219772d9df0db2c86a9">More...</a><br/></td></tr>
<tr class="separator:a485c01a85ecf4219772d9df0db2c86a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed669a97cf4695bb71f9d24330065976"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#aed669a97cf4695bb71f9d24330065976">data_sync_barrier</a> (void)</td></tr>
<tr class="memdesc:aed669a97cf4695bb71f9d24330065976"><td class="mdescLeft">&#160;</td><td class="mdescRight">calls the data synchronization barrier instruction  <a href="#aed669a97cf4695bb71f9d24330065976">More...</a><br/></td></tr>
<tr class="separator:aed669a97cf4695bb71f9d24330065976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6250ae4bc505322acd6b2cb91b65da6a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8c.html#a6250ae4bc505322acd6b2cb91b65da6a">instruction_sync_barrier</a> (void)</td></tr>
<tr class="memdesc:a6250ae4bc505322acd6b2cb91b65da6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">calls the instruction synchronization barrier instruction  <a href="#a6250ae4bc505322acd6b2cb91b65da6a">More...</a><br/></td></tr>
<tr class="separator:a6250ae4bc505322acd6b2cb91b65da6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a738409582d2447a6ac1847ae58d1fe83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void arm_irq_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable interrupt request </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00185">185</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    __asm( <span class="stringliteral">&quot;cpsid if&quot;</span> );</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1a6c208a1cd099fed4ee0a206cc5068e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void arm_irq_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable interrupt request </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00177">177</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;{</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    __asm( <span class="stringliteral">&quot;cpsie if&quot;</span> );</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a39507e05f8195fae777973bcb157cec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear_data_cache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clean and invalidate the data cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00108">108</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="cache_8h.html#a712f78388270ccd6a9b5f48b137ebd9e">clean_invalidate_dcache</a>();</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div>
<div class="ttc" id="cache_8h_html_a712f78388270ccd6a9b5f48b137ebd9e"><div class="ttname"><a href="cache_8h.html#a712f78388270ccd6a9b5f48b137ebd9e">clean_invalidate_dcache</a></div><div class="ttdeci">void clean_invalidate_dcache(void)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9eb5595e01f9da7548f523defd398c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_irq_restore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a426fa6e7d1eaa7c84e108835da641869">irq_flags_t</a>&#160;</td>
          <td class="paramname"><em>flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>restores the interrupt request </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">flags</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00137">137</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    __asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot; msr     cpsr_c, %0&quot;</span>::<span class="stringliteral">&quot;r&quot;</span> (flags)</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;              :<span class="stringliteral">&quot;memory&quot;</span>, <span class="stringliteral">&quot;cc&quot;</span>);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a555dd55401d9c2807cf8ba60b55688b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a426fa6e7d1eaa7c84e108835da641869">irq_flags_t</a> cpu_irq_save </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>saves interrupt request </p>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00118">118</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> retval;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    __asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot; mrs     %0, cpsr\n\t&quot;</span> <span class="stringliteral">&quot; cpsid   if&quot;</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                <span class="comment">/* Syntax CPSID &lt;iflags&gt; {, #&lt;p_mode&gt;}</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">                                 * Note: This instruction is supported </span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">                                 * from ARM6 and above</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">                                 */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;              :<span class="stringliteral">&quot;=r&quot;</span> (retval)::<span class="stringliteral">&quot;memory&quot;</span>, <span class="stringliteral">&quot;cc&quot;</span>);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">return</span> retval;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa03a2ace5441b42972120c282d4a3cb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_wait_for_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00146">146</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        __asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot; wfi &quot;</span>);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a485c01a85ecf4219772d9df0db2c86a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void data_memory_barrier </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>calls the data memory barrier instruction </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00193">193</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="cpu_8h.html#a3c3e456bfd6d0406bc6e20318da1760b">dmb</a>();</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a3c3e456bfd6d0406bc6e20318da1760b"><div class="ttname"><a href="cpu_8h.html#a3c3e456bfd6d0406bc6e20318da1760b">dmb</a></div><div class="ttdeci">#define dmb()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00042">cpu.h:42</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aed669a97cf4695bb71f9d24330065976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void data_sync_barrier </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>calls the data synchronization barrier instruction </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00201">201</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="cpu_8h.html#a394753c117a76e258bf17fa55a67b1bf">dsb</a>();</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a394753c117a76e258bf17fa55a67b1bf"><div class="ttname"><a href="cpu_8h.html#a394753c117a76e258bf17fa55a67b1bf">dsb</a></div><div class="ttdeci">#define dsb()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00043">cpu.h:43</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa52b3839dbcb6a29e95dbe3e5c6b94b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dcache_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable data cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00082">82</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    cache_disable(<a class="code" href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a>);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_ab29d865ad7a8a670db94641a194ccaf6"><div class="ttname"><a href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a></div><div class="ttdeci">#define SCTLR_C</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00037">cpu.h:37</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9739459b83ebc9dc1516c69b35f9bd82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dcache_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable data cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00074">74</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    cache_enable(<a class="code" href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_ab29d865ad7a8a670db94641a194ccaf6"><div class="ttname"><a href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a></div><div class="ttdeci">#define SCTLR_C</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00037">cpu.h:37</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa4fef437dc4ff7795e2a58117e6c6035"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void disable_l1_cache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable level 1 cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00099">99</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="cpu_8c.html#ab37364e2f6a851faa045186434063dc6">icache_disable</a>();</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="cpu_8c.html#aa52b3839dbcb6a29e95dbe3e5c6b94b7">dcache_disable</a>();</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div>
<div class="ttc" id="cpu_8c_html_ab37364e2f6a851faa045186434063dc6"><div class="ttname"><a href="cpu_8c.html#ab37364e2f6a851faa045186434063dc6">icache_disable</a></div><div class="ttdeci">void icache_disable(void)</div><div class="ttdoc">disable instruction cache </div><div class="ttdef"><b>Definition:</b> <a href="cpu_8c_source.html#l00066">cpu.c:66</a></div></div>
<div class="ttc" id="cpu_8c_html_aa52b3839dbcb6a29e95dbe3e5c6b94b7"><div class="ttname"><a href="cpu_8c.html#aa52b3839dbcb6a29e95dbe3e5c6b94b7">dcache_disable</a></div><div class="ttdeci">void dcache_disable(void)</div><div class="ttdoc">disable data cache </div><div class="ttdef"><b>Definition:</b> <a href="cpu_8c_source.html#l00082">cpu.c:82</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a903b42dd6b8927d294b2205eaab3182b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void enable_branch_prediction </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>branch prediction is enabled </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00166">166</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    reg = <a class="code" href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a>();  <span class="comment">/* get control reg. */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    reg |= <a class="code" href="cpu_8h.html#ad8d7b14b8e35c56f940185c098e8c014">SCTLR_Z</a>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="cpu_8h.html#ad87e17048aa4c648ea4b3944546a172f">write_sctlr</a>(reg);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_ab149c6f081a23305ff40bc7c24ed28ce"><div class="ttname"><a href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a></div><div class="ttdeci">u32 read_sctlr(void)</div></div>
<div class="ttc" id="cpu_8h_html_ad87e17048aa4c648ea4b3944546a172f"><div class="ttname"><a href="cpu_8h.html#ad87e17048aa4c648ea4b3944546a172f">write_sctlr</a></div><div class="ttdeci">void write_sctlr(u32 reg)</div></div>
<div class="ttc" id="cpu_8h_html_ad8d7b14b8e35c56f940185c098e8c014"><div class="ttname"><a href="cpu_8h.html#ad8d7b14b8e35c56f940185c098e8c014">SCTLR_Z</a></div><div class="ttdeci">#define SCTLR_Z</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00039">cpu.h:39</a></div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1fb68c190aedf242feebec664b2f44f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void enable_l1_cache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable level 1 cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00090">90</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="cpu_8c.html#aeea7f845ae774844192056a565606a42">icache_enable</a>();</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="cpu_8c.html#a9739459b83ebc9dc1516c69b35f9bd82">dcache_enable</a>();</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;}</div>
<div class="ttc" id="cpu_8c_html_a9739459b83ebc9dc1516c69b35f9bd82"><div class="ttname"><a href="cpu_8c.html#a9739459b83ebc9dc1516c69b35f9bd82">dcache_enable</a></div><div class="ttdeci">void dcache_enable(void)</div><div class="ttdoc">enable data cache </div><div class="ttdef"><b>Definition:</b> <a href="cpu_8c_source.html#l00074">cpu.c:74</a></div></div>
<div class="ttc" id="cpu_8c_html_aeea7f845ae774844192056a565606a42"><div class="ttname"><a href="cpu_8c.html#aeea7f845ae774844192056a565606a42">icache_enable</a></div><div class="ttdeci">void icache_enable(void)</div><div class="ttdoc">enable instruction cache </div><div class="ttdef"><b>Definition:</b> <a href="cpu_8c_source.html#l00058">cpu.c:58</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2dbff4526ae63b2e35412964d79ddd2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> get_cpuid </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>cpu id is found and returned </p>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00156">156</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> value;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    value = <a class="code" href="cpu_8h.html#a883241269413027c206ddb84a5b363ff">get_mpid</a>();</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">return</span> (value &amp; 0x3);   </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a883241269413027c206ddb84a5b363ff"><div class="ttname"><a href="cpu_8h.html#a883241269413027c206ddb84a5b363ff">get_mpid</a></div><div class="ttdeci">u32 get_mpid(void)</div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab37364e2f6a851faa045186434063dc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void icache_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable instruction cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00066">66</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    cache_disable(<a class="code" href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a>);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a4463aca82a645205290b851968b6a9a8"><div class="ttname"><a href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a></div><div class="ttdeci">#define SCTLR_I</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00038">cpu.h:38</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aeea7f845ae774844192056a565606a42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void icache_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable instruction cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00058">58</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    cache_enable(<a class="code" href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a4463aca82a645205290b851968b6a9a8"><div class="ttname"><a href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a></div><div class="ttdeci">#define SCTLR_I</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00038">cpu.h:38</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6250ae4bc505322acd6b2cb91b65da6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void instruction_sync_barrier </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>calls the instruction synchronization barrier instruction </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00209">209</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="cpu_8h.html#a14f7cb726dd83983648772947d1e60d8">isb</a>();</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a14f7cb726dd83983648772947d1e60d8"><div class="ttname"><a href="cpu_8h.html#a14f7cb726dd83983648772947d1e60d8">isb</a></div><div class="ttdeci">#define isb()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00041">cpu.h:41</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 3 2014 13:35:44 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
