<!-- HTML header for doxygen 1.8.5-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>CORE-V-MCU Chip UVM Environment: uvme_apb_adv_timer_ss_reg_block_c Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea" style="width: 100%;">
<table cellspacing="0" cellpadding="0" style="width: 100%;">
 <tbody>
 <tr style="height: 56px;">
  &#160;<span id="projectname">uvme_cvmcu_chip</span>
  <td style="padding-left: 0.5em; width: 100%;">
   <!--div id="projectnumber">CORE-V-MCU Chip UVM Environment
   </div-->
   <div id="projectbrief">CORE-V-MCU Chip UVM Environment</div>
  </td>
   <td style="display: flex;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classuvme__apb__adv__timer__ss__reg__block__c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="classuvme__apb__adv__timer__ss__reg__block__c-members.html">List of all members</a> &#124;
<a href="#pub-methods">Functions and Tasks</a>  </div>
  <div class="headertitle">
<div class="title">uvme_apb_adv_timer_ss_reg_block_c Class Reference<div class="ingroups"><a class="el" href="group__uvme__apb__adv__timer__ss__reg.html">Register Model</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Top-Level Register Block for uvme_apb_adv_timer_ss. </p>
</div><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Inheritance diagram for uvme_apb_adv_timer_ss_reg_block_c:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="classuvme__apb__adv__timer__ss__reg__block__c__inherit__graph.svg" width="174" height="203"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> Collaboration diagram for uvme_apb_adv_timer_ss_reg_block_c:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classuvme__apb__adv__timer__ss__reg__block__c__coll__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Functions and Tasks</h2></td></tr>
<tr class="memitem:acc97b60db821af5ae490a6b68e778461"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#acc97b60db821af5ae490a6b68e778461">new</a> (string name=&quot;uvme_apb_adv_timer_ss_reg_block&quot;, int has_coverage=UVM_NO_COVERAGE)</td></tr>
<tr class="memdesc:acc97b60db821af5ae490a6b68e778461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default constructor.  <a href="#acc97b60db821af5ae490a6b68e778461">More...</a><br/></td></tr>
<tr class="separator:acc97b60db821af5ae490a6b68e778461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8084f9956f35eff447e1d971e44af8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a8f8084f9956f35eff447e1d971e44af8">create_regs</a> ()</td></tr>
<tr class="memdesc:a8f8084f9956f35eff447e1d971e44af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates register(s).  <a href="#a8f8084f9956f35eff447e1d971e44af8">More...</a><br/></td></tr>
<tr class="separator:a8f8084f9956f35eff447e1d971e44af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa4f370d4a283f211bc77eb442432a6"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#adfa4f370d4a283f211bc77eb442432a6">create_maps</a> ()</td></tr>
<tr class="memdesc:adfa4f370d4a283f211bc77eb442432a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates address maps.  <a href="#adfa4f370d4a283f211bc77eb442432a6">More...</a><br/></td></tr>
<tr class="separator:adfa4f370d4a283f211bc77eb442432a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec9aa766078cdace0c0dab0692ebfc7"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a9ec9aa766078cdace0c0dab0692ebfc7">add_regs_to_map</a> ()</td></tr>
<tr class="memdesc:a9ec9aa766078cdace0c0dab0692ebfc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds registers to address maps.  <a href="#a9ec9aa766078cdace0c0dab0692ebfc7">More...</a><br/></td></tr>
<tr class="separator:a9ec9aa766078cdace0c0dab0692ebfc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc97b60db821af5ae490a6b68e778461"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#acc97b60db821af5ae490a6b68e778461">new</a> (string name=&quot;uvme_apb_adv_timer_ss_reg_block&quot;, int has_coverage=UVM_NO_COVERAGE)</td></tr>
<tr class="memdesc:acc97b60db821af5ae490a6b68e778461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default constructor.  <a href="#acc97b60db821af5ae490a6b68e778461">More...</a><br/></td></tr>
<tr class="separator:acc97b60db821af5ae490a6b68e778461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8084f9956f35eff447e1d971e44af8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a8f8084f9956f35eff447e1d971e44af8">create_regs</a> ()</td></tr>
<tr class="memdesc:a8f8084f9956f35eff447e1d971e44af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates register(s).  <a href="#a8f8084f9956f35eff447e1d971e44af8">More...</a><br/></td></tr>
<tr class="separator:a8f8084f9956f35eff447e1d971e44af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa4f370d4a283f211bc77eb442432a6"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#adfa4f370d4a283f211bc77eb442432a6">create_maps</a> ()</td></tr>
<tr class="memdesc:adfa4f370d4a283f211bc77eb442432a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates address maps.  <a href="#adfa4f370d4a283f211bc77eb442432a6">More...</a><br/></td></tr>
<tr class="separator:adfa4f370d4a283f211bc77eb442432a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec9aa766078cdace0c0dab0692ebfc7"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a9ec9aa766078cdace0c0dab0692ebfc7">add_regs_to_map</a> ()</td></tr>
<tr class="memdesc:a9ec9aa766078cdace0c0dab0692ebfc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds registers to address maps.  <a href="#a9ec9aa766078cdace0c0dab0692ebfc7">More...</a><br/></td></tr>
<tr class="separator:a9ec9aa766078cdace0c0dab0692ebfc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classuvmx__reg__block__c"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classuvmx__reg__block__c')"><img src="closed.png" alt="-"/>&#160;Functions and Tasks inherited from <a class="el" href="classuvmx__reg__block__c.html">uvmx_reg_block_c</a></td></tr>
<tr class="memitem:a94fccf2116565c6b1377357f4b730e08 inherit pub_methods_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#a94fccf2116565c6b1377357f4b730e08">new</a> (string name=&quot;uvmx_reg_block&quot;, int has_coverage=UVM_NO_COVERAGE)</td></tr>
<tr class="memdesc:a94fccf2116565c6b1377357f4b730e08 inherit pub_methods_classuvmx__reg__block__c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default constructor.  <a href="#a94fccf2116565c6b1377357f4b730e08">More...</a><br/></td></tr>
<tr class="separator:a94fccf2116565c6b1377357f4b730e08 inherit pub_methods_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa1ed59ada37dd9beee011fb0a2804b inherit pub_methods_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">virtual longint unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#abfa1ed59ada37dd9beee011fb0a2804b">get_default_base_address</a> ()</td></tr>
<tr class="memdesc:abfa1ed59ada37dd9beee011fb0a2804b inherit pub_methods_classuvmx__reg__block__c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default base address for this register block.  <a href="#abfa1ed59ada37dd9beee011fb0a2804b">More...</a><br/></td></tr>
<tr class="separator:abfa1ed59ada37dd9beee011fb0a2804b inherit pub_methods_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e391c1142cdb5a89ab403397fb5133 inherit pub_methods_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#a81e391c1142cdb5a89ab403397fb5133">build</a> ()</td></tr>
<tr class="memdesc:a81e391c1142cdb5a89ab403397fb5133 inherit pub_methods_classuvmx__reg__block__c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates register and register block instances and associates them with this register block.  <a href="#a81e391c1142cdb5a89ab403397fb5133">More...</a><br/></td></tr>
<tr class="separator:a81e391c1142cdb5a89ab403397fb5133 inherit pub_methods_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3315889f78b0821cfe02ab2db981cd inherit pub_methods_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#a2e3315889f78b0821cfe02ab2db981cd">connect</a> ()</td></tr>
<tr class="memdesc:a2e3315889f78b0821cfe02ab2db981cd inherit pub_methods_classuvmx__reg__block__c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates register map and adds registers to it.  <a href="#a2e3315889f78b0821cfe02ab2db981cd">More...</a><br/></td></tr>
<tr class="separator:a2e3315889f78b0821cfe02ab2db981cd inherit pub_methods_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d5a835a66cb016c9a1d815f6a33501 inherit pub_methods_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#a44d5a835a66cb016c9a1d815f6a33501">create_blocks</a> ()</td></tr>
<tr class="memdesc:a44d5a835a66cb016c9a1d815f6a33501 inherit pub_methods_classuvmx__reg__block__c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates sub-block(s).  <a href="#a44d5a835a66cb016c9a1d815f6a33501">More...</a><br/></td></tr>
<tr class="separator:a44d5a835a66cb016c9a1d815f6a33501 inherit pub_methods_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac340a80c256646c0d7c4fae7ee02e4b5 inherit pub_methods_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#ac340a80c256646c0d7c4fae7ee02e4b5">create_mems</a> ()</td></tr>
<tr class="memdesc:ac340a80c256646c0d7c4fae7ee02e4b5 inherit pub_methods_classuvmx__reg__block__c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates memory(ies).  <a href="#ac340a80c256646c0d7c4fae7ee02e4b5">More...</a><br/></td></tr>
<tr class="separator:ac340a80c256646c0d7c4fae7ee02e4b5 inherit pub_methods_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2a11d92178caaf3974c791bf228c94 inherit pub_methods_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#a7d2a11d92178caaf3974c791bf228c94">create_vregs</a> ()</td></tr>
<tr class="memdesc:a7d2a11d92178caaf3974c791bf228c94 inherit pub_methods_classuvmx__reg__block__c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates virtual register(s).  <a href="#a7d2a11d92178caaf3974c791bf228c94">More...</a><br/></td></tr>
<tr class="separator:a7d2a11d92178caaf3974c791bf228c94 inherit pub_methods_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b2adcebcfdd2a8d3f27e2478b28e00 inherit pub_methods_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#a75b2adcebcfdd2a8d3f27e2478b28e00">add_blocks_to_map</a> ()</td></tr>
<tr class="memdesc:a75b2adcebcfdd2a8d3f27e2478b28e00 inherit pub_methods_classuvmx__reg__block__c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds block(s) to register map.  <a href="#a75b2adcebcfdd2a8d3f27e2478b28e00">More...</a><br/></td></tr>
<tr class="separator:a75b2adcebcfdd2a8d3f27e2478b28e00 inherit pub_methods_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1cba7bd0c57696682732d1beefe8f5 inherit pub_methods_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#abe1cba7bd0c57696682732d1beefe8f5">add_mems_to_map</a> ()</td></tr>
<tr class="memdesc:abe1cba7bd0c57696682732d1beefe8f5 inherit pub_methods_classuvmx__reg__block__c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds memory(ies) to register map.  <a href="#abe1cba7bd0c57696682732d1beefe8f5">More...</a><br/></td></tr>
<tr class="separator:abe1cba7bd0c57696682732d1beefe8f5 inherit pub_methods_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80641057041af666fab7c9f0351cde2f inherit pub_methods_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#a80641057041af666fab7c9f0351cde2f">add_vregs_to_mems</a> ()</td></tr>
<tr class="memdesc:a80641057041af666fab7c9f0351cde2f inherit pub_methods_classuvmx__reg__block__c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds virtual register(s) to register map.  <a href="#a80641057041af666fab7c9f0351cde2f">More...</a><br/></td></tr>
<tr class="separator:a80641057041af666fab7c9f0351cde2f inherit pub_methods_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Fields</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Registers</div></td></tr>
<tr class="memitem:ace972bd966acee2ebd30edf3ddf9de31"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t0__cmd__reg__c.html">uvme_apb_adv_timer_chip__t0_cmd_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ace972bd966acee2ebd30edf3ddf9de31">t0_cmd</a></td></tr>
<tr class="memdesc:ace972bd966acee2ebd30edf3ddf9de31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 start command bitfield.  <a href="#ace972bd966acee2ebd30edf3ddf9de31">More...</a><br/></td></tr>
<tr class="separator:ace972bd966acee2ebd30edf3ddf9de31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17cdf8651928d4e180e31e9e533ea28"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t0__config__reg__c.html">uvme_apb_adv_timer_chip__t0_config_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#af17cdf8651928d4e180e31e9e533ea28">t0_config</a></td></tr>
<tr class="memdesc:af17cdf8651928d4e180e31e9e533ea28"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 input source configuration bitfield:  <a href="#af17cdf8651928d4e180e31e9e533ea28">More...</a><br/></td></tr>
<tr class="separator:af17cdf8651928d4e180e31e9e533ea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784e5174c9bcff2747633754c697c783"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t0__threshold__reg__c.html">uvme_apb_adv_timer_chip__t0_threshold_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a784e5174c9bcff2747633754c697c783">t0_threshold</a></td></tr>
<tr class="memdesc:a784e5174c9bcff2747633754c697c783"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.  <a href="#a784e5174c9bcff2747633754c697c783">More...</a><br/></td></tr>
<tr class="separator:a784e5174c9bcff2747633754c697c783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab014bf2f5c24f1ff10858c7db3789399"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t0__th__channel0__reg__c.html">uvme_apb_adv_timer_chip__t0_th_channel0_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ab014bf2f5c24f1ff10858c7db3789399">t0_th_channel0</a></td></tr>
<tr class="memdesc:ab014bf2f5c24f1ff10858c7db3789399"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#ab014bf2f5c24f1ff10858c7db3789399">More...</a><br/></td></tr>
<tr class="separator:ab014bf2f5c24f1ff10858c7db3789399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2953581aa18127b6de95a9813fd6e1bd"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t0__th__channel1__reg__c.html">uvme_apb_adv_timer_chip__t0_th_channel1_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a2953581aa18127b6de95a9813fd6e1bd">t0_th_channel1</a></td></tr>
<tr class="memdesc:a2953581aa18127b6de95a9813fd6e1bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a2953581aa18127b6de95a9813fd6e1bd">More...</a><br/></td></tr>
<tr class="separator:a2953581aa18127b6de95a9813fd6e1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49d1a7f7b7228e7857ae126127b2d56"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t0__th__channel2__reg__c.html">uvme_apb_adv_timer_chip__t0_th_channel2_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ae49d1a7f7b7228e7857ae126127b2d56">t0_th_channel2</a></td></tr>
<tr class="memdesc:ae49d1a7f7b7228e7857ae126127b2d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#ae49d1a7f7b7228e7857ae126127b2d56">More...</a><br/></td></tr>
<tr class="separator:ae49d1a7f7b7228e7857ae126127b2d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b6f71ae2ffded140b8461dda75b6ec"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t0__th__channel3__reg__c.html">uvme_apb_adv_timer_chip__t0_th_channel3_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a62b6f71ae2ffded140b8461dda75b6ec">t0_th_channel3</a></td></tr>
<tr class="memdesc:a62b6f71ae2ffded140b8461dda75b6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a62b6f71ae2ffded140b8461dda75b6ec">More...</a><br/></td></tr>
<tr class="separator:a62b6f71ae2ffded140b8461dda75b6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e00fb073c126d7b105c07dd46d6873"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t0__counter__reg__c.html">uvme_apb_adv_timer_chip__t0_counter_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a89e00fb073c126d7b105c07dd46d6873">t0_counter</a></td></tr>
<tr class="memdesc:a89e00fb073c126d7b105c07dd46d6873"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 counter value.  <a href="#a89e00fb073c126d7b105c07dd46d6873">More...</a><br/></td></tr>
<tr class="separator:a89e00fb073c126d7b105c07dd46d6873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad209529556ccc044c29d901242d8661d"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t1__cmd__reg__c.html">uvme_apb_adv_timer_chip__t1_cmd_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ad209529556ccc044c29d901242d8661d">t1_cmd</a></td></tr>
<tr class="memdesc:ad209529556ccc044c29d901242d8661d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 start command bitfield.  <a href="#ad209529556ccc044c29d901242d8661d">More...</a><br/></td></tr>
<tr class="separator:ad209529556ccc044c29d901242d8661d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28b3a23e45c5da22e065da159419319"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t1__config__reg__c.html">uvme_apb_adv_timer_chip__t1_config_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ac28b3a23e45c5da22e065da159419319">t1_config</a></td></tr>
<tr class="memdesc:ac28b3a23e45c5da22e065da159419319"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 input source configuration bitfield:  <a href="#ac28b3a23e45c5da22e065da159419319">More...</a><br/></td></tr>
<tr class="separator:ac28b3a23e45c5da22e065da159419319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a625450a1c66d0bceb5a7dd4178296d50"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t1__threshold__reg__c.html">uvme_apb_adv_timer_chip__t1_threshold_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a625450a1c66d0bceb5a7dd4178296d50">t1_threshold</a></td></tr>
<tr class="memdesc:a625450a1c66d0bceb5a7dd4178296d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.  <a href="#a625450a1c66d0bceb5a7dd4178296d50">More...</a><br/></td></tr>
<tr class="separator:a625450a1c66d0bceb5a7dd4178296d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20717d6d3f5fa68fc376d5fba06c20a"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t1__th__channel0__reg__c.html">uvme_apb_adv_timer_chip__t1_th_channel0_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ad20717d6d3f5fa68fc376d5fba06c20a">t1_th_channel0</a></td></tr>
<tr class="memdesc:ad20717d6d3f5fa68fc376d5fba06c20a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#ad20717d6d3f5fa68fc376d5fba06c20a">More...</a><br/></td></tr>
<tr class="separator:ad20717d6d3f5fa68fc376d5fba06c20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d326cad1006fbf7c02b34ae1ae7c940"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t1__th__channel1__reg__c.html">uvme_apb_adv_timer_chip__t1_th_channel1_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a3d326cad1006fbf7c02b34ae1ae7c940">t1_th_channel1</a></td></tr>
<tr class="memdesc:a3d326cad1006fbf7c02b34ae1ae7c940"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a3d326cad1006fbf7c02b34ae1ae7c940">More...</a><br/></td></tr>
<tr class="separator:a3d326cad1006fbf7c02b34ae1ae7c940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f30c9fd0f30bbe1a58feec4e9d47ff"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t1__th__channel2__reg__c.html">uvme_apb_adv_timer_chip__t1_th_channel2_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a34f30c9fd0f30bbe1a58feec4e9d47ff">t1_th_channel2</a></td></tr>
<tr class="memdesc:a34f30c9fd0f30bbe1a58feec4e9d47ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a34f30c9fd0f30bbe1a58feec4e9d47ff">More...</a><br/></td></tr>
<tr class="separator:a34f30c9fd0f30bbe1a58feec4e9d47ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856d7cc9fb1bf5dfbe0a26d2dce915de"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t1__th__channel3__reg__c.html">uvme_apb_adv_timer_chip__t1_th_channel3_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a856d7cc9fb1bf5dfbe0a26d2dce915de">t1_th_channel3</a></td></tr>
<tr class="memdesc:a856d7cc9fb1bf5dfbe0a26d2dce915de"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a856d7cc9fb1bf5dfbe0a26d2dce915de">More...</a><br/></td></tr>
<tr class="separator:a856d7cc9fb1bf5dfbe0a26d2dce915de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae73546120ac98d9db8fb0a236f7fa4df"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t1__counter__reg__c.html">uvme_apb_adv_timer_chip__t1_counter_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ae73546120ac98d9db8fb0a236f7fa4df">t1_counter</a></td></tr>
<tr class="memdesc:ae73546120ac98d9db8fb0a236f7fa4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 counter value.  <a href="#ae73546120ac98d9db8fb0a236f7fa4df">More...</a><br/></td></tr>
<tr class="separator:ae73546120ac98d9db8fb0a236f7fa4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050f63fab02020a117c3c5b429bfe862"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t2__cmd__reg__c.html">uvme_apb_adv_timer_chip__t2_cmd_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a050f63fab02020a117c3c5b429bfe862">t2_cmd</a></td></tr>
<tr class="memdesc:a050f63fab02020a117c3c5b429bfe862"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 start command bitfield.  <a href="#a050f63fab02020a117c3c5b429bfe862">More...</a><br/></td></tr>
<tr class="separator:a050f63fab02020a117c3c5b429bfe862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6869cbd22fe1be0985669b6c00b5f0"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t2__config__reg__c.html">uvme_apb_adv_timer_chip__t2_config_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#acc6869cbd22fe1be0985669b6c00b5f0">t2_config</a></td></tr>
<tr class="memdesc:acc6869cbd22fe1be0985669b6c00b5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 input source configuration bitfield:  <a href="#acc6869cbd22fe1be0985669b6c00b5f0">More...</a><br/></td></tr>
<tr class="separator:acc6869cbd22fe1be0985669b6c00b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ea6f6271963501736373bca10099d0"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t2__threshold__reg__c.html">uvme_apb_adv_timer_chip__t2_threshold_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ac6ea6f6271963501736373bca10099d0">t2_threshold</a></td></tr>
<tr class="memdesc:ac6ea6f6271963501736373bca10099d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.  <a href="#ac6ea6f6271963501736373bca10099d0">More...</a><br/></td></tr>
<tr class="separator:ac6ea6f6271963501736373bca10099d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fa63a5b4dfdb1583f661de5898db78"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t2__th__channel0__reg__c.html">uvme_apb_adv_timer_chip__t2_th_channel0_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a93fa63a5b4dfdb1583f661de5898db78">t2_th_channel0</a></td></tr>
<tr class="memdesc:a93fa63a5b4dfdb1583f661de5898db78"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a93fa63a5b4dfdb1583f661de5898db78">More...</a><br/></td></tr>
<tr class="separator:a93fa63a5b4dfdb1583f661de5898db78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa782bdd8ccbc267e56c104d61add175c"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t2__th__channel1__reg__c.html">uvme_apb_adv_timer_chip__t2_th_channel1_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#aa782bdd8ccbc267e56c104d61add175c">t2_th_channel1</a></td></tr>
<tr class="memdesc:aa782bdd8ccbc267e56c104d61add175c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#aa782bdd8ccbc267e56c104d61add175c">More...</a><br/></td></tr>
<tr class="separator:aa782bdd8ccbc267e56c104d61add175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d29c42db21087ba6ce869eb0023067"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t2__th__channel2__reg__c.html">uvme_apb_adv_timer_chip__t2_th_channel2_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ae0d29c42db21087ba6ce869eb0023067">t2_th_channel2</a></td></tr>
<tr class="memdesc:ae0d29c42db21087ba6ce869eb0023067"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#ae0d29c42db21087ba6ce869eb0023067">More...</a><br/></td></tr>
<tr class="separator:ae0d29c42db21087ba6ce869eb0023067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc7c2d43dac2e9f4f7f54682eafd4c5"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t2__th__channel3__reg__c.html">uvme_apb_adv_timer_chip__t2_th_channel3_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a1fc7c2d43dac2e9f4f7f54682eafd4c5">t2_th_channel3</a></td></tr>
<tr class="memdesc:a1fc7c2d43dac2e9f4f7f54682eafd4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a1fc7c2d43dac2e9f4f7f54682eafd4c5">More...</a><br/></td></tr>
<tr class="separator:a1fc7c2d43dac2e9f4f7f54682eafd4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d367f751dfd1bb8c3cfe3ff0af8e70"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t2__counter__reg__c.html">uvme_apb_adv_timer_chip__t2_counter_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#aa4d367f751dfd1bb8c3cfe3ff0af8e70">t2_counter</a></td></tr>
<tr class="memdesc:aa4d367f751dfd1bb8c3cfe3ff0af8e70"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 counter value.  <a href="#aa4d367f751dfd1bb8c3cfe3ff0af8e70">More...</a><br/></td></tr>
<tr class="separator:aa4d367f751dfd1bb8c3cfe3ff0af8e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9cf118f04cb3755bfd7ad2327193d5"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t3__cmd__reg__c.html">uvme_apb_adv_timer_chip__t3_cmd_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#aaa9cf118f04cb3755bfd7ad2327193d5">t3_cmd</a></td></tr>
<tr class="memdesc:aaa9cf118f04cb3755bfd7ad2327193d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 start command bitfield.  <a href="#aaa9cf118f04cb3755bfd7ad2327193d5">More...</a><br/></td></tr>
<tr class="separator:aaa9cf118f04cb3755bfd7ad2327193d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfda6502429e3bf0575da7b60bbf692"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t3__config__reg__c.html">uvme_apb_adv_timer_chip__t3_config_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a4bfda6502429e3bf0575da7b60bbf692">t3_config</a></td></tr>
<tr class="memdesc:a4bfda6502429e3bf0575da7b60bbf692"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 input source configuration bitfield:  <a href="#a4bfda6502429e3bf0575da7b60bbf692">More...</a><br/></td></tr>
<tr class="separator:a4bfda6502429e3bf0575da7b60bbf692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2196a718522dcd3eaaf7f3827aab4652"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t3__threshold__reg__c.html">uvme_apb_adv_timer_chip__t3_threshold_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a2196a718522dcd3eaaf7f3827aab4652">t3_threshold</a></td></tr>
<tr class="memdesc:a2196a718522dcd3eaaf7f3827aab4652"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.  <a href="#a2196a718522dcd3eaaf7f3827aab4652">More...</a><br/></td></tr>
<tr class="separator:a2196a718522dcd3eaaf7f3827aab4652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c21fda357d0197a570d46c0e319103c"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t3__th__channel0__reg__c.html">uvme_apb_adv_timer_chip__t3_th_channel0_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a0c21fda357d0197a570d46c0e319103c">t3_th_channel0</a></td></tr>
<tr class="memdesc:a0c21fda357d0197a570d46c0e319103c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a0c21fda357d0197a570d46c0e319103c">More...</a><br/></td></tr>
<tr class="separator:a0c21fda357d0197a570d46c0e319103c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a345cc16b21eefcf91846ce2e3c42dee4"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t3__th__channel1__reg__c.html">uvme_apb_adv_timer_chip__t3_th_channel1_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a345cc16b21eefcf91846ce2e3c42dee4">t3_th_channel1</a></td></tr>
<tr class="memdesc:a345cc16b21eefcf91846ce2e3c42dee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a345cc16b21eefcf91846ce2e3c42dee4">More...</a><br/></td></tr>
<tr class="separator:a345cc16b21eefcf91846ce2e3c42dee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ffb6e26a71f4e9da492d8d4a670458"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t3__th__channel2__reg__c.html">uvme_apb_adv_timer_chip__t3_th_channel2_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a08ffb6e26a71f4e9da492d8d4a670458">t3_th_channel2</a></td></tr>
<tr class="memdesc:a08ffb6e26a71f4e9da492d8d4a670458"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a08ffb6e26a71f4e9da492d8d4a670458">More...</a><br/></td></tr>
<tr class="separator:a08ffb6e26a71f4e9da492d8d4a670458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cc4fe4235abd77a0d40c940171a472c"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t3__th__channel3__reg__c.html">uvme_apb_adv_timer_chip__t3_th_channel3_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a2cc4fe4235abd77a0d40c940171a472c">t3_th_channel3</a></td></tr>
<tr class="memdesc:a2cc4fe4235abd77a0d40c940171a472c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a2cc4fe4235abd77a0d40c940171a472c">More...</a><br/></td></tr>
<tr class="separator:a2cc4fe4235abd77a0d40c940171a472c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add167c4bad46bb70b1be2df7402d1c2c"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____t3__counter__reg__c.html">uvme_apb_adv_timer_chip__t3_counter_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#add167c4bad46bb70b1be2df7402d1c2c">t3_counter</a></td></tr>
<tr class="memdesc:add167c4bad46bb70b1be2df7402d1c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 counter value.  <a href="#add167c4bad46bb70b1be2df7402d1c2c">More...</a><br/></td></tr>
<tr class="separator:add167c4bad46bb70b1be2df7402d1c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9672d93412f6329cbc5646bc69b61810"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__chip____event__cfg__reg__c.html">uvme_apb_adv_timer_chip__event_cfg_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a9672d93412f6329cbc5646bc69b61810">event_cfg</a></td></tr>
<tr class="memdesc:a9672d93412f6329cbc5646bc69b61810"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER output event 0 source configuration bitfiled:  <a href="#a9672d93412f6329cbc5646bc69b61810">More...</a><br/></td></tr>
<tr class="separator:a9672d93412f6329cbc5646bc69b61810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8f7b2fa94809d6c9aa36fe98770845"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t0__cmd__reg__c.html">uvme_apb_adv_timer_ss_t0_cmd_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a4c8f7b2fa94809d6c9aa36fe98770845">t0_cmd</a></td></tr>
<tr class="memdesc:a4c8f7b2fa94809d6c9aa36fe98770845"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 start command bitfield.  <a href="#a4c8f7b2fa94809d6c9aa36fe98770845">More...</a><br/></td></tr>
<tr class="separator:a4c8f7b2fa94809d6c9aa36fe98770845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f1e2524dc4b54b755bc0415bdbaab3"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t0__config__reg__c.html">uvme_apb_adv_timer_ss_t0_config_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a79f1e2524dc4b54b755bc0415bdbaab3">t0_config</a></td></tr>
<tr class="memdesc:a79f1e2524dc4b54b755bc0415bdbaab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 input source configuration bitfield:  <a href="#a79f1e2524dc4b54b755bc0415bdbaab3">More...</a><br/></td></tr>
<tr class="separator:a79f1e2524dc4b54b755bc0415bdbaab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d78b71972108a10386e11209fd0daf"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t0__threshold__reg__c.html">uvme_apb_adv_timer_ss_t0_threshold_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ab8d78b71972108a10386e11209fd0daf">t0_threshold</a></td></tr>
<tr class="memdesc:ab8d78b71972108a10386e11209fd0daf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.  <a href="#ab8d78b71972108a10386e11209fd0daf">More...</a><br/></td></tr>
<tr class="separator:ab8d78b71972108a10386e11209fd0daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9fab35c061b26be0e400a926851b8f"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t0__th__channel0__reg__c.html">uvme_apb_adv_timer_ss_t0_th_channel0_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a9e9fab35c061b26be0e400a926851b8f">t0_th_channel0</a></td></tr>
<tr class="memdesc:a9e9fab35c061b26be0e400a926851b8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a9e9fab35c061b26be0e400a926851b8f">More...</a><br/></td></tr>
<tr class="separator:a9e9fab35c061b26be0e400a926851b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3604082effb716ac626dbe2e238551e"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t0__th__channel1__reg__c.html">uvme_apb_adv_timer_ss_t0_th_channel1_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#aa3604082effb716ac626dbe2e238551e">t0_th_channel1</a></td></tr>
<tr class="memdesc:aa3604082effb716ac626dbe2e238551e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#aa3604082effb716ac626dbe2e238551e">More...</a><br/></td></tr>
<tr class="separator:aa3604082effb716ac626dbe2e238551e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1a1a4f4f25e697883f25fa786e2c01"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t0__th__channel2__reg__c.html">uvme_apb_adv_timer_ss_t0_th_channel2_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a3a1a1a4f4f25e697883f25fa786e2c01">t0_th_channel2</a></td></tr>
<tr class="memdesc:a3a1a1a4f4f25e697883f25fa786e2c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a3a1a1a4f4f25e697883f25fa786e2c01">More...</a><br/></td></tr>
<tr class="separator:a3a1a1a4f4f25e697883f25fa786e2c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a704832577f3adfc60caca89a1e5690af"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t0__th__channel3__reg__c.html">uvme_apb_adv_timer_ss_t0_th_channel3_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a704832577f3adfc60caca89a1e5690af">t0_th_channel3</a></td></tr>
<tr class="memdesc:a704832577f3adfc60caca89a1e5690af"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a704832577f3adfc60caca89a1e5690af">More...</a><br/></td></tr>
<tr class="separator:a704832577f3adfc60caca89a1e5690af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d3324ca185e20abc49b59cffbc2bdf"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t0__counter__reg__c.html">uvme_apb_adv_timer_ss_t0_counter_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ab0d3324ca185e20abc49b59cffbc2bdf">t0_counter</a></td></tr>
<tr class="memdesc:ab0d3324ca185e20abc49b59cffbc2bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 counter value.  <a href="#ab0d3324ca185e20abc49b59cffbc2bdf">More...</a><br/></td></tr>
<tr class="separator:ab0d3324ca185e20abc49b59cffbc2bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5a0e0a6642dbbd6c933118cd712540"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t1__cmd__reg__c.html">uvme_apb_adv_timer_ss_t1_cmd_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#aea5a0e0a6642dbbd6c933118cd712540">t1_cmd</a></td></tr>
<tr class="memdesc:aea5a0e0a6642dbbd6c933118cd712540"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 start command bitfield.  <a href="#aea5a0e0a6642dbbd6c933118cd712540">More...</a><br/></td></tr>
<tr class="separator:aea5a0e0a6642dbbd6c933118cd712540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c7d4f6f0fc01984573e3eea9052e98"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t1__config__reg__c.html">uvme_apb_adv_timer_ss_t1_config_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ae7c7d4f6f0fc01984573e3eea9052e98">t1_config</a></td></tr>
<tr class="memdesc:ae7c7d4f6f0fc01984573e3eea9052e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 input source configuration bitfield:  <a href="#ae7c7d4f6f0fc01984573e3eea9052e98">More...</a><br/></td></tr>
<tr class="separator:ae7c7d4f6f0fc01984573e3eea9052e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd2d2f08254bc009483da4a498bd5c1"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t1__threshold__reg__c.html">uvme_apb_adv_timer_ss_t1_threshold_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a5cd2d2f08254bc009483da4a498bd5c1">t1_threshold</a></td></tr>
<tr class="memdesc:a5cd2d2f08254bc009483da4a498bd5c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.  <a href="#a5cd2d2f08254bc009483da4a498bd5c1">More...</a><br/></td></tr>
<tr class="separator:a5cd2d2f08254bc009483da4a498bd5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e6982a4ca8166d5d4e4119062d1d5c"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t1__th__channel0__reg__c.html">uvme_apb_adv_timer_ss_t1_th_channel0_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ad1e6982a4ca8166d5d4e4119062d1d5c">t1_th_channel0</a></td></tr>
<tr class="memdesc:ad1e6982a4ca8166d5d4e4119062d1d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#ad1e6982a4ca8166d5d4e4119062d1d5c">More...</a><br/></td></tr>
<tr class="separator:ad1e6982a4ca8166d5d4e4119062d1d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5d0b32613a2912b7bff46054974049"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t1__th__channel1__reg__c.html">uvme_apb_adv_timer_ss_t1_th_channel1_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a2d5d0b32613a2912b7bff46054974049">t1_th_channel1</a></td></tr>
<tr class="memdesc:a2d5d0b32613a2912b7bff46054974049"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a2d5d0b32613a2912b7bff46054974049">More...</a><br/></td></tr>
<tr class="separator:a2d5d0b32613a2912b7bff46054974049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648949905a93b960c4e1214526d21cce"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t1__th__channel2__reg__c.html">uvme_apb_adv_timer_ss_t1_th_channel2_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a648949905a93b960c4e1214526d21cce">t1_th_channel2</a></td></tr>
<tr class="memdesc:a648949905a93b960c4e1214526d21cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a648949905a93b960c4e1214526d21cce">More...</a><br/></td></tr>
<tr class="separator:a648949905a93b960c4e1214526d21cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac436c659a792197e042f337a2775e6"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t1__th__channel3__reg__c.html">uvme_apb_adv_timer_ss_t1_th_channel3_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a0ac436c659a792197e042f337a2775e6">t1_th_channel3</a></td></tr>
<tr class="memdesc:a0ac436c659a792197e042f337a2775e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a0ac436c659a792197e042f337a2775e6">More...</a><br/></td></tr>
<tr class="separator:a0ac436c659a792197e042f337a2775e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c85b7f0b2be7e0980b7426274107f3"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t1__counter__reg__c.html">uvme_apb_adv_timer_ss_t1_counter_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ad1c85b7f0b2be7e0980b7426274107f3">t1_counter</a></td></tr>
<tr class="memdesc:ad1c85b7f0b2be7e0980b7426274107f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 counter value.  <a href="#ad1c85b7f0b2be7e0980b7426274107f3">More...</a><br/></td></tr>
<tr class="separator:ad1c85b7f0b2be7e0980b7426274107f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f9a6bb7cb6d7691a7c3fbb1a24e7e9"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t2__cmd__reg__c.html">uvme_apb_adv_timer_ss_t2_cmd_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a19f9a6bb7cb6d7691a7c3fbb1a24e7e9">t2_cmd</a></td></tr>
<tr class="memdesc:a19f9a6bb7cb6d7691a7c3fbb1a24e7e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 start command bitfield.  <a href="#a19f9a6bb7cb6d7691a7c3fbb1a24e7e9">More...</a><br/></td></tr>
<tr class="separator:a19f9a6bb7cb6d7691a7c3fbb1a24e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33cabe788414044a31b7dbd512b5821"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t2__config__reg__c.html">uvme_apb_adv_timer_ss_t2_config_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#aa33cabe788414044a31b7dbd512b5821">t2_config</a></td></tr>
<tr class="memdesc:aa33cabe788414044a31b7dbd512b5821"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 input source configuration bitfield:  <a href="#aa33cabe788414044a31b7dbd512b5821">More...</a><br/></td></tr>
<tr class="separator:aa33cabe788414044a31b7dbd512b5821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e861946b7b8510d498ee1731a75b10"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t2__threshold__reg__c.html">uvme_apb_adv_timer_ss_t2_threshold_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#ad9e861946b7b8510d498ee1731a75b10">t2_threshold</a></td></tr>
<tr class="memdesc:ad9e861946b7b8510d498ee1731a75b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.  <a href="#ad9e861946b7b8510d498ee1731a75b10">More...</a><br/></td></tr>
<tr class="separator:ad9e861946b7b8510d498ee1731a75b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a96f0bad4768c3a159bed5965a32cc0"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t2__th__channel0__reg__c.html">uvme_apb_adv_timer_ss_t2_th_channel0_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a9a96f0bad4768c3a159bed5965a32cc0">t2_th_channel0</a></td></tr>
<tr class="memdesc:a9a96f0bad4768c3a159bed5965a32cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a9a96f0bad4768c3a159bed5965a32cc0">More...</a><br/></td></tr>
<tr class="separator:a9a96f0bad4768c3a159bed5965a32cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed5f100b2f468f4f8acbd15800e65f1"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t2__th__channel1__reg__c.html">uvme_apb_adv_timer_ss_t2_th_channel1_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#aaed5f100b2f468f4f8acbd15800e65f1">t2_th_channel1</a></td></tr>
<tr class="memdesc:aaed5f100b2f468f4f8acbd15800e65f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#aaed5f100b2f468f4f8acbd15800e65f1">More...</a><br/></td></tr>
<tr class="separator:aaed5f100b2f468f4f8acbd15800e65f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261a428d142a2db73a03e7b23fbd87aa"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t2__th__channel2__reg__c.html">uvme_apb_adv_timer_ss_t2_th_channel2_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a261a428d142a2db73a03e7b23fbd87aa">t2_th_channel2</a></td></tr>
<tr class="memdesc:a261a428d142a2db73a03e7b23fbd87aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a261a428d142a2db73a03e7b23fbd87aa">More...</a><br/></td></tr>
<tr class="separator:a261a428d142a2db73a03e7b23fbd87aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7170adc76f24d8d1705f327ea2a095a"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t2__th__channel3__reg__c.html">uvme_apb_adv_timer_ss_t2_th_channel3_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#af7170adc76f24d8d1705f327ea2a095a">t2_th_channel3</a></td></tr>
<tr class="memdesc:af7170adc76f24d8d1705f327ea2a095a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#af7170adc76f24d8d1705f327ea2a095a">More...</a><br/></td></tr>
<tr class="separator:af7170adc76f24d8d1705f327ea2a095a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24baf20a96fa4f4c3dafff5d816fe04a"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t2__counter__reg__c.html">uvme_apb_adv_timer_ss_t2_counter_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a24baf20a96fa4f4c3dafff5d816fe04a">t2_counter</a></td></tr>
<tr class="memdesc:a24baf20a96fa4f4c3dafff5d816fe04a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 counter value.  <a href="#a24baf20a96fa4f4c3dafff5d816fe04a">More...</a><br/></td></tr>
<tr class="separator:a24baf20a96fa4f4c3dafff5d816fe04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7a2e75f05c0ca6b0de46bdb9e388c0"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t3__cmd__reg__c.html">uvme_apb_adv_timer_ss_t3_cmd_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a0b7a2e75f05c0ca6b0de46bdb9e388c0">t3_cmd</a></td></tr>
<tr class="memdesc:a0b7a2e75f05c0ca6b0de46bdb9e388c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 start command bitfield.  <a href="#a0b7a2e75f05c0ca6b0de46bdb9e388c0">More...</a><br/></td></tr>
<tr class="separator:a0b7a2e75f05c0ca6b0de46bdb9e388c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0372eeb2403b47083e1d114b661a976"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t3__config__reg__c.html">uvme_apb_adv_timer_ss_t3_config_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#af0372eeb2403b47083e1d114b661a976">t3_config</a></td></tr>
<tr class="memdesc:af0372eeb2403b47083e1d114b661a976"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 input source configuration bitfield:  <a href="#af0372eeb2403b47083e1d114b661a976">More...</a><br/></td></tr>
<tr class="separator:af0372eeb2403b47083e1d114b661a976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dcf6e04022c685c177b301002d43ee9"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t3__threshold__reg__c.html">uvme_apb_adv_timer_ss_t3_threshold_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a9dcf6e04022c685c177b301002d43ee9">t3_threshold</a></td></tr>
<tr class="memdesc:a9dcf6e04022c685c177b301002d43ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.  <a href="#a9dcf6e04022c685c177b301002d43ee9">More...</a><br/></td></tr>
<tr class="separator:a9dcf6e04022c685c177b301002d43ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c656d304ad5c8cef3d3dcade74ec35"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t3__th__channel0__reg__c.html">uvme_apb_adv_timer_ss_t3_th_channel0_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a67c656d304ad5c8cef3d3dcade74ec35">t3_th_channel0</a></td></tr>
<tr class="memdesc:a67c656d304ad5c8cef3d3dcade74ec35"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a67c656d304ad5c8cef3d3dcade74ec35">More...</a><br/></td></tr>
<tr class="separator:a67c656d304ad5c8cef3d3dcade74ec35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1737cc26ec2fa8b9098dd36ac3316d0a"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t3__th__channel1__reg__c.html">uvme_apb_adv_timer_ss_t3_th_channel1_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a1737cc26ec2fa8b9098dd36ac3316d0a">t3_th_channel1</a></td></tr>
<tr class="memdesc:a1737cc26ec2fa8b9098dd36ac3316d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a1737cc26ec2fa8b9098dd36ac3316d0a">More...</a><br/></td></tr>
<tr class="separator:a1737cc26ec2fa8b9098dd36ac3316d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d5254c49cb976fb551d6a8c70e661c"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t3__th__channel2__reg__c.html">uvme_apb_adv_timer_ss_t3_th_channel2_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#af5d5254c49cb976fb551d6a8c70e661c">t3_th_channel2</a></td></tr>
<tr class="memdesc:af5d5254c49cb976fb551d6a8c70e661c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#af5d5254c49cb976fb551d6a8c70e661c">More...</a><br/></td></tr>
<tr class="separator:af5d5254c49cb976fb551d6a8c70e661c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f76104a4e1a75f6644a9a25a8aa7fc"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t3__th__channel3__reg__c.html">uvme_apb_adv_timer_ss_t3_th_channel3_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a53f76104a4e1a75f6644a9a25a8aa7fc">t3_th_channel3</a></td></tr>
<tr class="memdesc:a53f76104a4e1a75f6644a9a25a8aa7fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 channel 0 threshold configuration bitfield.  <a href="#a53f76104a4e1a75f6644a9a25a8aa7fc">More...</a><br/></td></tr>
<tr class="separator:a53f76104a4e1a75f6644a9a25a8aa7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4802d0b47c43946a612f5d2d7b872da7"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__t3__counter__reg__c.html">uvme_apb_adv_timer_ss_t3_counter_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a4802d0b47c43946a612f5d2d7b872da7">t3_counter</a></td></tr>
<tr class="memdesc:a4802d0b47c43946a612f5d2d7b872da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER0 counter value.  <a href="#a4802d0b47c43946a612f5d2d7b872da7">More...</a><br/></td></tr>
<tr class="separator:a4802d0b47c43946a612f5d2d7b872da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1f80028310f18f486dca6500245c3d"><td class="memItemLeft" align="right" valign="top">rand <br class="typebreak"/>
<a class="el" href="classuvme__apb__adv__timer__ss__event__cfg__reg__c.html">uvme_apb_adv_timer_ss_event_cfg_reg_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__apb__adv__timer__ss__reg__block__c.html#a7d1f80028310f18f486dca6500245c3d">event_cfg</a></td></tr>
<tr class="memdesc:a7d1f80028310f18f486dca6500245c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADV_TIMER output event 0 source configuration bitfiled:  <a href="#a7d1f80028310f18f486dca6500245c3d">More...</a><br/></td></tr>
<tr class="separator:a7d1f80028310f18f486dca6500245c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_classuvmx__reg__block__c"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classuvmx__reg__block__c')"><img src="closed.png" alt="-"/>&#160;Fields inherited from <a class="el" href="classuvmx__reg__block__c.html">uvmx_reg_block_c</a></td></tr>
<tr class="memitem:a1d903c329b114a80722cad89e63457b4 inherit pub_attribs_classuvmx__reg__block__c"><td class="memItemLeft" align="right" valign="top">longint unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvmx__reg__block__c.html#a1d903c329b114a80722cad89e63457b4">base_address</a></td></tr>
<tr class="separator:a1d903c329b114a80722cad89e63457b4 inherit pub_attribs_classuvmx__reg__block__c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="acc97b60db821af5ae490a6b68e778461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvme_apb_adv_timer_ss_reg_block_c::new </td>
          <td>(</td>
          <td class="paramtype">string&#160;</td>
          <td class="paramname"><em>name</em> = <code>&quot;uvme_apb_adv_timer_ss_reg_block&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>has_coverage</em> = <code>UVM_NO_COVERAGE</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default constructor. </p>

</div>
</div>
<a class="anchor" id="a8f8084f9956f35eff447e1d971e44af8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_apb_adv_timer_ss_reg_block_c::create_regs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates register(s). </p>

<p>Reimplemented from <a class="el" href="classuvmx__reg__block__c.html#ab6cb21c4c6a9594d6866382b5213ad4b">uvmx_reg_block_c</a>.</p>

</div>
</div>
<a class="anchor" id="adfa4f370d4a283f211bc77eb442432a6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_apb_adv_timer_ss_reg_block_c::create_maps </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates address maps. </p>

<p>Reimplemented from <a class="el" href="classuvmx__reg__block__c.html#a248e4a59176b9cb48add4f07dab8aa1c">uvmx_reg_block_c</a>.</p>

</div>
</div>
<a class="anchor" id="a9ec9aa766078cdace0c0dab0692ebfc7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_apb_adv_timer_ss_reg_block_c::add_regs_to_map </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds registers to address maps. </p>

<p>Reimplemented from <a class="el" href="classuvmx__reg__block__c.html#a019ac1f88e42192b7a0a9d8844aeb67f">uvmx_reg_block_c</a>.</p>

</div>
</div>
<a class="anchor" id="acc97b60db821af5ae490a6b68e778461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvme_apb_adv_timer_ss_reg_block_c::new </td>
          <td>(</td>
          <td class="paramtype">string&#160;</td>
          <td class="paramname"><em>name</em> = <code>&quot;uvme_apb_adv_timer_ss_reg_block&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>has_coverage</em> = <code>UVM_NO_COVERAGE</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default constructor. </p>

</div>
</div>
<a class="anchor" id="a8f8084f9956f35eff447e1d971e44af8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_apb_adv_timer_ss_reg_block_c::create_regs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates register(s). </p>

<p>Reimplemented from <a class="el" href="classuvmx__reg__block__c.html#ab6cb21c4c6a9594d6866382b5213ad4b">uvmx_reg_block_c</a>.</p>

</div>
</div>
<a class="anchor" id="adfa4f370d4a283f211bc77eb442432a6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_apb_adv_timer_ss_reg_block_c::create_maps </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates address maps. </p>

<p>Reimplemented from <a class="el" href="classuvmx__reg__block__c.html#a248e4a59176b9cb48add4f07dab8aa1c">uvmx_reg_block_c</a>.</p>

</div>
</div>
<a class="anchor" id="a9ec9aa766078cdace0c0dab0692ebfc7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_apb_adv_timer_ss_reg_block_c::add_regs_to_map </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds registers to address maps. </p>

<p>Reimplemented from <a class="el" href="classuvmx__reg__block__c.html#a019ac1f88e42192b7a0a9d8844aeb67f">uvmx_reg_block_c</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="ace972bd966acee2ebd30edf3ddf9de31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t0__cmd__reg__c.html">uvme_apb_adv_timer_chip__t0_cmd_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_cmd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 start command bitfield. </p>

</div>
</div>
<a class="anchor" id="af17cdf8651928d4e180e31e9e533ea28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t0__config__reg__c.html">uvme_apb_adv_timer_chip__t0_config_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 input source configuration bitfield: </p>

</div>
</div>
<a class="anchor" id="a784e5174c9bcff2747633754c697c783"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t0__threshold__reg__c.html">uvme_apb_adv_timer_chip__t0_threshold_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_threshold</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value. </p>

</div>
</div>
<a class="anchor" id="ab014bf2f5c24f1ff10858c7db3789399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t0__th__channel0__reg__c.html">uvme_apb_adv_timer_chip__t0_th_channel0_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_th_channel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a2953581aa18127b6de95a9813fd6e1bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t0__th__channel1__reg__c.html">uvme_apb_adv_timer_chip__t0_th_channel1_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_th_channel1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="ae49d1a7f7b7228e7857ae126127b2d56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t0__th__channel2__reg__c.html">uvme_apb_adv_timer_chip__t0_th_channel2_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_th_channel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a62b6f71ae2ffded140b8461dda75b6ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t0__th__channel3__reg__c.html">uvme_apb_adv_timer_chip__t0_th_channel3_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_th_channel3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a89e00fb073c126d7b105c07dd46d6873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t0__counter__reg__c.html">uvme_apb_adv_timer_chip__t0_counter_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_counter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 counter value. </p>

</div>
</div>
<a class="anchor" id="ad209529556ccc044c29d901242d8661d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t1__cmd__reg__c.html">uvme_apb_adv_timer_chip__t1_cmd_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_cmd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 start command bitfield. </p>

</div>
</div>
<a class="anchor" id="ac28b3a23e45c5da22e065da159419319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t1__config__reg__c.html">uvme_apb_adv_timer_chip__t1_config_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 input source configuration bitfield: </p>

</div>
</div>
<a class="anchor" id="a625450a1c66d0bceb5a7dd4178296d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t1__threshold__reg__c.html">uvme_apb_adv_timer_chip__t1_threshold_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_threshold</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value. </p>

</div>
</div>
<a class="anchor" id="ad20717d6d3f5fa68fc376d5fba06c20a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t1__th__channel0__reg__c.html">uvme_apb_adv_timer_chip__t1_th_channel0_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_th_channel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a3d326cad1006fbf7c02b34ae1ae7c940"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t1__th__channel1__reg__c.html">uvme_apb_adv_timer_chip__t1_th_channel1_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_th_channel1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a34f30c9fd0f30bbe1a58feec4e9d47ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t1__th__channel2__reg__c.html">uvme_apb_adv_timer_chip__t1_th_channel2_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_th_channel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a856d7cc9fb1bf5dfbe0a26d2dce915de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t1__th__channel3__reg__c.html">uvme_apb_adv_timer_chip__t1_th_channel3_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_th_channel3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="ae73546120ac98d9db8fb0a236f7fa4df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t1__counter__reg__c.html">uvme_apb_adv_timer_chip__t1_counter_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_counter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 counter value. </p>

</div>
</div>
<a class="anchor" id="a050f63fab02020a117c3c5b429bfe862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t2__cmd__reg__c.html">uvme_apb_adv_timer_chip__t2_cmd_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_cmd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 start command bitfield. </p>

</div>
</div>
<a class="anchor" id="acc6869cbd22fe1be0985669b6c00b5f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t2__config__reg__c.html">uvme_apb_adv_timer_chip__t2_config_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 input source configuration bitfield: </p>

</div>
</div>
<a class="anchor" id="ac6ea6f6271963501736373bca10099d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t2__threshold__reg__c.html">uvme_apb_adv_timer_chip__t2_threshold_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_threshold</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value. </p>

</div>
</div>
<a class="anchor" id="a93fa63a5b4dfdb1583f661de5898db78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t2__th__channel0__reg__c.html">uvme_apb_adv_timer_chip__t2_th_channel0_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_th_channel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="aa782bdd8ccbc267e56c104d61add175c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t2__th__channel1__reg__c.html">uvme_apb_adv_timer_chip__t2_th_channel1_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_th_channel1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="ae0d29c42db21087ba6ce869eb0023067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t2__th__channel2__reg__c.html">uvme_apb_adv_timer_chip__t2_th_channel2_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_th_channel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a1fc7c2d43dac2e9f4f7f54682eafd4c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t2__th__channel3__reg__c.html">uvme_apb_adv_timer_chip__t2_th_channel3_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_th_channel3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="aa4d367f751dfd1bb8c3cfe3ff0af8e70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t2__counter__reg__c.html">uvme_apb_adv_timer_chip__t2_counter_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_counter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 counter value. </p>

</div>
</div>
<a class="anchor" id="aaa9cf118f04cb3755bfd7ad2327193d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t3__cmd__reg__c.html">uvme_apb_adv_timer_chip__t3_cmd_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_cmd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 start command bitfield. </p>

</div>
</div>
<a class="anchor" id="a4bfda6502429e3bf0575da7b60bbf692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t3__config__reg__c.html">uvme_apb_adv_timer_chip__t3_config_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 input source configuration bitfield: </p>

</div>
</div>
<a class="anchor" id="a2196a718522dcd3eaaf7f3827aab4652"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t3__threshold__reg__c.html">uvme_apb_adv_timer_chip__t3_threshold_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_threshold</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value. </p>

</div>
</div>
<a class="anchor" id="a0c21fda357d0197a570d46c0e319103c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t3__th__channel0__reg__c.html">uvme_apb_adv_timer_chip__t3_th_channel0_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_th_channel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a345cc16b21eefcf91846ce2e3c42dee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t3__th__channel1__reg__c.html">uvme_apb_adv_timer_chip__t3_th_channel1_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_th_channel1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a08ffb6e26a71f4e9da492d8d4a670458"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t3__th__channel2__reg__c.html">uvme_apb_adv_timer_chip__t3_th_channel2_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_th_channel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a2cc4fe4235abd77a0d40c940171a472c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t3__th__channel3__reg__c.html">uvme_apb_adv_timer_chip__t3_th_channel3_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_th_channel3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="add167c4bad46bb70b1be2df7402d1c2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____t3__counter__reg__c.html">uvme_apb_adv_timer_chip__t3_counter_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_counter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 counter value. </p>

</div>
</div>
<a class="anchor" id="a9672d93412f6329cbc5646bc69b61810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__chip____event__cfg__reg__c.html">uvme_apb_adv_timer_chip__event_cfg_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::event_cfg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER output event 0 source configuration bitfiled: </p>

</div>
</div>
<a class="anchor" id="a4c8f7b2fa94809d6c9aa36fe98770845"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t0__cmd__reg__c.html">uvme_apb_adv_timer_ss_t0_cmd_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_cmd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 start command bitfield. </p>

</div>
</div>
<a class="anchor" id="a79f1e2524dc4b54b755bc0415bdbaab3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t0__config__reg__c.html">uvme_apb_adv_timer_ss_t0_config_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 input source configuration bitfield: </p>

</div>
</div>
<a class="anchor" id="ab8d78b71972108a10386e11209fd0daf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t0__threshold__reg__c.html">uvme_apb_adv_timer_ss_t0_threshold_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_threshold</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value. </p>

</div>
</div>
<a class="anchor" id="a9e9fab35c061b26be0e400a926851b8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t0__th__channel0__reg__c.html">uvme_apb_adv_timer_ss_t0_th_channel0_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_th_channel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="aa3604082effb716ac626dbe2e238551e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t0__th__channel1__reg__c.html">uvme_apb_adv_timer_ss_t0_th_channel1_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_th_channel1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a3a1a1a4f4f25e697883f25fa786e2c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t0__th__channel2__reg__c.html">uvme_apb_adv_timer_ss_t0_th_channel2_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_th_channel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a704832577f3adfc60caca89a1e5690af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t0__th__channel3__reg__c.html">uvme_apb_adv_timer_ss_t0_th_channel3_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_th_channel3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="ab0d3324ca185e20abc49b59cffbc2bdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t0__counter__reg__c.html">uvme_apb_adv_timer_ss_t0_counter_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t0_counter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 counter value. </p>

</div>
</div>
<a class="anchor" id="aea5a0e0a6642dbbd6c933118cd712540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t1__cmd__reg__c.html">uvme_apb_adv_timer_ss_t1_cmd_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_cmd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 start command bitfield. </p>

</div>
</div>
<a class="anchor" id="ae7c7d4f6f0fc01984573e3eea9052e98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t1__config__reg__c.html">uvme_apb_adv_timer_ss_t1_config_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 input source configuration bitfield: </p>

</div>
</div>
<a class="anchor" id="a5cd2d2f08254bc009483da4a498bd5c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t1__threshold__reg__c.html">uvme_apb_adv_timer_ss_t1_threshold_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_threshold</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value. </p>

</div>
</div>
<a class="anchor" id="ad1e6982a4ca8166d5d4e4119062d1d5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t1__th__channel0__reg__c.html">uvme_apb_adv_timer_ss_t1_th_channel0_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_th_channel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a2d5d0b32613a2912b7bff46054974049"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t1__th__channel1__reg__c.html">uvme_apb_adv_timer_ss_t1_th_channel1_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_th_channel1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a648949905a93b960c4e1214526d21cce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t1__th__channel2__reg__c.html">uvme_apb_adv_timer_ss_t1_th_channel2_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_th_channel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a0ac436c659a792197e042f337a2775e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t1__th__channel3__reg__c.html">uvme_apb_adv_timer_ss_t1_th_channel3_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_th_channel3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="ad1c85b7f0b2be7e0980b7426274107f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t1__counter__reg__c.html">uvme_apb_adv_timer_ss_t1_counter_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t1_counter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 counter value. </p>

</div>
</div>
<a class="anchor" id="a19f9a6bb7cb6d7691a7c3fbb1a24e7e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t2__cmd__reg__c.html">uvme_apb_adv_timer_ss_t2_cmd_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_cmd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 start command bitfield. </p>

</div>
</div>
<a class="anchor" id="aa33cabe788414044a31b7dbd512b5821"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t2__config__reg__c.html">uvme_apb_adv_timer_ss_t2_config_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 input source configuration bitfield: </p>

</div>
</div>
<a class="anchor" id="ad9e861946b7b8510d498ee1731a75b10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t2__threshold__reg__c.html">uvme_apb_adv_timer_ss_t2_threshold_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_threshold</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value. </p>

</div>
</div>
<a class="anchor" id="a9a96f0bad4768c3a159bed5965a32cc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t2__th__channel0__reg__c.html">uvme_apb_adv_timer_ss_t2_th_channel0_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_th_channel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="aaed5f100b2f468f4f8acbd15800e65f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t2__th__channel1__reg__c.html">uvme_apb_adv_timer_ss_t2_th_channel1_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_th_channel1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a261a428d142a2db73a03e7b23fbd87aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t2__th__channel2__reg__c.html">uvme_apb_adv_timer_ss_t2_th_channel2_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_th_channel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="af7170adc76f24d8d1705f327ea2a095a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t2__th__channel3__reg__c.html">uvme_apb_adv_timer_ss_t2_th_channel3_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_th_channel3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a24baf20a96fa4f4c3dafff5d816fe04a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t2__counter__reg__c.html">uvme_apb_adv_timer_ss_t2_counter_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t2_counter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 counter value. </p>

</div>
</div>
<a class="anchor" id="a0b7a2e75f05c0ca6b0de46bdb9e388c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t3__cmd__reg__c.html">uvme_apb_adv_timer_ss_t3_cmd_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_cmd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 start command bitfield. </p>

</div>
</div>
<a class="anchor" id="af0372eeb2403b47083e1d114b661a976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t3__config__reg__c.html">uvme_apb_adv_timer_ss_t3_config_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 input source configuration bitfield: </p>

</div>
</div>
<a class="anchor" id="a9dcf6e04022c685c177b301002d43ee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t3__threshold__reg__c.html">uvme_apb_adv_timer_ss_t3_threshold_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_threshold</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value. </p>

</div>
</div>
<a class="anchor" id="a67c656d304ad5c8cef3d3dcade74ec35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t3__th__channel0__reg__c.html">uvme_apb_adv_timer_ss_t3_th_channel0_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_th_channel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a1737cc26ec2fa8b9098dd36ac3316d0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t3__th__channel1__reg__c.html">uvme_apb_adv_timer_ss_t3_th_channel1_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_th_channel1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="af5d5254c49cb976fb551d6a8c70e661c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t3__th__channel2__reg__c.html">uvme_apb_adv_timer_ss_t3_th_channel2_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_th_channel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a53f76104a4e1a75f6644a9a25a8aa7fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t3__th__channel3__reg__c.html">uvme_apb_adv_timer_ss_t3_th_channel3_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_th_channel3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 channel 0 threshold configuration bitfield. </p>

</div>
</div>
<a class="anchor" id="a4802d0b47c43946a612f5d2d7b872da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__t3__counter__reg__c.html">uvme_apb_adv_timer_ss_t3_counter_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::t3_counter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER0 counter value. </p>

</div>
</div>
<a class="anchor" id="a7d1f80028310f18f486dca6500245c3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rand <a class="el" href="classuvme__apb__adv__timer__ss__event__cfg__reg__c.html">uvme_apb_adv_timer_ss_event_cfg_reg_c</a> uvme_apb_adv_timer_ss_reg_block_c::event_cfg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADV_TIMER output event 0 source configuration bitfiled: </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<script type="text/javascript">
    // script for doxygen 1.9.1
    $(function() {
        $(document).ready(function(){
           toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
           toggleButton.title = "Toggle Light/Dark Mode"
           document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
       })
    })
</script>
</body>
</html>
