Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx4-2-cpg196

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\Lib\phase_accumulator.vhd" into library work
Parsing entity <phase_accumulator>.
Parsing architecture <Behavioral> of entity <phase_accumulator>.
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\FSK-COM\remote_sources\_\Lib\spi_master.vhd" into library work
Parsing entity <spi_master>.
INFO:HDLCompiler:1676 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\remote_sources\_\Lib\spi_master.vhd" Line 47. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\remote_sources\_\Lib\spi_master.vhd" Line 48. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <logic> of entity <spi_master>.
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\FSK-COM\dp_ram_8x256.vhd" into library work
Parsing entity <dp_ram_8x256>.
Parsing architecture <dp_ram_8x256_a> of entity <dp_ram_8x256>.
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\Lib\spi_slave_gpio.vhd" into library work
Parsing entity <spi_slave_gpio>.
Parsing architecture <Behavioral> of entity <spi_slave_gpio>.
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" into library work
Parsing entity <fsk_com_protocol_data_decode>.
Parsing architecture <Behavioral> of entity <fsk_com_protocol_data_decode>.
INFO:HDLCompiler:1676 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" Line 126. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" Line 127. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
WARNING:HDLCompiler:946 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" Line 321: Actual for formal port reset_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" Line 346: Actual for formal port reset_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" Line 370: Actual for formal port reset_n is neither a static name nor a globally static expression
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\FSK-COM\uart_clk.vhd" into library work
Parsing entity <uart_clk>.
Parsing architecture <xilinx> of entity <uart_clk>.
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\FSK-COM\remote_sources\_\Lib\time_sync.vhd" into library work
Parsing entity <time_sync>.
Parsing architecture <Behavioral> of entity <time_sync>.
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\FSK-COM\remote_sources\_\Lib\clk_binary_divider.vhd" into library work
Parsing entity <clk_binary_divider>.
Parsing architecture <Behavioral> of entity <clk_binary_divider>.
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_spi_protocol.vhd" into library work
Parsing entity <fsk_com_spi_protocol>.
Parsing architecture <Behavioral> of entity <fsk_com_spi_protocol>.
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\FSK-COM\clk_mult_100mhz.vhd" into library work
Parsing entity <clk_mult_100mhz>.
Parsing architecture <xilinx> of entity <clk_mult_100mhz>.
Parsing VHDL file "D:\git\opentekhnia\Tio\FPGA\FSK-COM\Top.vhd" into library work
Parsing entity <Top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_mult_100mhz> (architecture <xilinx>) from library <work>.

Elaborating entity <uart_clk> (architecture <xilinx>) from library <work>.

Elaborating entity <clk_binary_divider> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <time_sync> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <fsk_com_spi_protocol> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <spi_slave_gpio> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\git\opentekhnia\Tio\FPGA\Lib\spi_slave_gpio.vhd" Line 102: Assignment to cs_raising_edge_s ignored, since the identifier is never used
WARNING:HDLCompiler:244 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_spi_protocol.vhd" Line 129: Binding entity fsk_com_protocol_data_decode does not have generic sync_time_size
INFO:HDLCompiler:1408 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" Line 25. fsk_com_protocol_data_decode is declared here

Elaborating entity <fsk_com_protocol_data_decode> (architecture <Behavioral>) from library <work>.

Elaborating entity <spi_master> (architecture <logic>) with generics from library <work>.

Elaborating entity <spi_master> (architecture <logic>) with generics from library <work>.

Elaborating entity <dp_ram_8x256> (architecture <dp_ram_8x256_a>) from library <work>.

Elaborating entity <phase_accumulator> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" Line 504: Assignment to config_register_s ignored, since the identifier is never used
INFO:HDLCompiler:1408 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" Line 25. fsk_com_protocol_data_decode is declared here
WARNING:HDLCompiler:1127 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_spi_protocol.vhd" Line 399: Assignment to cs_raising_edge_s ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\FSK-COM\Top.vhd".
WARNING:Xst:647 - Input <CSMUX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTN_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTN_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BUS_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPARE1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPARE2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPARE3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPARE4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPARE5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPARE6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPARE7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPARE8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\Top.vhd" line 254: Output port <SPARE1> of the instance <U2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\Top.vhd" line 254: Output port <SPARE2> of the instance <U2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\Top.vhd" line 254: Output port <SPARE3> of the instance <U2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\Top.vhd" line 254: Output port <SPARE4> of the instance <U2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\Top.vhd" line 254: Output port <SPARE5> of the instance <U2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\Top.vhd" line 254: Output port <SPARE6> of the instance <U2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\Top.vhd" line 254: Output port <SPARE7> of the instance <U2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\Top.vhd" line 254: Output port <SPARE8> of the instance <U2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clk_mult_100mhz>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\FSK-COM\clk_mult_100mhz.vhd".
    Summary:
	no macro.
Unit <clk_mult_100mhz> synthesized.

Synthesizing Unit <uart_clk>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\FSK-COM\uart_clk.vhd".
    Summary:
	no macro.
Unit <uart_clk> synthesized.

Synthesizing Unit <clk_binary_divider>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\FSK-COM\remote_sources\_\Lib\clk_binary_divider.vhd".
        NB_OF_BIT = 25
    Found 25-bit register for signal <counter_s>.
    Found 25-bit adder for signal <counter_s[24]_GND_15_o_add_0_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <clk_binary_divider> synthesized.

Synthesizing Unit <time_sync>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\FSK-COM\remote_sources\_\Lib\time_sync.vhd".
        sync_time_size = 32
    Found 3-bit register for signal <sync_reset_s_d>.
    Found 2-bit register for signal <state_s>.
    Found 1-bit register for signal <count_en>.
    Found 32-bit register for signal <sync_time_s>.
    Found 8-bit register for signal <sync_clk_s_d>.
    Found finite state machine <FSM_0> for signal <state_s>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | wait_high_level                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <sync_time_s[31]_GND_16_o_add_7_OUT> created at line 103.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <time_sync> synthesized.

Synthesizing Unit <fsk_com_spi_protocol>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_spi_protocol.vhd".
        sync_time_size = 32
    Found 1-bit register for signal <reset_status_s>.
    Found 1-bit register for signal <alive_indicator_s>.
    Found 3-bit register for signal <cs_d_s>.
    Found 1-bit register for signal <cs_falling_edge_s>.
    Found 8-bit register for signal <byte_tx_s>.
    Found 1-bit register for signal <command_ready_s>.
    Found 8-bit register for signal <command_s>.
    Found 2-bit register for signal <state_s>.
    Found finite state machine <FSM_1> for signal <state_s>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x1-bit Read Only RAM for signal <CS_GND_229_o_Mux_2_o>
    Found 8-bit 3-to-1 multiplexer for signal <state_s[1]_X_12_o_wide_mux_6_OUT> created at line 444.
    Found 1-bit 4-to-1 multiplexer for signal <CS_Z_12_o_Mux_1_o> created at line 386.
    Found 1-bit tristate buffer for signal <MISO> created at line 386
    Summary:
	inferred   1 RAM(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <fsk_com_spi_protocol> synthesized.

Synthesizing Unit <spi_slave_gpio>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\Lib\spi_slave_gpio.vhd".
        byte_size = 8
    Found 1-bit register for signal <cs_filter_s>.
    Found 1-bit register for signal <cs_filter_d_s>.
    Found 1-bit register for signal <miso_s>.
    Found 1-bit register for signal <cs_falling_edge_s>.
    Found 3-bit register for signal <sck_d_s>.
    Found 1-bit register for signal <sck_filter_s>.
    Found 1-bit register for signal <sck_filter_d_s>.
    Found 4-bit register for signal <mosi_d_s>.
    Found 1-bit register for signal <sck_falling_edge_s>.
    Found 1-bit register for signal <sck_raising_edge_s>.
    Found 1-bit register for signal <state_s>.
    Found 8-bit register for signal <byte_count_s>.
    Found 6-bit register for signal <byte_tx_load_d_s>.
    Found 8-bit register for signal <out_shift_reg_s>.
    Found 8-bit register for signal <bitcount_s>.
    Found 1-bit register for signal <byte_rx_ready_pulse_s>.
    Found 8-bit register for signal <in_shift_reg_s>.
    Found 8-bit register for signal <BYTE_RX>.
    Found 3-bit register for signal <cs_d_s>.
    Found 8-bit adder for signal <byte_count_s[7]_GND_18_o_add_4_OUT> created at line 204.
    Found 8-bit adder for signal <bitcount_s[7]_GND_18_o_add_6_OUT> created at line 222.
    Found 1-bit tristate buffer for signal <MISO> created at line 97
    Found 8-bit comparator greater for signal <n0025> created at line 231
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <spi_slave_gpio> synthesized.

Synthesizing Unit <fsk_com_protocol_data_decode>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd".
WARNING:Xst:647 - Input <UART1_N_IRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UART2_N_IRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" line 313: Output port <rx_data> of the instance <DDS_SPI_MASTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" line 338: Output port <rx_data> of the instance <UART1_SPI_MASTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" line 338: Output port <busy> of the instance <UART1_SPI_MASTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" line 362: Output port <rx_data> of the instance <UART2_SPI_MASTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" line 362: Output port <busy> of the instance <UART2_SPI_MASTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\git\opentekhnia\Tio\FPGA\FSK-COM\fsk_com_protocol_data_decode.vhd" line 423: Output port <CLK_OUT> of the instance <DDS_BITRATE_GEN> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dds_phase_accumulator_load_en_s>.
    Found 4-bit register for signal <dds_state_s>.
    Found 1-bit register for signal <dds_ram_wr_en_s>.
    Found 1-bit register for signal <dds_wait_for_end_of_ram_filling_s>.
    Found 1-bit register for signal <dds_phase_accumulator_reset_s>.
    Found 1-bit register for signal <uart1_time_ready_s>.
    Found 1-bit register for signal <uart2_time_ready_s>.
    Found 1-bit register for signal <dds_io_ud_clk_s>.
    Found 1-bit register for signal <dds_data_rdy_to_send_s>.
    Found 1-bit register for signal <dds_send_gain_zero_s>.
    Found 1-bit register for signal <dds_send_continous_s>.
    Found 1-bit register for signal <command_ready_d_s>.
    Found 1-bit register for signal <valid_command_completed_s>.
    Found 1-bit register for signal <valid_command_rx_s>.
    Found 1-bit register for signal <invalid_command_detected_s>.
    Found 1-bit register for signal <invalid_command_rx_s>.
    Found 1-bit register for signal <incomplete_command_rx_s>.
    Found 32-bit register for signal <sync_time_read_latch_s>.
    Found 16-bit register for signal <uart1_spi_master_tx_data_s>.
    Found 1-bit register for signal <uart1_spi_master_en_s>.
    Found 16-bit register for signal <uart2_spi_master_tx_data_s>.
    Found 1-bit register for signal <uart2_spi_master_en_s>.
    Found 1-bit register for signal <fsk_stop_time_ready_s>.
    Found 1-bit register for signal <DDS_IO_UD_CLK>.
    Found 1-bit register for signal <dds_state_wait_for_time_s>.
    Found 1-bit register for signal <dds_time_to_send_s>.
    Found 24-bit register for signal <dds_spi_master_tx_data_s>.
    Found 1-bit register for signal <dds_spi_master_en_s>.
    Found 1-bit register for signal <dds_ram_last_byte_s>.
    Found 8-bit register for signal <dds_ram_rd_addr_s>.
    Found 1-bit register for signal <DDS_FSK_BPSK_HOLD>.
    Found 8-bit register for signal <dds_ram_wr_addr_s>.
    Found 8-bit register for signal <BYTE_TX>.
    Found 8-bit register for signal <led_control_register_s>.
    Found 1-bit register for signal <dds_spi_mux_s>.
    Found 1-bit register for signal <uart1_spi_mux_s>.
    Found 1-bit register for signal <uart2_spi_mux_s>.
    Found 16-bit register for signal <dds_channel_gain>.
    Found 32-bit register for signal <dds_tx_time_s>.
    Found 4-bit register for signal <dds_bits_to_send_on_last_byte_s>.
    Found 8-bit register for signal <dds_ram_wr_data_s>.
    Found 32-bit register for signal <dds_phase_accumulator_word_s>.
    Found 32-bit register for signal <uart1_time_s>.
    Found 1-bit register for signal <uart1_mode_s>.
    Found 32-bit register for signal <uart2_time_s>.
    Found 1-bit register for signal <uart2_mode_s>.
    Found 32-bit register for signal <fsk_stop_time_s>.
    Found 2-bit register for signal <MISO_SRC_SEL>.
    Found finite state machine <FSM_2> for signal <dds_state_s>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 93                                             |
    | Inputs             | 16                                             |
    | Outputs            | 10                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <dds_ram_rd_addr_s[7]_GND_20_o_add_16_OUT> created at line 629.
    Found 8-bit adder for signal <dds_ram_wr_addr_s[7]_GND_20_o_add_69_OUT> created at line 776.
    Found 8-bit 7-to-1 multiplexer for signal <_n1017> created at line 845.
    Found 1-bit tristate buffer for signal <FAULT> created at line 451
    Found 32-bit comparator greater for signal <n0041> created at line 563
    Found 32-bit comparator greater for signal <n0049> created at line 574
    Found 32-bit comparator greater for signal <n0057> created at line 585
    Found 32-bit comparator greater for signal <n0068> created at line 616
    Found 8-bit comparator lessequal for signal <n0078> created at line 629
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 340 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred 297 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <fsk_com_protocol_data_decode> synthesized.

Synthesizing Unit <spi_master_1>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\FSK-COM\remote_sources\_\Lib\spi_master.vhd".
        slaves = 1
        d_width = 24
        busy_release_clk_delay = 0
    Found 1-bit register for signal <ss_n>.
    Found 1-bit register for signal <busy>.
    Found 24-bit register for signal <rx_data>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <state[1]_clock_DFF_95_q>.
    Found 1-bit register for signal <state[1]_clock_DFF_123>.
    Found 1-bit register for signal <continue>.
    Found 32-bit register for signal <slave>.
    Found 32-bit register for signal <clk_ratio>.
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit register for signal <assert_data>.
    Found 24-bit register for signal <tx_buffer>.
    Found 6-bit register for signal <clk_toggles>.
    Found 6-bit register for signal <last_bit_rx>.
    Found 24-bit register for signal <rx_buffer>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <clk_toggles[5]_GND_21_o_add_17_OUT> created at line 122.
    Found 7-bit adder for signal <n0185> created at line 131.
    Found 32-bit adder for signal <count[31]_GND_21_o_add_34_OUT> created at line 168.
    Found 32-bit subtractor for signal <count[31]_GND_21_o_sub_43_OUT<31:0>> created at line 177.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_16_o_Mux_45_o> created at line 78.
    Found 32-bit 3-to-1 multiplexer for signal <state[1]_X_16_o_wide_mux_51_OUT> created at line 78.
    Found 1-bit tristate buffer for signal <mosi> created at line 67
    Found 32-bit comparator equal for signal <_n0247> created at line 116
    Found 6-bit comparator lessequal for signal <n0023> created at line 126
    Found 7-bit comparator greater for signal <GND_21_o_BUS_0003_LessThan_22_o> created at line 131
    Found 6-bit comparator greater for signal <clk_toggles[5]_last_bit_rx[5]_LessThan_24_o> created at line 136
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 186 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <spi_master_1> synthesized.

Synthesizing Unit <spi_master_2>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\FSK-COM\remote_sources\_\Lib\spi_master.vhd".
        slaves = 1
        d_width = 16
        busy_release_clk_delay = 1
    Found 1-bit register for signal <ss_n>.
    Found 1-bit register for signal <busy>.
    Found 16-bit register for signal <rx_data>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <state[1]_clock_DFF_126_q>.
    Found 1-bit register for signal <state[1]_clock_DFF_146>.
    Found 1-bit register for signal <continue>.
    Found 32-bit register for signal <slave>.
    Found 32-bit register for signal <clk_ratio>.
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit register for signal <assert_data>.
    Found 16-bit register for signal <tx_buffer>.
    Found 6-bit register for signal <clk_toggles>.
    Found 6-bit register for signal <last_bit_rx>.
    Found 16-bit register for signal <rx_buffer>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <n0193> created at line 105.
    Found 6-bit adder for signal <clk_toggles[5]_GND_91_o_add_17_OUT> created at line 122.
    Found 7-bit adder for signal <n0185> created at line 131.
    Found 32-bit adder for signal <count[31]_GND_91_o_add_34_OUT> created at line 168.
    Found 6-bit subtractor for signal <GND_91_o_GND_91_o_sub_7_OUT<5:0>> created at line 105.
    Found 32-bit subtractor for signal <count[31]_GND_91_o_sub_43_OUT<31:0>> created at line 177.
    Found 7-bit subtractor for signal <n0147> created at line 144.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_20_o_Mux_45_o> created at line 78.
    Found 32-bit 3-to-1 multiplexer for signal <state[1]_X_20_o_wide_mux_51_OUT> created at line 78.
    Found 1-bit tristate buffer for signal <mosi> created at line 67
    Found 32-bit comparator greater for signal <GND_91_o_addr[31]_LessThan_1_o> created at line 89
    Found 32-bit comparator equal for signal <clk_ratio[31]_count[31]_equal_16_o> created at line 116
    Found 6-bit comparator lessequal for signal <n0023> created at line 126
    Found 7-bit comparator greater for signal <GND_91_o_BUS_0003_LessThan_22_o> created at line 131
    Found 6-bit comparator greater for signal <clk_toggles[5]_last_bit_rx[5]_LessThan_24_o> created at line 136
    Found 6-bit comparator equal for signal <last_bit_rx[5]_clk_toggles[5]_equal_26_o> created at line 142
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 163 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <spi_master_2> synthesized.

Synthesizing Unit <phase_accumulator>.
    Related source file is "D:\git\opentekhnia\Tio\FPGA\Lib\phase_accumulator.vhd".
        phase_accumulator_length = 32
    Found 32-bit register for signal <phase_accumulator_s>.
    Found 1-bit register for signal <clk_out_s>.
    Found 1-bit register for signal <clk_out_d_s>.
    Found 1-bit register for signal <PULSE_OUT>.
    Found 32-bit register for signal <phase_accumulator_word_s>.
    Found 32-bit adder for signal <phase_accumulator_s[31]_phase_accumulator_word_s[31]_add_1_OUT> created at line 86.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
Unit <phase_accumulator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 22
 25-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 3
 6-bit adder                                           : 3
 6-bit subtractor                                      : 2
 7-bit adder                                           : 5
 7-bit subtractor                                      : 2
 8-bit adder                                           : 4
# Registers                                            : 127
 1-bit register                                        : 68
 16-bit register                                       : 9
 2-bit register                                        : 1
 24-bit register                                       : 4
 25-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 18
 4-bit register                                        : 2
 6-bit register                                        : 7
 8-bit register                                        : 13
# Comparators                                          : 22
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 6
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 3
 7-bit comparator greater                              : 3
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 366
 1-bit 2-to-1 multiplexer                              : 298
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 4
 24-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 31
 6-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 12
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <dp_ram_8x256.ngc>.
Loading core <dp_ram_8x256> for timing and area information for instance <DDS_RAM>.
INFO:Xst:2261 - The FF/Latch <clk_ratio_1> in Unit <DDS_SPI_MASTER> is equivalent to the following 6 FFs/Latches, which will be removed : <clk_ratio_3> <last_bit_rx_0> <last_bit_rx_1> <last_bit_rx_2> <last_bit_rx_3> <last_bit_rx_5> 
INFO:Xst:2261 - The FF/Latch <clk_ratio_0> in Unit <DDS_SPI_MASTER> is equivalent to the following 30 FFs/Latches, which will be removed : <clk_ratio_2> <clk_ratio_4> <clk_ratio_5> <clk_ratio_6> <clk_ratio_7> <clk_ratio_8> <clk_ratio_9> <clk_ratio_10> <clk_ratio_11> <clk_ratio_12> <clk_ratio_13> <clk_ratio_14> <clk_ratio_15> <clk_ratio_16> <clk_ratio_17> <clk_ratio_18> <clk_ratio_19> <clk_ratio_20> <clk_ratio_21> <clk_ratio_22> <clk_ratio_23> <clk_ratio_24> <clk_ratio_25> <clk_ratio_26> <clk_ratio_27> <clk_ratio_28> <clk_ratio_29> <clk_ratio_30> <slave_0> <last_bit_rx_4> 
INFO:Xst:2261 - The FF/Latch <uart2_spi_master_tx_data_s_8> in Unit <U2> is equivalent to the following 2 FFs/Latches, which will be removed : <uart2_spi_master_tx_data_s_11> <uart2_spi_master_tx_data_s_15> 
INFO:Xst:2261 - The FF/Latch <uart1_spi_master_tx_data_s_0> in Unit <U2> is equivalent to the following 11 FFs/Latches, which will be removed : <uart1_spi_master_tx_data_s_1> <uart1_spi_master_tx_data_s_2> <uart1_spi_master_tx_data_s_3> <uart1_spi_master_tx_data_s_5> <uart1_spi_master_tx_data_s_6> <uart1_spi_master_tx_data_s_7> <uart1_spi_master_tx_data_s_9> <uart1_spi_master_tx_data_s_10> <uart1_spi_master_tx_data_s_12> <uart1_spi_master_tx_data_s_13> <uart1_spi_master_tx_data_s_14> 
INFO:Xst:2261 - The FF/Latch <uart2_spi_master_tx_data_s_0> in Unit <U2> is equivalent to the following 11 FFs/Latches, which will be removed : <uart2_spi_master_tx_data_s_1> <uart2_spi_master_tx_data_s_2> <uart2_spi_master_tx_data_s_3> <uart2_spi_master_tx_data_s_5> <uart2_spi_master_tx_data_s_6> <uart2_spi_master_tx_data_s_7> <uart2_spi_master_tx_data_s_9> <uart2_spi_master_tx_data_s_10> <uart2_spi_master_tx_data_s_12> <uart2_spi_master_tx_data_s_13> <uart2_spi_master_tx_data_s_14> 
INFO:Xst:2261 - The FF/Latch <uart1_spi_master_tx_data_s_8> in Unit <U2> is equivalent to the following 2 FFs/Latches, which will be removed : <uart1_spi_master_tx_data_s_11> <uart1_spi_master_tx_data_s_15> 
INFO:Xst:2261 - The FF/Latch <sync_clk_s_d_5> in Unit <U1> is equivalent to the following 2 FFs/Latches, which will be removed : <sync_clk_s_d_6> <sync_clk_s_d_7> 
WARNING:Xst:1426 - The value init of the FF/Latch clk_ratio_1 hinder the constant cleaning in the block DDS_SPI_MASTER.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch clk_ratio_31 hinder the constant cleaning in the block DDS_SPI_MASTER.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <clk_ratio_0> has a constant value of 0 in block <DDS_SPI_MASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart1_spi_master_tx_data_s_0> (without init value) has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart1_spi_master_tx_data_s_8> (without init value) has a constant value of 1 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart2_spi_master_tx_data_s_0> (without init value) has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart2_spi_master_tx_data_s_8> (without init value) has a constant value of 1 in block <U2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <slave_1> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_2> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_3> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_4> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_5> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_6> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_7> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_8> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_9> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_10> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_11> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_12> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_13> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_14> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_15> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_16> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_17> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_18> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_19> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_20> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_21> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_22> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_23> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_24> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_25> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_26> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_27> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_28> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_29> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_30> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_31> of sequential type is unconnected in block <DDS_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_1> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_2> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_3> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_4> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_5> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_6> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_7> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_8> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_9> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_10> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_11> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_12> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_13> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_14> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_15> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_16> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_17> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_18> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_19> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_20> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_21> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_22> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_23> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_24> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_25> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_26> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_27> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_28> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_29> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_30> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_31> of sequential type is unconnected in block <UART1_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_1> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_2> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_3> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_4> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_5> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_6> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_7> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_8> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_9> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_10> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_11> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_12> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_13> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_14> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_15> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_16> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_17> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_18> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_19> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_20> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_21> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_22> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_23> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_24> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_25> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_26> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_27> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_28> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_29> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_30> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <slave_31> of sequential type is unconnected in block <UART2_SPI_MASTER>.
WARNING:Xst:2677 - Node <led_control_register_s_3> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <led_control_register_s_4> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <led_control_register_s_5> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <led_control_register_s_6> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <led_control_register_s_7> of sequential type is unconnected in block <U2>.

Synthesizing (advanced) Unit <clk_binary_divider>.
The following registers are absorbed into counter <counter_s>: 1 register on signal <counter_s>.
Unit <clk_binary_divider> synthesized (advanced).

Synthesizing (advanced) Unit <fsk_com_protocol_data_decode>.
The following registers are absorbed into counter <dds_ram_wr_addr_s>: 1 register on signal <dds_ram_wr_addr_s>.
Unit <fsk_com_protocol_data_decode> synthesized (advanced).

Synthesizing (advanced) Unit <fsk_com_spi_protocol>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CS_GND_229_o_Mux_2_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(CS,miso_src_sel_s)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fsk_com_spi_protocol> synthesized (advanced).

Synthesizing (advanced) Unit <phase_accumulator>.
The following registers are absorbed into accumulator <phase_accumulator_s>: 1 register on signal <phase_accumulator_s>.
Unit <phase_accumulator> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_gpio>.
The following registers are absorbed into counter <bitcount_s>: 1 register on signal <bitcount_s>.
Unit <spi_slave_gpio> synthesized (advanced).

Synthesizing (advanced) Unit <time_sync>.
The following registers are absorbed into counter <sync_time_s>: 1 register on signal <sync_time_s>.
Unit <time_sync> synthesized (advanced).
WARNING:Xst:2677 - Node <led_control_register_s_3> of sequential type is unconnected in block <fsk_com_protocol_data_decode>.
WARNING:Xst:2677 - Node <led_control_register_s_4> of sequential type is unconnected in block <fsk_com_protocol_data_decode>.
WARNING:Xst:2677 - Node <led_control_register_s_5> of sequential type is unconnected in block <fsk_com_protocol_data_decode>.
WARNING:Xst:2677 - Node <led_control_register_s_6> of sequential type is unconnected in block <fsk_com_protocol_data_decode>.
WARNING:Xst:2677 - Node <led_control_register_s_7> of sequential type is unconnected in block <fsk_com_protocol_data_decode>.
WARNING:Xst:2677 - Node <dds_channel_gain_12> of sequential type is unconnected in block <fsk_com_protocol_data_decode>.
WARNING:Xst:2677 - Node <dds_channel_gain_13> of sequential type is unconnected in block <fsk_com_protocol_data_decode>.
WARNING:Xst:2677 - Node <dds_channel_gain_14> of sequential type is unconnected in block <fsk_com_protocol_data_decode>.
WARNING:Xst:2677 - Node <slave_1> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_2> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_3> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_4> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_5> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_6> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_7> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_8> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_9> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_10> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_11> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_12> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_13> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_14> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_15> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_16> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_17> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_18> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_19> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_20> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_21> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_22> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_23> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_24> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_25> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_26> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_27> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_28> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_29> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_30> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_31> of sequential type is unconnected in block <spi_master_1>.
WARNING:Xst:2677 - Node <slave_1> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_2> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_3> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_4> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_5> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_6> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_7> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_8> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_9> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_10> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_11> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_12> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_13> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_14> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_15> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_16> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_17> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_18> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_19> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_20> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_21> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_22> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_23> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_24> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_25> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_26> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_27> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_28> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_29> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_30> of sequential type is unconnected in block <spi_master_2>.
WARNING:Xst:2677 - Node <slave_31> of sequential type is unconnected in block <spi_master_2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 17
 32-bit addsub                                         : 3
 6-bit adder                                           : 5
 6-bit subtractor                                      : 4
 7-bit adder                                           : 3
 8-bit adder                                           : 2
# Counters                                             : 4
 25-bit up counter                                     : 1
 32-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 871
 Flip-Flops                                            : 871
# Comparators                                          : 22
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 6
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 3
 7-bit comparator greater                              : 3
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 498
 1-bit 2-to-1 multiplexer                              : 435
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 4
 24-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 27
 6-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 12
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <uart1_spi_master_tx_data_s_15> (without init value) has a constant value of 1 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_14> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_13> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_12> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_11> (without init value) has a constant value of 1 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_10> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_9> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_8> (without init value) has a constant value of 1 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_7> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_6> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_5> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_3> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_2> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_1> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart1_spi_master_tx_data_s_0> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_15> (without init value) has a constant value of 1 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_14> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_13> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_12> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_11> (without init value) has a constant value of 1 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_10> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_9> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_8> (without init value) has a constant value of 1 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_7> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_6> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_5> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_3> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_2> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_1> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart2_spi_master_tx_data_s_0> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch clk_ratio_1 hinder the constant cleaning in the block spi_master_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch clk_ratio_3 hinder the constant cleaning in the block spi_master_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch clk_ratio_31 hinder the constant cleaning in the block spi_master_1.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch last_bit_rx_0 hinder the constant cleaning in the block spi_master_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch last_bit_rx_1 hinder the constant cleaning in the block spi_master_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch last_bit_rx_2 hinder the constant cleaning in the block spi_master_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch last_bit_rx_3 hinder the constant cleaning in the block spi_master_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch last_bit_rx_5 hinder the constant cleaning in the block spi_master_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <last_bit_rx_4> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_30> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_29> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_28> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_27> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_26> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_25> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_24> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_23> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_22> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_21> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_20> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_19> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_18> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_17> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_16> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_15> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_14> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_13> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_12> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_11> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_10> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_9> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_8> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_7> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_6> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_5> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_4> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_2> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_0> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <slave_0> has a constant value of 0 in block <spi_master_1>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk_ratio_1> in Unit <spi_master_1> is equivalent to the following 6 FFs/Latches, which will be removed : <clk_ratio_3> <last_bit_rx_0> <last_bit_rx_1> <last_bit_rx_2> <last_bit_rx_3> <last_bit_rx_5> 
INFO:Xst:2261 - The FF/Latch <sync_clk_s_d_5> in Unit <time_sync> is equivalent to the following 2 FFs/Latches, which will be removed : <sync_clk_s_d_6> <sync_clk_s_d_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U2/FSM_1> on signal <state_s[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 command | 01
 data    | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U2/U2/FSM_2> on signal <dds_state_s[1:4]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 0000
 wait_for_time    | 0001
 time_to_send     | 0010
 apply_gain       | 0011
 apply_gain_d1    | 0100
 apply_gain_d2    | 0101
 output_bit7      | 0110
 output_bit6      | 0111
 output_bit5      | 1000
 output_bit4      | 1001
 output_bit3      | 1010
 output_bit2      | 1011
 output_bit1      | 1100
 output_bit0      | 1101
 send_complete    | 1110
 send_complete_d1 | 1111
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U2/U2/DDS_SPI_MASTER/FSM_3> on signal <state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 ready            | 00
 execute          | 01
 busy_release_dly | 10
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U2/U2/UART1_SPI_MASTER/FSM_4> on signal <state[1:2]> with user encoding.
Optimizing FSM <U2/U2/UART2_SPI_MASTER/FSM_4> on signal <state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 ready            | 00
 execute          | 01
 busy_release_dly | 10
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/FSM_0> on signal <state_s[1:2]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 wait_high_level | 00
 pulse           | 01
 wait_low_level  | 10
-----------------------------
WARNING:Xst:1710 - FF/Latch <dds_spi_master_tx_data_s_12> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_spi_master_tx_data_s_13> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_spi_master_tx_data_s_14> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_spi_master_tx_data_s_15> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_spi_master_tx_data_s_17> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_spi_master_tx_data_s_18> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_spi_master_tx_data_s_19> (without init value) has a constant value of 1 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_spi_master_tx_data_s_20> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_spi_master_tx_data_s_21> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_spi_master_tx_data_s_22> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_spi_master_tx_data_s_23> (without init value) has a constant value of 0 in block <fsk_com_protocol_data_decode>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance CLK1/pll_base_inst in unit CLK1/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <last_bit_rx_0> in Unit <spi_master_2> is equivalent to the following 4 FFs/Latches, which will be removed : <last_bit_rx_1> <last_bit_rx_2> <last_bit_rx_3> <last_bit_rx_4> 
WARNING:Xst:2041 - Unit spi_slave_gpio: 1 internal tristate is replaced by logic (pull-up yes): MISO.
WARNING:Xst:2041 - Unit spi_master_2: 1 internal tristate is replaced by logic (pull-up yes): mosi.
WARNING:Xst:2041 - Unit spi_master_1: 1 internal tristate is replaced by logic (pull-up yes): mosi.

Optimizing unit <phase_accumulator> ...

Optimizing unit <Top> ...

Optimizing unit <spi_master_1> ...

Optimizing unit <spi_master_2> ...

Optimizing unit <spi_slave_gpio> ...

Optimizing unit <time_sync> ...
WARNING:Xst:1426 - The value init of the FF/Latch U2/U2/UART1_SPI_MASTER/last_bit_rx_0 hinder the constant cleaning in the block Top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch U2/U2/UART2_SPI_MASTER/last_bit_rx_0 hinder the constant cleaning in the block Top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_19> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_20> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_21> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_22> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_23> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_24> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_25> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_26> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_27> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_28> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_29> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_30> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_31> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/U2/UART1_SPI_MASTER/slave_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/U2/UART1_SPI_MASTER/last_bit_rx_5> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/tx_buffer_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/tx_buffer_1> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/tx_buffer_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/tx_buffer_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_1> (without init value) has a constant value of 1 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_3> (without init value) has a constant value of 1 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_7> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_8> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_9> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_10> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_11> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_12> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_13> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_14> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_15> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_16> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_17> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART1_SPI_MASTER/clk_ratio_18> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_19> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_20> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_21> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_22> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_23> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_24> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_25> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_26> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_27> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_28> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_29> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_30> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_31> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/U2/UART2_SPI_MASTER/slave_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U2/U2/UART2_SPI_MASTER/last_bit_rx_5> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/tx_buffer_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/tx_buffer_1> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/tx_buffer_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/tx_buffer_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_1> (without init value) has a constant value of 1 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_3> (without init value) has a constant value of 1 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_7> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_8> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_9> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_10> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_11> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_12> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_13> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_14> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_15> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_16> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_17> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U2/U2/UART2_SPI_MASTER/clk_ratio_18> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_data_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/DDS_SPI_MASTER/rx_buffer_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/continue> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/busy> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_data_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART2_SPI_MASTER/rx_buffer_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/continue> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/busy> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_data_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U2/U2/UART1_SPI_MASTER/rx_buffer_0> of sequential type is unconnected in block <Top>.
INFO:Xst:2261 - The FF/Latch <U1/state_s_FSM_FFd2> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U1/count_en> 
INFO:Xst:3203 - The FF/Latch <U2/U2/DDS_SPI_MASTER/clk_ratio_31> in Unit <Top> is the opposite to the following FF/Latch, which will be removed : <U2/U2/DDS_SPI_MASTER/clk_ratio_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 55.
FlipFlop U2/U1/byte_count_s_0 has been replicated 1 time(s)
FlipFlop U2/U1/byte_count_s_1 has been replicated 1 time(s)
FlipFlop U2/U1/byte_count_s_2 has been replicated 2 time(s)
FlipFlop U2/command_ready_s has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <Top> :
	Found 2-bit shift register for signal <U2/cs_d_s_1>.
	Found 5-bit shift register for signal <U2/U1/byte_tx_load_d_s_5>.
	Found 4-bit shift register for signal <U2/U1/mosi_d_s_3>.
	Found 3-bit shift register for signal <U1/sync_clk_s_d_2>.
	Found 3-bit shift register for signal <U1/sync_reset_s_d_2>.
Unit <Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 696
 Flip-Flops                                            : 696
# Shift Registers                                      : 5
 2-bit shift register                                  : 1
 3-bit shift register                                  : 2
 4-bit shift register                                  : 1
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1594
#      GND                         : 2
#      INV                         : 7
#      LUT1                        : 71
#      LUT2                        : 74
#      LUT3                        : 93
#      LUT4                        : 231
#      LUT5                        : 331
#      LUT6                        : 279
#      MUXCY                       : 300
#      MUXF7                       : 3
#      VCC                         : 2
#      XORCY                       : 201
# FlipFlops/Latches                : 700
#      FD                          : 78
#      FDC                         : 12
#      FDE                         : 503
#      FDP                         : 4
#      FDR                         : 50
#      FDRE                        : 50
#      FDSE                        : 3
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 37
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 25
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4cpg196-2 


Slice Logic Utilization: 
 Number of Slice Registers:             700  out of   4800    14%  
 Number of Slice LUTs:                 1091  out of   2400    45%  
    Number used as Logic:              1086  out of   2400    45%  
    Number used as Memory:                5  out of   1200     0%  
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1381
   Number with an unused Flip Flop:     681  out of   1381    49%  
   Number with an unused LUT:           290  out of   1381    20%  
   Number of fully used LUT-FF pairs:   410  out of   1381    29%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  37  out of    106    34%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     12     8%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_8MHZ                           | DCM_SP:CLKFX           | 706   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 75.609ns (Maximum Frequency: 13.226MHz)
   Minimum input arrival time before clock: 7.059ns
   Maximum output required time after clock: 6.243ns
   Maximum combinational path delay: 9.028ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_8MHZ'
  Clock period: 75.609ns (frequency: 13.226MHz)
  Total number of paths / destination ports: 131027 / 1245
-------------------------------------------------------------------------
Delay:               6.049ns (Levels of Logic = 9)
  Source:            U2/U2/DDS_SPI_MASTER/count_1 (FF)
  Destination:       U2/U2/DDS_SPI_MASTER/tx_buffer_12 (FF)
  Source Clock:      CLK_8MHZ rising 12.5X
  Destination Clock: CLK_8MHZ rising 12.5X

  Data Path: U2/U2/DDS_SPI_MASTER/count_1 to U2/U2/DDS_SPI_MASTER/tx_buffer_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.525   1.259  U2/U2/DDS_SPI_MASTER/count_1 (U2/U2/DDS_SPI_MASTER/count_1)
     LUT6:I0->O            1   0.254   0.000  U2/U2/DDS_SPI_MASTER/Mcompar__n0247_lut<0> (U2/U2/DDS_SPI_MASTER/Mcompar__n0247_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<0> (U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<1> (U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<2> (U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<3> (U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<4> (U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<4>)
     MUXCY:CI->O          73   0.023   1.999  U2/U2/DDS_SPI_MASTER/Mcompar__n0247_cy<5> (U2/U2/DDS_SPI_MASTER/_n0247)
     LUT5:I4->O           13   0.254   1.098  U2/U2/DDS_SPI_MASTER/_n0322_inv_rstpot (U2/U2/DDS_SPI_MASTER/_n0322_inv_rstpot)
     LUT4:I3->O            1   0.254   0.000  U2/U2/DDS_SPI_MASTER/tx_buffer_0_dpot (U2/U2/DDS_SPI_MASTER/tx_buffer_0_dpot)
     FDE:D                     0.074          U2/U2/DDS_SPI_MASTER/tx_buffer_0
    ----------------------------------------
    Total                      6.049ns (1.692ns logic, 4.356ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_8MHZ'
  Total number of paths / destination ports: 536 / 527
-------------------------------------------------------------------------
Offset:              7.059ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       U2/U2/fsk_stop_time_s_31 (FF)
  Destination Clock: CLK_8MHZ rising 12.5X

  Data Path: RESET to U2/U2/fsk_stop_time_s_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           113   1.328   2.477  RESET_IBUF (RESET_IBUF)
     LUT3:I0->O            8   0.235   0.944  U2/U2/_n1643_inv121 (U2/U2/_n1424_inv1)
     LUT6:I5->O           32   0.254   1.519  U2/U2/_n1607_inv1 (U2/U2/_n1607_inv)
     FDE:CE                    0.302          U2/U2/dds_phase_accumulator_word_s_0
    ----------------------------------------
    Total                      7.059ns (2.119ns logic, 4.940ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_8MHZ'
  Total number of paths / destination ports: 31 / 16
-------------------------------------------------------------------------
Offset:              6.243ns (Levels of Logic = 3)
  Source:            U2/U2/MISO_SRC_SEL_0 (FF)
  Destination:       MISO (PAD)
  Source Clock:      CLK_8MHZ rising 12.5X

  Data Path: U2/U2/MISO_SRC_SEL_0 to MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   0.954  U2/U2/MISO_SRC_SEL_0 (U2/U2/MISO_SRC_SEL_0)
     LUT3:I0->O            1   0.235   0.682  U2/Mmux_CS_Z_12_o_Mux_1_o1_SW0 (N3)
     LUT6:I5->O            1   0.254   0.681  U2/Mmux_CS_Z_12_o_Mux_1_o1 (MISO_OBUFT)
     OBUFT:I->O                2.912          MISO_OBUFT (MISO)
    ----------------------------------------
    Total                      6.243ns (3.926ns logic, 2.317ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 17 / 13
-------------------------------------------------------------------------
Delay:               9.028ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       UART1_N_RST (PAD)

  Data Path: RESET to UART1_N_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           113   1.328   2.248  RESET_IBUF (RESET_IBUF)
     INV:I->O            125   0.255   2.285  U2/RESET_inv1_INV_0 (U2/RESET_inv)
     OBUF:I->O                 2.912          UART1_N_RST_OBUF (UART1_N_RST)
    ----------------------------------------
    Total                      9.028ns (4.495ns logic, 4.533ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_8MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_8MHZ       |    6.049|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.82 secs
 
--> 

Total memory usage is 284768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  473 (   0 filtered)
Number of infos    :   29 (   0 filtered)

