# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vsim work.tb_n_bit_ripple_adder_struc -voptargs=+acc
# vsim work.tb_n_bit_ripple_adder_struc -voptargs="+acc" 
# Start time: 15:59:58 on Sep 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_n_bit_ripple_adder_struc(mixed)#1
# Loading work.n_bit_ripple_adder_struc(structural)#1
# Loading work.adder_struc(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_n_bit_ripple_adder_struc/s_i_A \
sim:/tb_n_bit_ripple_adder_struc/s_i_B \
sim:/tb_n_bit_ripple_adder_struc/s_i_Cin \
sim:/tb_n_bit_ripple_adder_struc/s_o_Cout \
sim:/tb_n_bit_ripple_adder_struc/s_o_S
run 500
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 16:01:04 on Sep 15,2025, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
