--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_FROM_KEY
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SW_DIP<0>   |    1.735(R)|    0.087(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<1>   |    1.906(R)|   -0.045(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<2>   |    1.734(R)|    0.030(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<3>   |    2.664(R)|   -0.610(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<4>   |    2.498(R)|   -0.768(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<5>   |    2.666(R)|   -0.902(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<6>   |    2.963(R)|   -0.672(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<7>   |    2.389(R)|   -0.280(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<8>   |    2.090(R)|   -0.441(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<9>   |    1.428(R)|    0.089(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<10>  |    1.956(R)|   -0.161(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<11>  |    1.629(R)|    0.134(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<12>  |    1.931(R)|   -0.123(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<13>  |    1.934(R)|   -0.073(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<14>  |    2.246(R)|   -0.357(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<15>  |    2.490(R)|   -0.154(R)|CLK_FROM_KEY_BUFGP|   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_FROM_KEY to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DYP0<0>     |   11.616(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<1>     |   11.541(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<2>     |   11.389(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<3>     |   11.805(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<4>     |   12.419(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<5>     |   11.914(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<6>     |   10.844(R)|CLK_FROM_KEY_BUFGP|   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK1           |    3.302|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_FROM_KEY
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_FROM_KEY   |    4.159|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 18:30:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



