The tcl script build the FPGA project for the Ultra96-V2 Board. 
The script use two other IPs from outside the project: 
Xilinx DPU from https://github.com/Xilinx/Vitis-AI.git 
Resizer from https://github.com/Xilinx/PYNQ-HelloWorld.git

