INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:31:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.781ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 2.116ns (34.544%)  route 4.010ns (65.456%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2306, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X53Y111        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/Q
                         net (fo=44, routed)          0.462     1.186    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]
    SLICE_X52Y110        LUT5 (Prop_lut5_I4_O)        0.043     1.229 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_7/O
                         net (fo=1, routed)           0.000     1.229    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_7_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.486 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.486    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.535 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.535    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.584 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.584    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.633 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.633    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.682 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.682    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.789 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[2]
                         net (fo=33, routed)          0.481     2.270    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_5
    SLICE_X56Y108        LUT4 (Prop_lut4_I1_O)        0.118     2.388 r  lsq1/handshake_lsq_lsq1_core/level4_c1[10]_i_6/O
                         net (fo=1, routed)           0.319     2.708    lsq1/handshake_lsq_lsq1_core/level4_c1[10]_i_6_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.043     2.751 r  lsq1/handshake_lsq_lsq1_core/level4_c1[10]_i_4/O
                         net (fo=1, routed)           0.348     3.099    lsq1/handshake_lsq_lsq1_core/level4_c1[10]_i_4_n_0
    SLICE_X54Y109        LUT6 (Prop_lut6_I2_O)        0.043     3.142 r  lsq1/handshake_lsq_lsq1_core/level4_c1[10]_i_2/O
                         net (fo=7, routed)           0.414     3.556    lsq1/handshake_lsq_lsq1_core/level4_c1[10]_i_2_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.043     3.599 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.456     4.054    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9_n_0
    SLICE_X59Y116        LUT6 (Prop_lut6_I2_O)        0.043     4.097 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.092     4.189    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I4_O)        0.043     4.232 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.223     4.455    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X57Y117        LUT3 (Prop_lut3_I0_O)        0.043     4.498 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.498    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X57Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.685 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.685    addf0/operator/ltOp_carry__2_n_0
    SLICE_X57Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.812 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.371     5.183    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X56Y118        LUT2 (Prop_lut2_I0_O)        0.137     5.320 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.320    addf0/operator/ps_c1_reg[3][2]
    SLICE_X56Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.160     5.480 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.480    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.584 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.269     5.853    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X57Y119        LUT4 (Prop_lut4_I2_O)        0.120     5.973 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.101     6.073    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X57Y119        LUT5 (Prop_lut5_I0_O)        0.043     6.116 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.192     6.309    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X57Y121        LUT3 (Prop_lut3_I1_O)        0.043     6.352 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.282     6.634    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X56Y118        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2306, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X56Y118        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X56Y118        FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                 -2.781    




