Analysis & Synthesis report for BallCompetition
Thu Dec 28 00:48:11 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: key_debounce:key0
 13. Parameter Settings for User Entity Instance: key_debounce:key1
 14. Parameter Settings for User Entity Instance: key_debounce:key2
 15. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div1
 16. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div8
 17. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div7
 18. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div6
 19. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div2
 20. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div5
 22. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div10
 23. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div9
 24. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div11
 25. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div3
 26. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod10
 27. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod11
 28. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod9
 29. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod7
 30. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod8
 31. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod6
 32. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod2
 33. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod1
 35. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod5
 36. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod4
 37. Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod3
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 28 00:48:11 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; BallCompetition                                ;
; Top-level Entity Name              ; BallCompetition                                ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 1,366                                          ;
;     Total combinational functions  ; 1,356                                          ;
;     Dedicated logic registers      ; 214                                            ;
; Total registers                    ; 214                                            ;
; Total pins                         ; 37                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M02SCM153C8G     ;                    ;
; Top-level entity name                                            ; BallCompetition    ; BallCompetition    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; BallCompetition.v                ; yes             ; User Verilog HDL File        ; D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v               ;         ;
; segment.v                        ; yes             ; User Verilog HDL File        ; D:/Fan Ruixin/Quartus test/BallCompetition/segment.v                       ;         ;
; key_debounce.v                   ; yes             ; User Verilog HDL File        ; D:/Fan Ruixin/Quartus test/BallCompetition/key_debounce.v                  ;         ;
; Display.v                        ; yes             ; User Verilog HDL File        ; D:/Fan Ruixin/Quartus test/BallCompetition/Display.v                       ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/22.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/22.1/quartus/libraries/megafunctions/aglobal221.inc      ;         ;
; db/lpm_divide_6sl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_6sl.tdf           ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/sign_div_unsign_8kh.tdf      ;         ;
; db/alt_u_div_qee.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_qee.tdf            ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/add_sub_t3c.tdf              ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/add_sub_u3c.tdf              ;         ;
; db/lpm_divide_8sl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_8sl.tdf           ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/sign_div_unsign_akh.tdf      ;         ;
; db/alt_u_div_uee.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf            ;         ;
; db/lpm_divide_bkl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_bkl.tdf           ;         ;
; db/lpm_divide_9kl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_9kl.tdf           ;         ;
; db/lpm_divide_7kl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_7kl.tdf           ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/sign_div_unsign_7kh.tdf      ;         ;
; db/alt_u_div_oee.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_oee.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,366     ;
;                                             ;           ;
; Total combinational functions               ; 1356      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 275       ;
;     -- 3 input functions                    ; 324       ;
;     -- <=2 input functions                  ; 757       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 859       ;
;     -- arithmetic mode                      ; 497       ;
;                                             ;           ;
; Total registers                             ; 214       ;
;     -- Dedicated logic registers            ; 214       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 214       ;
; Total fan-out                               ; 4314      ;
; Average fan-out                             ; 2.62      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |BallCompetition                          ; 1356 (0)            ; 214 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 37   ; 0            ; 0          ; |BallCompetition                                                                                                                    ; BallCompetition     ; work         ;
;    |Display:u_Display|                    ; 1243 (372)          ; 139 (139)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display                                                                                                  ; Display             ; work         ;
;       |lpm_divide:Div0|                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_6sl:auto_generated|  ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div0|lpm_divide_6sl:auto_generated                                                    ; lpm_divide_6sl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                        ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_qee:divider|    ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider  ; alt_u_div_qee       ; work         ;
;       |lpm_divide:Div10|                  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div10                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div10|lpm_divide_8sl:auto_generated                                                   ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div10|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div10|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Div11|                  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div11|lpm_divide_8sl:auto_generated                                                   ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div11|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div11|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Div1|                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_6sl:auto_generated|  ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div1|lpm_divide_6sl:auto_generated                                                    ; lpm_divide_6sl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div1|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                        ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_qee:divider|    ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div1|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider  ; alt_u_div_qee       ; work         ;
;       |lpm_divide:Div2|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div2|lpm_divide_8sl:auto_generated                                                    ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div2|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div2|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Div3|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div3|lpm_divide_8sl:auto_generated                                                    ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div3|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div3|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Div5|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div5|lpm_divide_8sl:auto_generated                                                    ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div5|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div5|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Div6|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div6|lpm_divide_8sl:auto_generated                                                    ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div6|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div6|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Div7|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div7|lpm_divide_8sl:auto_generated                                                    ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div7|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div7|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Div8|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div8|lpm_divide_8sl:auto_generated                                                    ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div8|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div8|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Div9|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div9                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div9|lpm_divide_8sl:auto_generated                                                    ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div9|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Div9|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod0|                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_9kl:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod0|lpm_divide_9kl:auto_generated                                                    ; lpm_divide_9kl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                        ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_qee:divider|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider  ; alt_u_div_qee       ; work         ;
;       |lpm_divide:Mod10|                  ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod10                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod10|lpm_divide_bkl:auto_generated                                                   ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod10|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod10|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod11|                  ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod11|lpm_divide_bkl:auto_generated                                                   ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod11|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod11|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod1|                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_9kl:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod1|lpm_divide_9kl:auto_generated                                                    ; lpm_divide_9kl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod1|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                        ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_qee:divider|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod1|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider  ; alt_u_div_qee       ; work         ;
;       |lpm_divide:Mod2|                   ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|  ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod2|lpm_divide_bkl:auto_generated                                                    ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod2|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod2|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod3|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod3|lpm_divide_bkl:auto_generated                                                    ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod3|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod3|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod5|                   ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|  ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod5|lpm_divide_bkl:auto_generated                                                    ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod5|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod5|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod6|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod6|lpm_divide_bkl:auto_generated                                                    ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod6|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod6|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod7|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod7|lpm_divide_bkl:auto_generated                                                    ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod7|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod7|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod8|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod8|lpm_divide_bkl:auto_generated                                                    ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod8|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod8|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod9|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod9                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod9|lpm_divide_bkl:auto_generated                                                    ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod9|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                        ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|Display:u_Display|lpm_divide:Mod9|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider  ; alt_u_div_uee       ; work         ;
;    |key_debounce:key0|                    ; 33 (33)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|key_debounce:key0                                                                                                  ; key_debounce        ; work         ;
;    |key_debounce:key1|                    ; 33 (33)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|key_debounce:key1                                                                                                  ; key_debounce        ; work         ;
;    |key_debounce:key2|                    ; 33 (33)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|key_debounce:key2                                                                                                  ; key_debounce        ; work         ;
;    |segment:u_segment|                    ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BallCompetition|segment:u_segment                                                                                                  ; segment             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+---------------------------------------------+-----------------------------------------------+
; Register name                               ; Reason for Removal                            ;
+---------------------------------------------+-----------------------------------------------+
; Display:u_Display|led_time_reg[1]           ; Merged with Display:u_Display|led_time_reg[0] ;
; Display:u_Display|led_time_reg[3]           ; Merged with Display:u_Display|led_time_reg[2] ;
; Display:u_Display|led_time_reg[5]           ; Merged with Display:u_Display|led_time_reg[4] ;
; Display:u_Display|led_time_reg[7]           ; Merged with Display:u_Display|led_time_reg[6] ;
; Display:u_Display|Quarter_Time_rest_Down[2] ; Stuck at GND due to stuck port data_in        ;
; segment:u_segment|seg~0                     ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~1                     ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~2                     ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~3                     ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~4                     ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~5                     ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~6                     ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~7                     ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~8                     ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~9                     ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~10                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~11                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~12                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~13                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~14                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~15                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~16                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~17                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~18                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~19                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~20                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~21                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~22                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~23                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~24                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~25                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~26                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~27                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~28                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~29                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~30                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~31                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~32                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~33                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~34                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~35                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~36                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~37                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~38                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~39                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~40                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~41                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~42                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~43                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~44                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~45                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~46                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~47                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~48                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~49                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~50                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~51                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~52                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~53                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~54                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~55                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~56                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~57                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~58                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~59                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~60                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~61                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~62                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~63                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~64                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~65                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~66                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~67                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~68                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~69                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~70                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~71                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~72                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~73                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~74                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~75                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~76                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~77                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~78                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~79                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~80                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~81                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~82                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~83                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~84                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~85                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~86                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~87                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~88                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~89                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~90                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~91                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~92                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~93                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~94                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~95                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~96                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~97                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~98                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~99                    ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~100                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~101                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~102                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~103                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~104                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~105                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~106                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~107                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~108                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~109                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~110                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~111                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~112                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~113                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~114                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~115                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~116                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~117                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~118                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~119                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~120                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~121                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~122                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~123                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~124                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~125                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~126                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~127                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~128                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~129                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~130                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~131                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~132                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~133                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~134                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~135                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~136                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~137                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~138                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~139                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~140                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~141                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~142                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~143                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~144                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~145                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~146                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~147                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~148                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~149                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~150                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~151                   ; Stuck at GND due to stuck port clock          ;
; segment:u_segment|seg~152                   ; Stuck at GND due to stuck port clock          ;
; Total Number of Removed Registers = 158     ;                                               ;
+---------------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 214   ;
; Number of registers using Synchronous Clear  ; 84    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 214   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 94    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; Display:u_Display|Quarter_Time_Down[5]      ; 9       ;
; Display:u_Display|Quarter_Time_Down[4]      ; 11      ;
; Display:u_Display|Quarter_Time_Down[3]      ; 9       ;
; Display:u_Display|Quarter_Time_Down[2]      ; 9       ;
; Display:u_Display|reg_ab_reg[0]             ; 2       ;
; Display:u_Display|reg_ab_reg[1]             ; 3       ;
; Display:u_Display|Quarter_Time_rest_Down[1] ; 4       ;
; Display:u_Display|AttackT_B[4]              ; 6       ;
; Display:u_Display|AttackT_B[3]              ; 6       ;
; Display:u_Display|AttackT_A[4]              ; 6       ;
; Display:u_Display|AttackT_A[3]              ; 6       ;
; Total number of inverted registers = 11     ;         ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BallCompetition|Display:u_Display|DownCNT[0]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BallCompetition|Display:u_Display|Quarter_Time_rest_Down[2] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |BallCompetition|key_debounce:key2|delay_cnt[13]             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |BallCompetition|key_debounce:key1|delay_cnt[18]             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |BallCompetition|key_debounce:key0|delay_cnt[10]             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BallCompetition|Display:u_Display|Quarter_Time_Down[1]      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |BallCompetition|Display:u_Display|scorer_A[0]               ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |BallCompetition|Display:u_Display|scorer_A[6]               ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |BallCompetition|Display:u_Display|AttackT_A[0]              ;
; 9:1                ; 24 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |BallCompetition|Display:u_Display|counter[16]               ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |BallCompetition|Display:u_Display|AttackT_B[1]              ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |BallCompetition|Display:u_Display|seg_data_2_reg[3]         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |BallCompetition|Display:u_Display|seg_data_1_reg[3]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BallCompetition|Display:u_Display|Quarter_Time_Down[2]      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |BallCompetition|Display:u_Display|AttackT_A[3]              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |BallCompetition|Display:u_Display|AttackT_B[3]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_debounce:key0 ;
+----------------+--------+--------------------------------------+
; Parameter Name ; Value  ; Type                                 ;
+----------------+--------+--------------------------------------+
; DELAY_TIME     ; 250000 ; Signed Integer                       ;
+----------------+--------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_debounce:key1 ;
+----------------+--------+--------------------------------------+
; Parameter Name ; Value  ; Type                                 ;
+----------------+--------+--------------------------------------+
; DELAY_TIME     ; 250000 ; Signed Integer                       ;
+----------------+--------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_debounce:key2 ;
+----------------+--------+--------------------------------------+
; Parameter Name ; Value  ; Type                                 ;
+----------------+--------+--------------------------------------+
; DELAY_TIME     ; 250000 ; Signed Integer                       ;
+----------------+--------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div8 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div7 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div6 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div5 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div10 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div9 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div11 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod9 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod7 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod8 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod6 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_7kl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:u_Display|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 214                         ;
;     CLR               ; 56                          ;
;     CLR SCLR          ; 60                          ;
;     CLR SLD           ; 4                           ;
;     ENA CLR           ; 58                          ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA CLR SLD       ; 12                          ;
; cycloneiii_lcell_comb ; 1371                        ;
;     arith             ; 497                         ;
;         2 data inputs ; 241                         ;
;         3 data inputs ; 256                         ;
;     normal            ; 874                         ;
;         0 data inputs ; 81                          ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 412                         ;
;         3 data inputs ; 68                          ;
;         4 data inputs ; 275                         ;
;                       ;                             ;
; Max LUT depth         ; 15.50                       ;
; Average LUT depth     ; 8.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Dec 28 00:48:04 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BallCompetition -c BallCompetition
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ballcompetition.v
    Info (12023): Found entity 1: BallCompetition File: D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file segment.v
    Info (12023): Found entity 1: segment File: D:/Fan Ruixin/Quartus test/BallCompetition/segment.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file key_debounce.v
    Info (12023): Found entity 1: key_debounce File: D:/Fan Ruixin/Quartus test/BallCompetition/key_debounce.v Line: 3
Warning (10229): Verilog HDL Expression warning at Display.v(215): truncated literal to match 4 bits File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 215
Warning (10229): Verilog HDL Expression warning at Display.v(216): truncated literal to match 4 bits File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 216
Warning (10229): Verilog HDL Expression warning at Display.v(294): truncated literal to match 4 bits File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 294
Warning (10229): Verilog HDL Expression warning at Display.v(295): truncated literal to match 4 bits File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 295
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: Display File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ballcompetition_tb.v
    Info (12023): Found entity 1: BallCompetition_tb File: D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition_tb.v Line: 3
Info (12127): Elaborating entity "BallCompetition" for the top level hierarchy
Info (12128): Elaborating entity "key_debounce" for hierarchy "key_debounce:key0" File: D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v Line: 28
Warning (10230): Verilog HDL assignment warning at key_debounce.v(50): truncated value with size 32 to match size of target (20) File: D:/Fan Ruixin/Quartus test/BallCompetition/key_debounce.v Line: 50
Info (12128): Elaborating entity "Display" for hierarchy "Display:u_Display" File: D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v Line: 60
Warning (10230): Verilog HDL assignment warning at Display.v(47): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 47
Warning (10230): Verilog HDL assignment warning at Display.v(48): truncated value with size 32 to match size of target (3) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 48
Warning (10230): Verilog HDL assignment warning at Display.v(64): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 64
Warning (10230): Verilog HDL assignment warning at Display.v(65): truncated value with size 32 to match size of target (3) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 65
Warning (10230): Verilog HDL assignment warning at Display.v(80): truncated value with size 32 to match size of target (24) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 80
Warning (10230): Verilog HDL assignment warning at Display.v(99): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 99
Warning (10230): Verilog HDL assignment warning at Display.v(100): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 100
Warning (10230): Verilog HDL assignment warning at Display.v(103): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 103
Warning (10230): Verilog HDL assignment warning at Display.v(104): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 104
Warning (10230): Verilog HDL assignment warning at Display.v(107): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 107
Warning (10230): Verilog HDL assignment warning at Display.v(108): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 108
Info (10264): Verilog HDL Case Statement information at Display.v(97): all case item expressions in this case statement are onehot File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 97
Warning (10230): Verilog HDL assignment warning at Display.v(118): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 118
Warning (10230): Verilog HDL assignment warning at Display.v(119): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 119
Warning (10230): Verilog HDL assignment warning at Display.v(122): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 122
Warning (10230): Verilog HDL assignment warning at Display.v(123): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 123
Warning (10230): Verilog HDL assignment warning at Display.v(126): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 126
Warning (10230): Verilog HDL assignment warning at Display.v(127): truncated value with size 32 to match size of target (7) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 127
Info (10264): Verilog HDL Case Statement information at Display.v(116): all case item expressions in this case statement are onehot File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 116
Warning (10230): Verilog HDL assignment warning at Display.v(165): truncated value with size 32 to match size of target (24) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 165
Warning (10230): Verilog HDL assignment warning at Display.v(184): truncated value with size 32 to match size of target (24) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 184
Warning (10230): Verilog HDL assignment warning at Display.v(222): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 222
Warning (10230): Verilog HDL assignment warning at Display.v(223): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 223
Warning (10230): Verilog HDL assignment warning at Display.v(227): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 227
Warning (10230): Verilog HDL assignment warning at Display.v(228): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 228
Warning (10230): Verilog HDL assignment warning at Display.v(232): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 232
Warning (10230): Verilog HDL assignment warning at Display.v(233): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 233
Warning (10230): Verilog HDL assignment warning at Display.v(237): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 237
Warning (10230): Verilog HDL assignment warning at Display.v(238): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 238
Warning (10230): Verilog HDL assignment warning at Display.v(243): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 243
Warning (10230): Verilog HDL assignment warning at Display.v(244): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 244
Warning (10230): Verilog HDL assignment warning at Display.v(246): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 246
Warning (10230): Verilog HDL assignment warning at Display.v(247): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 247
Warning (10230): Verilog HDL assignment warning at Display.v(253): truncated value with size 7 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 253
Warning (10230): Verilog HDL assignment warning at Display.v(258): truncated value with size 7 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 258
Warning (10230): Verilog HDL assignment warning at Display.v(270): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 270
Warning (10230): Verilog HDL assignment warning at Display.v(271): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 271
Warning (10230): Verilog HDL assignment warning at Display.v(273): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 273
Warning (10230): Verilog HDL assignment warning at Display.v(274): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 274
Warning (10230): Verilog HDL assignment warning at Display.v(276): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 276
Warning (10230): Verilog HDL assignment warning at Display.v(277): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 277
Info (10264): Verilog HDL Case Statement information at Display.v(268): all case item expressions in this case statement are onehot File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 268
Warning (10230): Verilog HDL assignment warning at Display.v(283): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 283
Warning (10230): Verilog HDL assignment warning at Display.v(284): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 284
Warning (10230): Verilog HDL assignment warning at Display.v(286): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 286
Warning (10230): Verilog HDL assignment warning at Display.v(287): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 287
Warning (10230): Verilog HDL assignment warning at Display.v(289): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 289
Warning (10230): Verilog HDL assignment warning at Display.v(290): truncated value with size 32 to match size of target (4) File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 290
Info (10264): Verilog HDL Case Statement information at Display.v(281): all case item expressions in this case statement are onehot File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 281
Info (12128): Elaborating entity "segment" for hierarchy "segment:u_segment" File: D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v Line: 69
Warning (10030): Net "seg.data_a" at segment.v(10) has no driver or initial value, using a default initial value '0' File: D:/Fan Ruixin/Quartus test/BallCompetition/segment.v Line: 10
Warning (10030): Net "seg.waddr_a" at segment.v(10) has no driver or initial value, using a default initial value '0' File: D:/Fan Ruixin/Quartus test/BallCompetition/segment.v Line: 10
Warning (10030): Net "seg.we_a" at segment.v(10) has no driver or initial value, using a default initial value '0' File: D:/Fan Ruixin/Quartus test/BallCompetition/segment.v Line: 10
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (17) in the Memory Initialization File "D:/Fan Ruixin/Quartus test/BallCompetition/db/BallCompetition.ram0_segment_b1ef0119.hdl.mif" -- setting initial value for remaining addresses to 0
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "segment:u_segment|seg" is uninferred because MIF is not supported for the selected family File: D:/Fan Ruixin/Quartus test/BallCompetition/segment.v Line: 10
Info (278001): Inferred 23 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div1" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 228
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div8" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 277
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div7" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 274
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div6" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 271
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div2" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 233
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div0" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 223
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div5" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 247
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div10" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 287
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div9" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 284
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div11" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 290
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Div3" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 238
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod10" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 286
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod11" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 289
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod9" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 283
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod7" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 273
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod8" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 276
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod6" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 270
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod2" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 232
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod0" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 222
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod1" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 227
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod5" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 246
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod4" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 243
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display:u_Display|Mod3" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 237
Info (12130): Elaborated megafunction instantiation "Display:u_Display|lpm_divide:Div1" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 228
Info (12133): Instantiated megafunction "Display:u_Display|lpm_divide:Div1" with the following parameter: File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 228
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf
    Info (12023): Found entity 1: lpm_divide_6sl File: D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_6sl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: D:/Fan Ruixin/Quartus test/BallCompetition/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf
    Info (12023): Found entity 1: alt_u_div_qee File: D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_qee.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/Fan Ruixin/Quartus test/BallCompetition/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/Fan Ruixin/Quartus test/BallCompetition/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Display:u_Display|lpm_divide:Div8" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 277
Info (12133): Instantiated megafunction "Display:u_Display|lpm_divide:Div8" with the following parameter: File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 277
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_8sl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: D:/Fan Ruixin/Quartus test/BallCompetition/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Display:u_Display|lpm_divide:Mod10" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 286
Info (12133): Instantiated megafunction "Display:u_Display|lpm_divide:Mod10" with the following parameter: File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 286
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf
    Info (12023): Found entity 1: lpm_divide_bkl File: D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_bkl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Display:u_Display|lpm_divide:Mod0" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 222
Info (12133): Instantiated megafunction "Display:u_Display|lpm_divide:Mod0" with the following parameter: File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 222
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf
    Info (12023): Found entity 1: lpm_divide_9kl File: D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_9kl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Display:u_Display|lpm_divide:Mod4" File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 243
Info (12133): Instantiated megafunction "Display:u_Display|lpm_divide:Mod4" with the following parameter: File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 243
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7kl.tdf
    Info (12023): Found entity 1: lpm_divide_7kl File: D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_7kl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: D:/Fan Ruixin/Quartus test/BallCompetition/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf
    Info (12023): Found entity 1: alt_u_div_oee File: D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_oee.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: D:/Fan Ruixin/Quartus test/BallCompetition/Display.v Line: 220
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg_led_1[7]" is stuck at GND File: D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v Line: 10
    Warning (13410): Pin "seg_led_1[8]" is stuck at GND File: D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v Line: 10
    Warning (13410): Pin "seg_led_2[7]" is stuck at GND File: D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v Line: 12
    Warning (13410): Pin "seg_led_2[8]" is stuck at GND File: D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Display:u_Display|lpm_divide:Div5|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider|add_sub_3_result_int[0]~8" File: D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf Line: 42
    Info (17048): Logic cell "Display:u_Display|lpm_divide:Div5|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider|add_sub_4_result_int[0]~10" File: D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf Line: 47
    Info (17048): Logic cell "Display:u_Display|lpm_divide:Mod5|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider|add_sub_3_result_int[0]~8" File: D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf Line: 42
    Info (17048): Logic cell "Display:u_Display|lpm_divide:Mod5|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider|add_sub_4_result_int[0]~10" File: D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf Line: 47
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1403 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1366 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Thu Dec 28 00:48:11 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


