# 32-Bit-Pipelined-RISC-Architecture
Pipelined implementation to enhance speed, low power consumption.
