Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 11 16:52:11 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.320        0.000                      0                  145        0.221        0.000                      0                  145        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.320        0.000                      0                  145        0.221        0.000                      0                  145        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.218ns (28.866%)  route 3.002ns (71.134%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.878     6.438    U_Control_unit/state[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.321     6.759 r  U_Control_unit/counter_reg[4]_i_2/O
                         net (fo=9, routed)           1.043     7.801    U_DP/U_Count_sec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.129 f  U_DP/U_Count_sec/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.587     8.716    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.150     8.866 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.494     9.360    U_DP/U_Count_Min/E[0]
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    U_DP/U_Count_Min/CLK
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y29         FDCE (Setup_fdce_C_CE)      -0.407    14.680    U_DP/U_Count_Min/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.218ns (28.866%)  route 3.002ns (71.134%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.878     6.438    U_Control_unit/state[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.321     6.759 r  U_Control_unit/counter_reg[4]_i_2/O
                         net (fo=9, routed)           1.043     7.801    U_DP/U_Count_sec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.129 f  U_DP/U_Count_sec/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.587     8.716    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.150     8.866 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.494     9.360    U_DP/U_Count_Min/E[0]
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    U_DP/U_Count_Min/CLK
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y29         FDCE (Setup_fdce_C_CE)      -0.407    14.680    U_DP/U_Count_Min/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.218ns (28.866%)  route 3.002ns (71.134%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.878     6.438    U_Control_unit/state[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.321     6.759 r  U_Control_unit/counter_reg[4]_i_2/O
                         net (fo=9, routed)           1.043     7.801    U_DP/U_Count_sec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.129 f  U_DP/U_Count_sec/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.587     8.716    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.150     8.866 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.494     9.360    U_DP/U_Count_Min/E[0]
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    U_DP/U_Count_Min/CLK
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y29         FDCE (Setup_fdce_C_CE)      -0.407    14.680    U_DP/U_Count_Min/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.218ns (28.866%)  route 3.002ns (71.134%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.878     6.438    U_Control_unit/state[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.321     6.759 r  U_Control_unit/counter_reg[4]_i_2/O
                         net (fo=9, routed)           1.043     7.801    U_DP/U_Count_sec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.129 f  U_DP/U_Count_sec/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.587     8.716    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.150     8.866 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.494     9.360    U_DP/U_Count_Min/E[0]
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    U_DP/U_Count_Min/CLK
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y29         FDCE (Setup_fdce_C_CE)      -0.407    14.680    U_DP/U_Count_Min/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.192ns (27.523%)  route 3.139ns (72.477%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.878     6.438    U_Control_unit/state[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.321     6.759 r  U_Control_unit/counter_reg[4]_i_2/O
                         net (fo=9, routed)           1.043     7.801    U_DP/U_Count_sec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.129 f  U_DP/U_Count_sec/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.587     8.716    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.840 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.631     9.471    U_DP/U_Count_Hour/E[0]
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    U_DP/U_Count_Hour/CLK
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y30         FDCE (Setup_fdce_C_CE)      -0.169    14.918    U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.192ns (27.523%)  route 3.139ns (72.477%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.878     6.438    U_Control_unit/state[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.321     6.759 r  U_Control_unit/counter_reg[4]_i_2/O
                         net (fo=9, routed)           1.043     7.801    U_DP/U_Count_sec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.129 f  U_DP/U_Count_sec/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.587     8.716    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.840 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.631     9.471    U_DP/U_Count_Hour/E[0]
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    U_DP/U_Count_Hour/CLK
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y30         FDCE (Setup_fdce_C_CE)      -0.169    14.918    U_DP/U_Count_Hour/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.192ns (27.523%)  route 3.139ns (72.477%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.878     6.438    U_Control_unit/state[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.321     6.759 r  U_Control_unit/counter_reg[4]_i_2/O
                         net (fo=9, routed)           1.043     7.801    U_DP/U_Count_sec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.129 f  U_DP/U_Count_sec/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.587     8.716    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.840 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.631     9.471    U_DP/U_Count_Hour/E[0]
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    U_DP/U_Count_Hour/CLK
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y30         FDCE (Setup_fdce_C_CE)      -0.169    14.918    U_DP/U_Count_Hour/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.192ns (27.523%)  route 3.139ns (72.477%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.878     6.438    U_Control_unit/state[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.321     6.759 r  U_Control_unit/counter_reg[4]_i_2/O
                         net (fo=9, routed)           1.043     7.801    U_DP/U_Count_sec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.129 f  U_DP/U_Count_sec/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.587     8.716    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.840 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.631     9.471    U_DP/U_Count_Hour/E[0]
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    U_DP/U_Count_Hour/CLK
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y30         FDCE (Setup_fdce_C_CE)      -0.169    14.918    U_DP/U_Count_Hour/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.218ns (29.938%)  route 2.850ns (70.062%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.878     6.438    U_Control_unit/state[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.321     6.759 r  U_Control_unit/counter_reg[4]_i_2/O
                         net (fo=9, routed)           1.043     7.801    U_DP/U_Count_sec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.129 f  U_DP/U_Count_sec/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.587     8.716    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.150     8.866 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.342     9.209    U_DP/U_Count_Min/E[0]
    SLICE_X59Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.847    U_DP/U_Count_Min/CLK
    SLICE_X59Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[0]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.679    U_DP/U_Count_Min/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.218ns (29.938%)  route 2.850ns (70.062%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.878     6.438    U_Control_unit/state[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.321     6.759 r  U_Control_unit/counter_reg[4]_i_2/O
                         net (fo=9, routed)           1.043     7.801    U_DP/U_Count_sec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.129 f  U_DP/U_Count_sec/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.587     8.716    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.150     8.866 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.342     9.209    U_DP/U_Count_Min/E[0]
    SLICE_X59Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.847    U_DP/U_Count_Min/CLK
    SLICE_X59Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[4]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.679    U_DP/U_Count_Min/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Min/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    U_DP/U_Count_Min/CLK
    SLICE_X59Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_DP/U_Count_Min/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.085     1.680    U_DP/U_Count_Min/Q[0]
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.099     1.779 r  U_DP/U_Count_Min/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.779    U_DP/U_Count_Min/counter_reg[4]_i_1__0_n_0
    SLICE_X59Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    U_DP/U_Count_Min/CLK
    SLICE_X59Y28         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[4]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.091     1.558    U_DP/U_Count_Min/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    U_DP/U_Count_sec/CLK
    SLICE_X61Y28         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_DP/U_Count_sec/counter_reg_reg[5]/Q
                         net (fo=7, routed)           0.134     1.742    U_DP/U_Count_sec/w_sec[5]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  U_DP/U_Count_sec/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.787    U_DP/U_Count_sec/counter_reg[5]_i_2_n_0
    SLICE_X61Y28         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    U_DP/U_Count_sec/CLK
    SLICE_X61Y28         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.092     1.559    U_DP/U_Count_sec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.439%)  route 0.198ns (51.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Control_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.198     1.804    U_DP/U_Count_Msec/state[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  U_DP/U_Count_Msec/counter_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.849    U_DP/U_Count_Msec/counter_reg[3]_i_1__2_n_0
    SLICE_X60Y27         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    U_DP/U_Count_Msec/CLK
    SLICE_X60Y27         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.121     1.601    U_DP/U_Count_Msec/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Hour/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.586     1.469    U_DP/U_Count_Hour/CLK
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  U_DP/U_Count_Hour/counter_reg_reg[2]/Q
                         net (fo=8, routed)           0.160     1.793    U_DP/U_Count_Hour/w_hour[2]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  U_DP/U_Count_Hour/counter_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.838    U_DP/U_Count_Hour/counter_reg[2]_i_1__1_n_0
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.854     1.981    U_DP/U_Count_Hour/CLK
    SLICE_X60Y30         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.121     1.590    U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.230ns (63.864%)  route 0.130ns (36.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    U_DP/U_Count_sec/CLK
    SLICE_X61Y27         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_DP/U_Count_sec/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.130     1.725    U_DP/U_Count_sec/w_sec[1]
    SLICE_X61Y27         LUT5 (Prop_lut5_I1_O)        0.102     1.827 r  U_DP/U_Count_sec/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    U_DP/U_Count_sec/counter_reg[3]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    U_DP/U_Count_sec/CLK
    SLICE_X61Y27         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.107     1.574    U_DP/U_Count_sec/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Control_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.180     1.787    U_Control_unit/state[0]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.042     1.829 r  U_Control_unit/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    U_Control_unit/FSM_sequential_state[1]_i_1_n_0
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.849     1.976    U_Control_unit/CLK
    SLICE_X59Y26         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.107     1.572    U_Control_unit/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Min/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.585     1.468    U_DP/U_Count_Min/CLK
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_DP/U_Count_Min/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.181     1.790    U_DP/U_Count_Min/w_min[1]
    SLICE_X61Y29         LUT5 (Prop_lut5_I1_O)        0.043     1.833 r  U_DP/U_Count_Min/counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    U_DP/U_Count_Min/counter_reg[3]_i_1__0_n_0
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.853     1.980    U_DP/U_Count_Min/CLK
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.107     1.575    U_DP/U_Count_Min/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.458%)  route 0.130ns (36.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    U_DP/U_Count_sec/CLK
    SLICE_X61Y27         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_DP/U_Count_sec/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.130     1.725    U_DP/U_Count_sec/w_sec[1]
    SLICE_X61Y27         LUT4 (Prop_lut4_I2_O)        0.098     1.823 r  U_DP/U_Count_sec/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_DP/U_Count_sec/counter_reg[2]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    U_DP/U_Count_sec/CLK
    SLICE_X61Y27         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[2]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.092     1.559    U_DP/U_Count_sec/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Min/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.585     1.468    U_DP/U_Count_Min/CLK
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U_DP/U_Count_Min/counter_reg_reg[3]/Q
                         net (fo=9, routed)           0.130     1.727    U_DP/U_Count_Min/w_min[3]
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.098     1.825 r  U_DP/U_Count_Min/counter_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.825    U_DP/U_Count_Min/counter_reg[5]_i_2__0_n_0
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.853     1.980    U_DP/U_Count_Min/CLK
    SLICE_X61Y29         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.092     1.560    U_DP/U_Count_Min/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.488%)  route 0.131ns (36.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    U_DP/U_Count_Msec/CLK
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_DP/U_Count_Msec/counter_reg_reg[1]/Q
                         net (fo=11, routed)          0.131     1.724    U_DP/U_Count_Msec/w_msec[1]
    SLICE_X61Y26         LUT6 (Prop_lut6_I3_O)        0.099     1.823 r  U_DP/U_Count_Msec/counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.823    U_DP/U_Count_Msec/counter_reg[4]_i_1__2_n_0
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.849     1.976    U_DP/U_Count_Msec/CLK
    SLICE_X61Y26         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.091     1.556    U_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   U_BTN_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y20   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y20   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y20   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   U_BTN_Debounce_CLEAR/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   U_BTN_Debounce_CLEAR/r_1khz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   U_BTN_Debounce_RUN_STOP/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_DP/U_Count_Hour/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U_DP/U_Count_Min/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U_DP/U_Count_Min/counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U_DP/U_Count_Min/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U_DP/U_Count_Min/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_DP/U_Tick_100hz/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_DP/U_Tick_100hz/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_BTN_Debounce_CLEAR/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U_BTN_Debounce_RUN_STOP/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U_BTN_Debounce_RUN_STOP/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U_BTN_Debounce_RUN_STOP/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U_BTN_Debounce_RUN_STOP/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   U_BTN_Debounce_RUN_STOP/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   U_BTN_Debounce_RUN_STOP/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   U_BTN_Debounce_RUN_STOP/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   U_BTN_Debounce_RUN_STOP/counter_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   U_BTN_Debounce_RUN_STOP/counter_reg[9]/C



