Warning: Design 'Conv' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : constraint
        -verbose
Design : Conv
Version: L-2016.03-SP5-5
Date   : Sun Feb 23 22:28:33 2020
****************************************


  Startpoint: input_serial_rsc_vld
              (input port clocked by ideal_clock)
  Endpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/mem_cns_comp/output_mem_select_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  input_serial_rsc_vld (in)                               0.00       1.00 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/din_rsci/U2/Z (CLKBUF_X1)     0.04 *     1.04 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_din_wait_ctrl_inst/U3/ZN (AND2_X1)     0.04 *     1.09 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_din_wait_dp_inst/U3/ZN (NOR2_X1)     0.01 *     1.10 f
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_din_wait_dp_inst/U4/ZN (NAND2_X1)     0.02 *     1.12 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_staller_inst/U3/ZN (NAND3_X1)     0.02 *     1.15 f
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_staller_inst/U4/ZN (INV_X1)     0.09 *     1.24 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/U149/ZN (INV_X1)     0.11 *     1.34 f
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_dout_rsci_1_inst/InputDoubleBufferWriter_512_16_16_run_dout_rsci_1_dout_rsc_wait_ctrl_inst/U2/ZN (NOR2_X1)     0.09 *     1.43 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_dout_rsci_1_inst/U1/ZN (INV_X1)     0.04 *     1.47 f
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/U3/ZN (INV_X1)     0.03 *     1.50 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/dout_rsci/U142/ZN (INV_X1)     0.01 *     1.51 f
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/InputDoubleBDjtfoem_cns_bctl_inst/U313/ZN (NOR3_X1)     0.05 *     1.56 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/InputDoubleBDjtfoem_cns_bctl_inst/U314/ZN (AOI22_X1)     0.04 *     1.59 f
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/mem_cns_comp/U1711/ZN (NOR2_X1)     0.07 *     1.66 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/mem_cns_comp/U1712/ZN (INV_X1)     0.02 *     1.69 f
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/mem_cns_comp/U1714/ZN (AOI22_X1)     0.05 *     1.74 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/mem_cns_comp/output_mem_select_reg_2_/D (DFF_X1)     0.00 *     1.74 r
  data arrival time                                                  1.74

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/mem_cns_comp/output_mem_select_reg_2_/CK (DFF_X1)     0.00     2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_bcwt_reg
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_serial_rsc_rdy
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_bcwt_reg/CK (DFFR_X2)     0.00     0.00 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_bcwt_reg/Q (DFFR_X2)     0.20     0.20 r
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_din_wait_ctrl_inst/U2/ZN (NOR2_X1)     0.07 *     0.27 f
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/din_rsci/U1/Z (CLKBUF_X1)     0.04 *     0.31 f
  inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/InputDoubleBDjtfoem_cns_bctl_inst/U153/Z (CLKBUF_X1)     0.04 *     0.36 f
  input_serial_rsc_rdy (out)                              0.00 *     0.36 f
  data arrival time                                                  0.36

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/reg_paramsIn_crt_sva_127_0_ftd_reg_59_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/clk_gate_while_while_for_for_r_idx_4_0_lpi_4_3_0_reg/latch
            (gating element for clock ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/reg_paramsIn_crt_sva_127_0_ftd_reg_59_/CK (DFFR_X1)     0.00     0.00 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/reg_paramsIn_crt_sva_127_0_ftd_reg_59_/Q (DFFR_X1)     0.10     0.10 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1047/ZN (XNOR2_X2)     0.11 *     0.21 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1079/ZN (NAND2_X1)     0.09 *     0.31 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1083/ZN (OAI22_X1)     0.06 *     0.37 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1111/S (FA_X1)     0.10 *     0.47 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1131/CO (FA_X1)     0.07 *     0.54 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1142/S (FA_X1)     0.12 *     0.66 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1171/S (FA_X1)     0.09 *     0.75 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1133/ZN (NOR2_X1)     0.05 *     0.80 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1139/ZN (OAI21_X1)     0.02 *     0.82 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1140/ZN (AOI21_X1)     0.05 *     0.87 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1211/ZN (OAI21_X1)     0.03 *     0.89 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1244/ZN (AOI21_X1)     0.04 *     0.94 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1273/ZN (OAI21_X1)     0.03 *     0.96 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1302/ZN (AOI21_X1)     0.04 *     1.00 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1328/ZN (OAI21_X1)     0.03 *     1.03 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1354/ZN (AOI21_X1)     0.04 *     1.07 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1377/ZN (OAI21_X1)     0.03 *     1.09 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_41J5_122_2648/U1398/ZN (XNOR2_X1)     0.04 *     1.14 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U268/ZN (NOR2_X1)     0.03 *     1.17 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U270/ZN (OAI21_X1)     0.02 *     1.19 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U271/CO (FA_X1)     0.07 *     1.26 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U272/CO (FA_X1)     0.07 *     1.33 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U273/CO (FA_X1)     0.07 *     1.40 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U274/CO (FA_X1)     0.07 *     1.47 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U275/CO (FA_X1)     0.07 *     1.54 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U276/CO (FA_X1)     0.07 *     1.61 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U277/CO (FA_X1)     0.07 *     1.69 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U278/CO (FA_X1)     0.07 *     1.75 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/DP_OP_42J5_123_8762/U279/ZN (INV_X1)     0.01 *     1.77 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/U3/ZN (INV_X1)     0.01 *     1.78 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/U4/ZN (NAND2_X1)     0.03 *     1.81 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/U7/ZN (NAND2_X1)     0.03 *     1.83 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/U195/ZN (NAND3_X1)     0.03 *     1.86 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/U203/ZN (OR2_X1)     0.03 *     1.89 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/U209/ZN (NAND2_X1)     0.01 *     1.91 f
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/U210/ZN (INV_X1)     0.01 *     1.92 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/clk_gate_while_while_for_for_r_idx_4_0_lpi_4_3_0_reg/latch/E (CLKGATETST_X1)     0.00 *     1.92 r
  data arrival time                                                  1.92

  clock ideal_clock (rise edge)                           2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/clk_gate_while_while_for_for_r_idx_4_0_lpi_4_3_0_reg/latch/CK (CLKGATETST_X1)     0.00     2.00 r
  clock gating setup time                                -0.08       1.92
  data required time                                                 1.92
  --------------------------------------------------------------------------
  data required time                                                 1.92
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: weight_serial_rsc_dat[15]
              (input port clocked by ideal_clock)
  Endpoint: weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferWriter/WeightDoubleBufferWriter_384_16_16_run_inst/WeightDoubleBufferWriter_384_16_16_run_din_rsci_inst/WeightDoubleBufferWriter_384_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_idat_bfwt_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  weight_serial_rsc_dat[15] (in)                          0.01       1.01 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferWriter/WeightDoubleBufferWriter_384_16_16_run_inst/WeightDoubleBufferWriter_384_16_16_run_din_rsci_inst/din_rsci/U18/Z (CLKBUF_X1)     0.03 *     1.04 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferWriter/WeightDoubleBufferWriter_384_16_16_run_inst/WeightDoubleBufferWriter_384_16_16_run_din_rsci_inst/WeightDoubleBufferWriter_384_16_16_run_din_rsci_din_wait_dp_inst/U23/Z (MUX2_X1)     0.08 *     1.11 r
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferWriter/WeightDoubleBufferWriter_384_16_16_run_inst/WeightDoubleBufferWriter_384_16_16_run_din_rsci_inst/WeightDoubleBufferWriter_384_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_idat_bfwt_reg_15_/D (DFFR_X1)     0.00 *     1.11 r
  data arrival time                                                  1.11

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferWriter/WeightDoubleBufferWriter_384_16_16_run_inst/WeightDoubleBufferWriter_384_16_16_run_din_rsci_inst/WeightDoubleBufferWriter_384_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_idat_bfwt_reg_15_/CK (DFFR_X1)     0.00     0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/serialOutChannel_rsci_idat_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_serial_rsc_dat[8]
            (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/serialOutChannel_rsci_idat_reg_8_/CK (DFFR_X1)     0.00     0.00 r
  outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/serialOutChannel_rsci_idat_reg_8_/Q (DFFR_X1)     0.08     0.08 f
  outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel_rsci_inst/serialOutChannel_rsci/U11/Z (CLKBUF_X1)     0.04 *     0.13 f
  output_serial_rsc_dat[8] (out)                          0.00 *     0.13 f
  data arrival time                                                  0.13

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_run_fsm_inst/state_var_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/reg_serialOutChannel_rsci_ivld_run_psct_cse_reg
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_run_fsm_inst/state_var_reg_0_/CK (SDFFR_X1)     0.00     0.00 r
  outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_run_fsm_inst/state_var_reg_0_/Q (SDFFR_X1)     0.08     0.08 r
  outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/reg_serialOutChannel_rsci_ivld_run_psct_cse_reg/D (DFFR_X1)     0.00 *     0.08 r
  data arrival time                                                  0.08

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/reg_serialOutChannel_rsci_ivld_run_psct_cse_reg/CK (DFFR_X1)     0.00     0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


    Net: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/n10221

    max_transition         0.20
  - Transition Time        0.14
  ------------------------------
    Slack                  0.06  (MET)


    Net: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/inputDoubleBufferWriterParams_cns_pipe/FIFO/n15

    max_fanout            20.00
  - Fanout                27.00
  ------------------------------
    Slack                 -7.00  (VIOLATED)


    Net: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/n432

    max_capacitance       14.50
  - Capacitance           14.47
  ------------------------------
    Slack                  0.03  (MET)


    Design: Conv

    max_leakage_power          0.00
  - Current Leakage Power  3255773.75
  ----------------------------------
    Slack                  -3255773.75  (VIOLATED)


    Net: systolicArray/systolicArrayCore/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_0_i_1_inst/SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_0_i_1_accumulation_buffer_rsc_0_0_wait_dp_inst/accumulation_buffer_rsc_0_0_i_addr_d[11]

    multiport_net          0.00
  - actual cost            5.00
  ------------------------------
    Violation             -5.00  (VIOLATED)


Min pulse width constraints

                       Required      Actual
  Pin                pulse width   pulse width   Slack           Scenario
--------------------------------------------------------------------------------
  weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/weightDoubleBufferReader/WeightDoubleBufferReader_384_16_16_run_inst/reg_paramsIn_crt_sva_127_0_ftd_reg_21_/CK(high)  0.09  1.00  0.91 (MET)

1
