============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Oct 02 2025  01:50:11 pm
  Module:                 mac_Nbits
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2284 ps) Setup Check with Pin AC_reg[35]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[35]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    7470                  
             Slack:=    2284                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4916__9315/Y  -       D->Y   R     AND4X1         1  4.1   124   417    5462    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4911__1881/Y  -       C->Y   R     OR3X1          3  8.6   191   216    5677    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4905__2802/Y  -       C->Y   R     AND3X1         2  6.1   150   334    6012    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4894__6417/Y  -       C->Y   R     AND3XL         1  4.1   163   297    6309    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4893__7410/Y  -       C->Y   R     OR3X1          2  6.3   144   209    6518    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4887__6161/Y  -       A->Y   R     AND2X1         2  6.1   142   241    6759    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4883__1881/Y  -       A1N->Y R     OAI2BB1X1      1  4.5   137   224    6983    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4881__7098/CO -       CI->CO R     ADDFX1         1  4.3   115   279    7262    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4880__8246/Y  -       B->Y   R     XNOR2X1        1  4.3   107   208    7470    (-,-) 
  AC_reg[35]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    7470    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 2: MET (2418 ps) Setup Check with Pin AC_reg[34]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[34]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-    7331                  
             Slack:=    2418                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4916__9315/Y  -       D->Y   R     AND4X1         1  4.1   124   417    5462    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4911__1881/Y  -       C->Y   R     OR3X1          3  8.6   191   216    5677    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4905__2802/Y  -       C->Y   R     AND3X1         2  6.1   150   334    6012    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4894__6417/Y  -       C->Y   R     AND3XL         1  4.1   163   297    6309    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4893__7410/Y  -       C->Y   R     OR3X1          2  6.3   144   209    6518    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4887__6161/Y  -       A->Y   R     AND2X1         2  6.1   142   241    6759    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4883__1881/Y  -       A1N->Y R     OAI2BB1X1      1  4.5   137   224    6983    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4881__7098/S  -       CI->S  R     ADDFX1         1  4.3   118   348    7331    (-,-) 
  AC_reg[34]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    7331    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 3: MET (2624 ps) Setup Check with Pin AC_reg[33]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[33]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    7130                  
             Slack:=    2624                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4916__9315/Y  -       D->Y   R     AND4X1         1  4.1   124   417    5462    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4911__1881/Y  -       C->Y   R     OR3X1          3  8.6   191   216    5677    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4905__2802/Y  -       C->Y   R     AND3X1         2  6.1   150   334    6012    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4894__6417/Y  -       C->Y   R     AND3XL         1  4.1   163   297    6309    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4893__7410/Y  -       C->Y   R     OR3X1          2  6.3   144   209    6518    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4887__6161/Y  -       A->Y   R     AND2X1         2  6.1   142   241    6759    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4885__7482/Y  -       B->Y   R     OR2X1          1  4.3   102   170    6928    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4882__6131/Y  -       B->Y   R     XNOR2X1        1  4.3   107   202    7130    (-,-) 
  AC_reg[33]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    7130    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 4: MET (2850 ps) Setup Check with Pin AC_reg[31]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[31]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    6905                  
             Slack:=    2850                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4916__9315/Y  -       D->Y   R     AND4X1         1  4.1   124   417    5462    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4911__1881/Y  -       C->Y   R     OR3X1          3  8.6   191   216    5677    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4905__2802/Y  -       C->Y   R     AND3X1         2  6.1   150   334    6012    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4898__6260/Y  -       B->Y   R     OR2X1          2  6.5   147   199    6210    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4888__9315/Y  -       A1->Y  F     AOI21X1        1  4.1   274   252    6462    (-,-) 
  csa_tree_ADD_TC_OP_groupi_drc_bufs5493/Y -       A->Y   F     BUFX2          1  4.3    72   218    6681    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4884__5115/Y  -       B->Y   R     XNOR2X1        1  4.3   106   224    6905    (-,-) 
  AC_reg[31]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6905    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 5: MET (3014 ps) Setup Check with Pin AC_reg[32]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[32]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    6740                  
             Slack:=    3014                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4916__9315/Y  -       D->Y   R     AND4X1         1  4.1   124   417    5462    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4911__1881/Y  -       C->Y   R     OR3X1          3  8.6   191   216    5677    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4905__2802/Y  -       C->Y   R     AND3X1         2  6.1   150   334    6012    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4894__6417/Y  -       C->Y   R     AND3XL         1  4.1   163   297    6309    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4893__7410/Y  -       C->Y   R     OR3X1          2  6.3   144   209    6518    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4886__4733/Y  -       B->Y   R     XNOR2X1        1  4.3   107   222    6740    (-,-) 
  AC_reg[32]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6740    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 6: MET (3321 ps) Setup Check with Pin AC_reg[30]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[30]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    6434                  
             Slack:=    3321                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4916__9315/Y  -       D->Y   R     AND4X1         1  4.1   124   417    5462    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4911__1881/Y  -       C->Y   R     OR3X1          3  8.6   191   216    5677    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4905__2802/Y  -       C->Y   R     AND3X1         2  6.1   150   334    6012    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4898__6260/Y  -       B->Y   R     OR2X1          2  6.5   147   199    6210    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4889__9945/Y  -       B->Y   R     XNOR2X1        1  4.3   107   223    6434    (-,-) 
  AC_reg[30]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6434    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 7: MET (3357 ps) Setup Check with Pin AC_reg[29]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[29]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    6398                  
             Slack:=    3357                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4916__9315/Y  -       D->Y   R     AND4X1         1  4.1   124   417    5462    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4911__1881/Y  -       C->Y   R     OR3X1          3  8.6   191   216    5677    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4895__5477/Y  -       A1->Y  F     AOI21X1        1  4.1   277   277    5954    (-,-) 
  csa_tree_ADD_TC_OP_groupi_drc_bufs5505/Y -       A->Y   F     BUFX2          1  4.3    72   220    6174    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4890__2883/Y  -       B->Y   R     XNOR2X1        1  4.3   106   224    6398    (-,-) 
  AC_reg[29]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6398    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 8: MET (3698 ps) Setup Check with Pin AC_reg[27]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[27]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    6056                  
             Slack:=    3698                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4906__1705/Y  -       A1->Y  R     AO21X1         2  6.5   153   314    5358    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4896__2398/Y  -       A1->Y  F     AOI21X1        1  4.1   274   256    5614    (-,-) 
  csa_tree_ADD_TC_OP_groupi_drc_bufs5488/Y -       A->Y   F     BUFX2          1  4.3    72   218    5833    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4891__2346/Y  -       B->Y   R     XNOR2X1        1  4.3   106   224    6056    (-,-) 
  AC_reg[27]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6056    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 9: MET (3739 ps) Setup Check with Pin AC_reg[23]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[23]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    6015                  
             Slack:=    3739                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4918__2883/Y  -       A1->Y  R     AO21X1         3  8.6   196   311    5023    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4908__8246/Y  -       A1->Y  R     AO21X1         2  6.5   153   295    5318    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4897__5107/Y  -       A1->Y  F     AOI21X1        1  4.1   274   256    5573    (-,-) 
  csa_tree_ADD_TC_OP_groupi_drc_bufs5486/Y -       A->Y   F     BUFX2          1  4.3    72   218    5792    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4892__1666/Y  -       B->Y   R     XNOR2X1        1  4.3   106   224    6015    (-,-) 
  AC_reg[23]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6015    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 10: MET (3832 ps) Setup Check with Pin AC_reg[28]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[28]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    5922                  
             Slack:=    3832                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4916__9315/Y  -       D->Y   R     AND4X1         1  4.1   124   417    5462    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4911__1881/Y  -       C->Y   R     OR3X1          3  8.6   191   216    5677    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4899__4319/Y  -       B->Y   R     XNOR2X1        1  4.3   107   245    5922    (-,-) 
  AC_reg[28]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5922    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 11: MET (4008 ps) Setup Check with Pin AC_reg[21]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[21]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    5746                  
             Slack:=    4008                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4918__2883/Y  -       A1->Y  R     AO21X1         3  8.6   196   311    5023    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4909__7098/Y  -       A1->Y  F     AOI21X1        1  4.1   278   280    5303    (-,-) 
  csa_tree_ADD_TC_OP_groupi_drc_bufs5498/Y -       A->Y   F     BUFX2          1  4.3    72   220    5523    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4903__3680/Y  -       B->Y   R     XNOR2X1        1  4.3   106   224    5746    (-,-) 
  AC_reg[21]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5746    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 12: MET (4057 ps) Setup Check with Pin AC_reg[19]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[19]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    5697                  
             Slack:=    4057                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4919__2346/Y  -       A1->Y  R     AO21X1         2  6.5   153   287    4999    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4910__6131/Y  -       A1->Y  F     AOI21X1        1  4.1   274   256    5255    (-,-) 
  csa_tree_ADD_TC_OP_groupi_drc_bufs5489/Y -       A->Y   F     BUFX2          1  4.3    72   218    5473    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4904__1617/Y  -       B->Y   R     XNOR2X1        1  4.3   106   224    5697    (-,-) 
  AC_reg[19]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5697    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 13: MET (4170 ps) Setup Check with Pin AC_reg[26]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[26]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    5585                  
             Slack:=    4170                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4906__1705/Y  -       A1->Y  R     AO21X1         2  6.5   153   314    5358    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4900__8428/Y  -       B->Y   R     XNOR2X1        1  4.3   107   226    5585    (-,-) 
  AC_reg[26]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5585    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 14: MET (4200 ps) Setup Check with Pin AC_reg[25]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[25]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    5554                  
             Slack:=    4200                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  F     SDFFRHQX1      3  8.4   220   311     311    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  F     ADDHX1         1  4.4   123   207     518    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO F     ADDFX1         1  4.4   136   262     779    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO F     ADDFX1         1  4.4   136   268    1047    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO F     ADDFX1         1  4.4   136   268    1315    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO F     ADDFX1         1  4.4   136   268    1583    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO F     ADDFX1         1  4.4   136   268    1850    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO F     ADDFX1         1  4.4   136   268    2118    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO F     ADDFX1         3  8.9   247   328    2446    (-,-) 
  g5515/Y                                  -       A1->Y  F     AO21X1         1  4.1   120   270    2716    (-,-) 
  g5514/Y                                  -       A1->Y  F     AO21X1         1  4.4   127   216    2932    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO F     ADDFX1         1  4.4   136   264    3195    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO F     ADDFX1         3  8.9   247   328    3523    (-,-) 
  g3/Y                                     -       A1->Y  F     AO21X1         1  4.1   120   270    3793    (-,-) 
  g2/Y                                     -       A1->Y  F     AO21X1         1  4.4   127   216    4009    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO F     ADDFX1         1  4.4   136   264    4273    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO F     ADDFX2         5 13.1   207   329    4602    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  F     AO21X1         4 10.5   278   338    4939    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4907__5122/Y  -       A1N->Y F     OAI2BB1X1      1  4.3   265   315    5254    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4901__5526/Y  -       B->Y   R     XNOR2X1        1  4.3   107   300    5554    (-,-) 
  AC_reg[25]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5554    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 15: MET (4210 ps) Setup Check with Pin AC_reg[22]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[22]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    5544                  
             Slack:=    4210                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4918__2883/Y  -       A1->Y  R     AO21X1         3  8.6   196   311    5023    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4908__8246/Y  -       A1->Y  R     AO21X1         2  6.5   153   295    5318    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4902__6783/Y  -       B->Y   R     XNOR2X1        1  4.3   107   226    5544    (-,-) 
  AC_reg[22]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5544    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 16: MET (4444 ps) Setup Check with Pin AC_reg[24]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[24]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    5310                  
             Slack:=    4444                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4917__9945/Y  -       A1->Y  R     AO21X1         4 10.5   235   333    5045    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4912__5115/Y  -       B->Y   R     XNOR2X1        1  4.3   107   265    5310    (-,-) 
  AC_reg[24]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5310    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 17: MET (4484 ps) Setup Check with Pin AC_reg[20]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[20]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    5270                  
             Slack:=    4484                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4918__2883/Y  -       A1->Y  R     AO21X1         3  8.6   196   311    5023    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4913__7482/Y  -       B->Y   R     XNOR2X1        1  4.3   107   247    5270    (-,-) 
  AC_reg[20]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5270    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 18: MET (4529 ps) Setup Check with Pin AC_reg[18]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[18]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    5225                  
             Slack:=    4529                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4919__2346/Y  -       A1->Y  R     AO21X1         2  6.5   153   287    4999    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4914__4733/Y  -       B->Y   R     XNOR2X1        1  4.3   107   226    5225    (-,-) 
  AC_reg[18]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5225    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 19: MET (4570 ps) Setup Check with Pin AC_reg[17]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[17]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    5184                  
             Slack:=    4570                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4920__1666/Y  -       A1->Y  F     AOI21X2        1  4.3   179   206    4918    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4915__6161/Y  -       B->Y   R     XNOR2X1        1  4.3   107   266    5184    (-,-) 
  AC_reg[17]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5184    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 20: MET (4803 ps) Setup Check with Pin AC_reg[16]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[16]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    4951                  
             Slack:=    4803                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/CO -       CI->CO R     ADDFX2         5 13.2   181   334    4712    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4921__7410/Y  -       B->Y   R     XNOR2X1        1  4.3   107   240    4951    (-,-) 
  AC_reg[16]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    4951    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 21: MET (5005 ps) Setup Check with Pin AC_reg[15]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[15]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     242                  
     Required Time:=    9758                  
      Launch Clock:-       0                  
         Data Path:-    4753                  
             Slack:=    5005                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/CO -       CI->CO R     ADDFX1         1  4.5   119   268    4378    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4922__6417/S  -       CI->S  R     ADDFX2         1  4.3   100   374    4753    (-,-) 
  AC_reg[15]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    4753    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 22: MET (5302 ps) Setup Check with Pin AC_reg[14]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[14]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-    4446                  
             Slack:=    5302                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  g3/Y                                     -       A1->Y  R     AO21X1         1  4.1   104   274    3884    (-,-) 
  g2/Y                                     -       A1->Y  R     AO21X1         1  4.5   112   227    4110    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4924__2398/S  -       CI->S  R     ADDFX1         1  4.3   118   336    4446    (-,-) 
  AC_reg[14]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    4446    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 23: MET (5656 ps) Setup Check with Pin AC_reg[13]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[13]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    4098                  
             Slack:=    5656                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4933__2802/Y  -       A1->Y  F     AOI21X2        1  4.3   183   222    3831    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4928__8428/Y  -       B->Y   R     XNOR2X1        1  4.3   107   268    4098    (-,-) 
  AC_reg[13]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    4098    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 24: MET (5891 ps) Setup Check with Pin AC_reg[12]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[12]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    3863                  
             Slack:=    5891                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/CO -       CI->CO R     ADDFX1         3  9.0   211   323    3609    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4935__5122/Y  -       B->Y   R     XNOR2X1        1  4.3   107   254    3863    (-,-) 
  AC_reg[12]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    3863    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 25: MET (6123 ps) Setup Check with Pin AC_reg[11]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[11]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-    3625                  
             Slack:=    6123                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/CO -       CI->CO R     ADDFX1         1  4.5   119   268    3286    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4941__7482/S  -       CI->S  R     ADDFX1         1  4.3   118   339    3625    (-,-) 
  AC_reg[11]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    3625    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 26: MET (6395 ps) Setup Check with Pin AC_reg[10]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[10]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-    3354                  
             Slack:=    6395                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  g5515/Y                                  -       A1->Y  R     AO21X1         1  4.1   104   274    2791    (-,-) 
  g5514/Y                                  -       A1->Y  R     AO21X1         1  4.5   112   227    3018    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4985__6417/S  -       CI->S  R     ADDFX1         1  4.3   118   336    3354    (-,-) 
  AC_reg[10]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    3354    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 27: MET (6748 ps) Setup Check with Pin AC_reg[9]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[9]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    3006                  
             Slack:=    6748                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4991__8428/Y  -       A1->Y  F     AOI21X2        1  4.3   183   222    2738    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4987__2398/Y  -       B->Y   R     XNOR2X1        1  4.3   107   268    3006    (-,-) 
  AC_reg[9]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    3006    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 28: MET (6983 ps) Setup Check with Pin AC_reg[8]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[8]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-    2771                  
             Slack:=    6983                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/CO -       CI->CO R     ADDFX1         3  9.0   211   323    2517    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g4993__6783/Y  -       B->Y   R     XNOR2X1        1  4.3   107   254    2771    (-,-) 
  AC_reg[8]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    2771    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 29: MET (7216 ps) Setup Check with Pin AC_reg[7]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[7]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-    2533                  
             Slack:=    7216                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/CO -       CI->CO R     ADDFX1         1  4.5   119   272    2194    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5001__6131/S  -       CI->S  R     ADDFX1         1  4.3   118   339    2533    (-,-) 
  AC_reg[7]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    2533    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 30: MET (7487 ps) Setup Check with Pin AC_reg[6]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[6]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-    2261                  
             Slack:=    7487                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1922    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5014__5477/S  -       CI->S  R     ADDFX1         1  4.3   118   339    2261    (-,-) 
  AC_reg[6]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    2261    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 31: MET (7758 ps) Setup Check with Pin AC_reg[5]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[5]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-    1990                  
             Slack:=    7758                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1651    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5024__2802/S  -       CI->S  R     ADDFX1         1  4.3   118   339    1990    (-,-) 
  AC_reg[5]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    1990    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 32: MET (8030 ps) Setup Check with Pin AC_reg[4]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[4]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-    1718                  
             Slack:=    8030                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1379    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5034__6161/S  -       CI->S  R     ADDFX1         1  4.3   118   339    1718    (-,-) 
  AC_reg[4]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    1718    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 33: MET (8302 ps) Setup Check with Pin AC_reg[3]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[3]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-    1447                  
             Slack:=    8302                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/CO -       CI->CO R     ADDFX1         1  4.5   119   272    1108    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5035__9315/S  -       CI->S  R     ADDFX1         1  4.3   118   339    1447    (-,-) 
  AC_reg[3]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    1447    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 34: MET (8573 ps) Setup Check with Pin AC_reg[2]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[2]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-    1175                  
             Slack:=    8573                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO  R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/CO -       CI->CO R     ADDFX1         1  4.5   119   266     836    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5036__9945/S  -       CI->S  R     ADDFX1         1  4.3   118   339    1175    (-,-) 
  AC_reg[2]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    1175    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 35: MET (8844 ps) Setup Check with Pin AC_reg[1]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[1]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     252                  
     Required Time:=    9748                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    8844                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                             -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                              -       CK->Q R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/CO -       B->CO R     ADDHX1         1  4.5   109   244     570    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5039__2883/S  -       CI->S R     ADDFX1         1  4.3   118   334     904    (-,-) 
  AC_reg[1]/SI                             -       -     R     SDFFRHQX1      1    -     -     0     904    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 36: MET (9166 ps) Setup Check with Pin AC_reg[0]/CK->SI
          Group: clock
     Startpoint: (R) AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[0]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     246                  
     Required Time:=    9754                  
      Launch Clock:-       0                  
         Data Path:-     587                  
             Slack:=    9166                  

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  AC_reg[0]/CK                            -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[0]/Q                             -       CK->Q R     SDFFRHQX1      3  8.6   191   326     326    (-,-) 
  csa_tree_ADD_TC_OP_groupi_g5232__1617/S -       B->S  R     ADDHX1         1  4.3   108   262     587    (-,-) 
  AC_reg[0]/SI                            -       -     R     SDFFRHQX1      1    -     -     0     587    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 37: MET (9378 ps) Setup Check with Pin AC_reg[11]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[11]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[11]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[11]/CK  -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[11]/Q   -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[11]/D   -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (9378 ps) Setup Check with Pin AC_reg[10]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[10]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[10]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[10]/CK  -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[10]/Q   -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[10]/D   -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (9378 ps) Setup Check with Pin AC_reg[9]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[9]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[9]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[9]/CK   -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[9]/Q    -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[9]/D    -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 40: MET (9378 ps) Setup Check with Pin AC_reg[8]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[8]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[8]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[8]/CK   -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[8]/Q    -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[8]/D    -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 41: MET (9378 ps) Setup Check with Pin AC_reg[7]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[7]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[7]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[7]/CK   -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[7]/Q    -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[7]/D    -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 42: MET (9378 ps) Setup Check with Pin AC_reg[33]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[33]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[33]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[33]/CK  -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[33]/Q   -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[33]/D   -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 43: MET (9378 ps) Setup Check with Pin AC_reg[26]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[26]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[26]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[26]/CK  -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[26]/Q   -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[26]/D   -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 44: MET (9378 ps) Setup Check with Pin AC_reg[6]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[6]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[6]/CK   -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[6]/Q    -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[6]/D    -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 45: MET (9378 ps) Setup Check with Pin AC_reg[31]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[31]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[31]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[31]/CK  -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[31]/Q   -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[31]/D   -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 46: MET (9378 ps) Setup Check with Pin AC_reg[29]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[29]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[29]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[29]/CK  -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[29]/Q   -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[29]/D   -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 47: MET (9378 ps) Setup Check with Pin AC_reg[28]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[28]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[28]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[28]/CK  -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[28]/Q   -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[28]/D   -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 48: MET (9378 ps) Setup Check with Pin AC_reg[27]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[27]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[27]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[27]/CK  -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[27]/Q   -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[27]/D   -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 49: MET (9378 ps) Setup Check with Pin AC_reg[32]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[32]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[32]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[32]/CK  -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[32]/Q   -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[32]/D   -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------



Path 50: MET (9378 ps) Setup Check with Pin AC_reg[23]/CK->D
          Group: clock
     Startpoint: (R) AC_reg[23]/CK
          Clock: (R) clock
       Endpoint: (R) AC_reg[23]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     294                  
     Required Time:=    9706                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9378                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  AC_reg[23]/CK  -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  AC_reg[23]/Q   -       CK->Q R     SDFFRHQX1      3  8.8   195   328     328    (-,-) 
  AC_reg[23]/D   -       -     R     SDFFRHQX1      3    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------

