TimeQuest Timing Analyzer report for DE2_115_CAMERA
Fri Jun 10 13:53:12 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 16. Slow 1200mV 85C Model Setup: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 20. Slow 1200mV 85C Model Hold: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 24. Slow 1200mV 85C Model Recovery: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Slow 1200mV 85C Model Metastability Summary
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 53. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 55. Slow 1200mV 0C Model Setup: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 56. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 57. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 59. Slow 1200mV 0C Model Hold: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 60. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 62. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 63. Slow 1200mV 0C Model Recovery: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 64. Slow 1200mV 0C Model Removal: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 65. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 66. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Propagation Delay
 79. Minimum Propagation Delay
 80. Output Enable Times
 81. Minimum Output Enable Times
 82. Output Disable Times
 83. Minimum Output Disable Times
 84. Slow 1200mV 0C Model Metastability Summary
 85. Fast 1200mV 0C Model Setup Summary
 86. Fast 1200mV 0C Model Hold Summary
 87. Fast 1200mV 0C Model Recovery Summary
 88. Fast 1200mV 0C Model Removal Summary
 89. Fast 1200mV 0C Model Minimum Pulse Width Summary
 90. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 91. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 93. Fast 1200mV 0C Model Setup: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 94. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 96. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 97. Fast 1200mV 0C Model Hold: 'comb_244|altpll_0|sd1|pll7|clk[0]'
 98. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 99. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'
100. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
101. Fast 1200mV 0C Model Recovery: 'comb_244|altpll_0|sd1|pll7|clk[0]'
102. Fast 1200mV 0C Model Removal: 'comb_244|altpll_0|sd1|pll7|clk[0]'
103. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
104. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'comb_244|altpll_0|sd1|pll7|clk[0]'
112. Setup Times
113. Hold Times
114. Clock to Output Times
115. Minimum Clock to Output Times
116. Propagation Delay
117. Minimum Propagation Delay
118. Output Enable Times
119. Minimum Output Enable Times
120. Output Disable Times
121. Minimum Output Disable Times
122. Fast 1200mV 0C Model Metastability Summary
123. Multicorner Timing Analysis Summary
124. Setup Times
125. Hold Times
126. Clock to Output Times
127. Minimum Clock to Output Times
128. Propagation Delay
129. Minimum Propagation Delay
130. Board Trace Model Assignments
131. Input Transition Times
132. Signal Integrity Metrics (Slow 1200mv 0c Model)
133. Signal Integrity Metrics (Slow 1200mv 85c Model)
134. Signal Integrity Metrics (Fast 1200mv 0c Model)
135. Setup Transfers
136. Hold Transfers
137. Recovery Transfers
138. Removal Transfers
139. Report TCCS
140. Report RSKM
141. Unconstrained Paths
142. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.33        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  60.0%      ;
;     Processor 3            ;  46.7%      ;
;     Processor 4            ;  26.7%      ;
;     Processors 5-8         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; rs232_qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Jun 10 13:52:58 2022 ;
; DE2_115_D5M_VGA.SDC                                         ; OK     ; Fri Jun 10 13:52:58 2022 ;
+-------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50  ; comb_244|altpll_0|sd1|pll7|inclk[0]              ; { comb_244|altpll_0|sd1|pll7|clk[0] }              ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 7.09 MHz   ; 7.09 MHz        ; u6|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 133.3 MHz  ; 133.3 MHz       ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 189.39 MHz ; 189.39 MHz      ; CLOCK2_50                                      ;      ;
; 228.26 MHz ; 228.26 MHz      ; comb_244|altpll_0|sd1|pll7|clk[0]              ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[3] ; -100.946 ; -63889.484    ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.030    ; 0.000         ;
; CLOCK2_50                                      ; 14.720   ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 17.460   ; 0.000         ;
+------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.322 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.338 ; 0.000         ;
; CLOCK2_50                                      ; 0.402 ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 0.403 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.938  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 12.955 ; 0.000         ;
; CLOCK2_50                                      ; 13.110 ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 37.438 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 1.036 ; 0.000         ;
; CLOCK2_50                                      ; 1.337 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.213 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 5.261 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.689  ; 0.000         ;
; CLOCK2_50                                      ; 9.685  ; 0.000         ;
; CLOCK_50                                       ; 9.819  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 19.698 ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 19.707 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                        ;
+----------+---------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                       ; To Node                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -100.946 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.241      ; 141.225    ;
; -100.944 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.247      ; 141.229    ;
; -100.922 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.237      ; 141.197    ;
; -100.920 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.243      ; 141.201    ;
; -100.872 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.243      ; 141.153    ;
; -100.870 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.249      ; 141.157    ;
; -100.848 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.239      ; 141.125    ;
; -100.846 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.245      ; 141.129    ;
; -100.812 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.243      ; 141.093    ;
; -100.810 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.249      ; 141.097    ;
; -100.806 ; Signal_comb:sc1|H_Cont[4]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.241      ; 141.085    ;
; -100.804 ; Signal_comb:sc1|H_Cont[4]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.247      ; 141.089    ;
; -100.800 ; viola_jones:viola|o_col_r[0][0] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.243      ; 141.081    ;
; -100.798 ; viola_jones:viola|o_col_r[0][0] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.249      ; 141.085    ;
; -100.795 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.269      ; 141.102    ;
; -100.793 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.275      ; 141.106    ;
; -100.788 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.239      ; 141.065    ;
; -100.786 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.245      ; 141.069    ;
; -100.782 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.237      ; 141.057    ;
; -100.780 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.243      ; 141.061    ;
; -100.776 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.239      ; 141.053    ;
; -100.774 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.245      ; 141.057    ;
; -100.726 ; viola_jones:viola|o_col_r[0][1] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.243      ; 141.007    ;
; -100.724 ; viola_jones:viola|o_col_r[0][1] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.249      ; 141.011    ;
; -100.721 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.271      ; 141.030    ;
; -100.719 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.277      ; 141.034    ;
; -100.717 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.212      ; 140.967    ;
; -100.715 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.218      ; 140.971    ;
; -100.705 ; Signal_comb:sc1|H_Cont[5]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.241      ; 140.984    ;
; -100.703 ; Signal_comb:sc1|H_Cont[5]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.247      ; 140.988    ;
; -100.702 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.239      ; 140.979    ;
; -100.700 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.245      ; 140.983    ;
; -100.681 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.237      ; 140.956    ;
; -100.679 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.243      ; 140.960    ;
; -100.676 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.201      ; 140.915    ;
; -100.674 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.207      ; 140.919    ;
; -100.661 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.252      ; 140.951    ;
; -100.661 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.271      ; 140.970    ;
; -100.660 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.262      ; 140.960    ;
; -100.659 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.258      ; 140.955    ;
; -100.659 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.277      ; 140.974    ;
; -100.658 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.268      ; 140.964    ;
; -100.655 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.269      ; 140.962    ;
; -100.653 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.275      ; 140.966    ;
; -100.649 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.271      ; 140.958    ;
; -100.647 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.277      ; 140.962    ;
; -100.643 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.214      ; 140.895    ;
; -100.641 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.220      ; 140.899    ;
; -100.604 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.239      ; 140.881    ;
; -100.602 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.245      ; 140.885    ;
; -100.602 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.203      ; 140.843    ;
; -100.600 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.209      ; 140.847    ;
; -100.598 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.268      ; 140.904    ;
; -100.596 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.274      ; 140.908    ;
; -100.592 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.221      ; 140.851    ;
; -100.590 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.227      ; 140.855    ;
; -100.587 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.254      ; 140.879    ;
; -100.586 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.264      ; 140.888    ;
; -100.585 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.260      ; 140.883    ;
; -100.584 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.272      ; 140.894    ;
; -100.584 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.270      ; 140.892    ;
; -100.583 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.214      ; 140.835    ;
; -100.582 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.278      ; 140.898    ;
; -100.581 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.220      ; 140.839    ;
; -100.580 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a11~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.274      ; 140.892    ;
; -100.578 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a11~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.280      ; 140.896    ;
; -100.577 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.212      ; 140.827    ;
; -100.575 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.218      ; 140.831    ;
; -100.575 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.271      ; 140.884    ;
; -100.573 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.277      ; 140.888    ;
; -100.571 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.214      ; 140.823    ;
; -100.569 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.220      ; 140.827    ;
; -100.554 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.269      ; 140.861    ;
; -100.552 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.275      ; 140.865    ;
; -100.546 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a51~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.266      ; 140.850    ;
; -100.544 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a51~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.272      ; 140.854    ;
; -100.542 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.203      ; 140.783    ;
; -100.540 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.209      ; 140.787    ;
; -100.536 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.201      ; 140.775    ;
; -100.534 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.207      ; 140.779    ;
; -100.531 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a7~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.294      ; 140.863    ;
; -100.530 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a66~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.235      ; 140.803    ;
; -100.530 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.241      ; 140.809    ;
; -100.530 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.203      ; 140.771    ;
; -100.529 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a7~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.300      ; 140.867    ;
; -100.528 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a66~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.241      ; 140.807    ;
; -100.528 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.247      ; 140.813    ;
; -100.528 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.209      ; 140.775    ;
; -100.527 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.254      ; 140.819    ;
; -100.526 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.264      ; 140.828    ;
; -100.525 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.260      ; 140.823    ;
; -100.524 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.270      ; 140.832    ;
; -100.524 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.270      ; 140.832    ;
; -100.522 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.276      ; 140.836    ;
; -100.521 ; Signal_comb:sc1|H_Cont[4]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.252      ; 140.811    ;
; -100.520 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.262      ; 140.820    ;
; -100.519 ; Signal_comb:sc1|H_Cont[4]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.258      ; 140.815    ;
; -100.518 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.268      ; 140.824    ;
; -100.518 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.223      ; 140.779    ;
; -100.516 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.229      ; 140.783    ;
+----------+---------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.030 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 4.694      ;
; 2.030 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 4.694      ;
; 2.030 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 4.694      ;
; 2.030 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 4.694      ;
; 2.030 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 4.694      ;
; 2.042 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 4.677      ;
; 2.042 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 4.677      ;
; 2.062 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 4.658      ;
; 2.062 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 4.658      ;
; 2.062 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 4.658      ;
; 2.062 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 4.658      ;
; 2.062 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 4.658      ;
; 2.062 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 4.658      ;
; 2.062 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 4.658      ;
; 2.092 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.234     ; 4.622      ;
; 2.092 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.234     ; 4.622      ;
; 2.092 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.234     ; 4.622      ;
; 2.092 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.234     ; 4.622      ;
; 2.092 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.234     ; 4.622      ;
; 2.205 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.214     ; 4.529      ;
; 2.205 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.214     ; 4.529      ;
; 2.205 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.214     ; 4.529      ;
; 2.263 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.214     ; 4.471      ;
; 2.263 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.214     ; 4.471      ;
; 2.263 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.214     ; 4.471      ;
; 2.498 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 7.366      ;
; 2.498 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 7.366      ;
; 2.503 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.366      ;
; 2.503 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.366      ;
; 2.503 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.366      ;
; 2.503 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.366      ;
; 2.503 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.366      ;
; 2.523 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 4.201      ;
; 2.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.333      ;
; 2.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.333      ;
; 2.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.333      ;
; 2.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.333      ;
; 2.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.333      ;
; 2.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.333      ;
; 2.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.333      ;
; 2.556 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 7.303      ;
; 2.556 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 7.303      ;
; 2.556 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 7.303      ;
; 2.556 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 7.303      ;
; 2.556 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 7.303      ;
; 2.631 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 7.233      ;
; 2.631 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 7.233      ;
; 2.636 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.233      ;
; 2.636 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.233      ;
; 2.636 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.233      ;
; 2.636 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.233      ;
; 2.636 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.233      ;
; 2.665 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.200      ;
; 2.665 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.200      ;
; 2.665 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.200      ;
; 2.665 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.200      ;
; 2.665 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.200      ;
; 2.665 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.200      ;
; 2.665 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.200      ;
; 2.671 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 7.193      ;
; 2.671 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 7.193      ;
; 2.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.193      ;
; 2.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.193      ;
; 2.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.193      ;
; 2.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.193      ;
; 2.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.193      ;
; 2.682 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 7.182      ;
; 2.682 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 7.182      ;
; 2.687 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.182      ;
; 2.687 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.182      ;
; 2.687 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.182      ;
; 2.687 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.182      ;
; 2.687 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 7.182      ;
; 2.689 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 7.170      ;
; 2.689 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 7.170      ;
; 2.689 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 7.170      ;
; 2.689 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 7.170      ;
; 2.689 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 7.170      ;
; 2.694 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|WR_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 7.185      ;
; 2.694 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|WR_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 7.185      ;
; 2.694 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mWR        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 7.185      ;
; 2.705 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.160      ;
; 2.705 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.160      ;
; 2.705 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.160      ;
; 2.705 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.160      ;
; 2.705 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.160      ;
; 2.705 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.160      ;
; 2.705 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.160      ;
; 2.714 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 7.141      ;
; 2.714 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 7.141      ;
; 2.716 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.149      ;
; 2.716 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.149      ;
; 2.716 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.149      ;
; 2.716 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.149      ;
; 2.716 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.149      ;
; 2.716 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.149      ;
; 2.716 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 7.149      ;
; 2.719 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 7.141      ;
; 2.719 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 7.141      ;
; 2.719 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 7.141      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                    ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.720 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.197      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.775 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.142      ;
; 14.877 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.042      ;
; 14.932 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.987      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.949 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.968      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 14.970 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.947      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.006 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.909      ;
; 15.050 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.888      ;
; 15.050 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.888      ;
; 15.061 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.877      ;
; 15.061 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.877      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.061 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.854      ;
; 15.062 ; I2C_CCD_Config:u8|senosr_exposure[6] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.871      ;
; 15.084 ; Reset_Delay:u2|Cont[8]               ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.833      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 17.460 ; sram_rs232_rdata_r[3]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.476     ; 1.922      ;
; 17.907 ; sram_rs232_rdata_r[0]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.471     ; 1.480      ;
; 18.089 ; sram_rs232_rdata_r[2]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.475     ; 1.294      ;
; 18.106 ; sram_rs232_rdata_r[7]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.475     ; 1.277      ;
; 18.123 ; sram_rs232_rdata_r[5]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.474     ; 1.261      ;
; 18.428 ; sram_rs232_rdata_r[1]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.463     ; 0.967      ;
; 18.599 ; sram_rs232_rdata_r[4]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.466     ; 0.793      ;
; 18.603 ; sram_rs232_rdata_r[6]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.466     ; 0.789      ;
; 35.619 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.286      ;
; 35.662 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 4.237      ;
; 35.678 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 4.221      ;
; 35.680 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 4.219      ;
; 35.696 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 4.203      ;
; 35.706 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 4.193      ;
; 35.725 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 4.174      ;
; 35.751 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 4.148      ;
; 35.833 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 4.066      ;
; 35.876 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 4.023      ;
; 35.899 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 4.000      ;
; 35.904 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.001      ;
; 36.147 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.758      ;
; 36.157 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.742      ;
; 36.173 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.726      ;
; 36.175 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.724      ;
; 36.181 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.724      ;
; 36.191 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.708      ;
; 36.194 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.711      ;
; 36.199 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.706      ;
; 36.201 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.698      ;
; 36.205 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.700      ;
; 36.206 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.699      ;
; 36.211 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.688      ;
; 36.227 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.672      ;
; 36.229 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.670      ;
; 36.245 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.654      ;
; 36.253 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.646      ;
; 36.255 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.644      ;
; 36.269 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.630      ;
; 36.270 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.629      ;
; 36.271 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.628      ;
; 36.272 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.627      ;
; 36.279 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.620      ;
; 36.289 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.610      ;
; 36.290 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.609      ;
; 36.297 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.608      ;
; 36.305 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.594      ;
; 36.305 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.594      ;
; 36.306 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.593      ;
; 36.311 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.588      ;
; 36.312 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.587      ;
; 36.315 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.584      ;
; 36.316 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.583      ;
; 36.331 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.568      ;
; 36.336 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.582      ;
; 36.336 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.582      ;
; 36.336 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.582      ;
; 36.336 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.582      ;
; 36.336 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.582      ;
; 36.336 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.582      ;
; 36.336 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.582      ;
; 36.336 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.582      ;
; 36.337 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.562      ;
; 36.338 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.561      ;
; 36.361 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.538      ;
; 36.382 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.517      ;
; 36.413 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.486      ;
; 36.419 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.480      ;
; 36.420 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.479      ;
; 36.427 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.472      ;
; 36.432 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.473      ;
; 36.436 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.463      ;
; 36.461 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.444      ;
; 36.462 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.437      ;
; 36.463 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.436      ;
; 36.479 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.420      ;
; 36.481 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 3.436      ;
; 36.481 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 3.436      ;
; 36.481 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 3.436      ;
; 36.481 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 3.436      ;
; 36.481 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 3.436      ;
; 36.481 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 3.436      ;
; 36.481 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 3.436      ;
; 36.481 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 3.436      ;
; 36.484 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.421      ;
; 36.485 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.414      ;
; 36.486 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.413      ;
; 36.490 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.415      ;
; 36.491 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.414      ;
; 36.533 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 3.391      ;
; 36.534 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 3.390      ;
; 36.534 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 3.390      ;
; 36.534 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 3.390      ;
; 36.557 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.361      ;
; 36.558 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.360      ;
; 36.573 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.345      ;
; 36.574 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.344      ;
; 36.574 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.344      ;
; 36.574 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 3.344      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.322 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.456      ; 1.000      ;
; 0.326 ; sram_rs232_waddr_r[4]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a10~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.451      ; 0.999      ;
; 0.361 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a39~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.455      ; 1.038      ;
; 0.362 ; sram_rs232_waddr_r[1]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a38~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.452      ; 1.036      ;
; 0.386 ; sram_rs232_raddr_r[11]                                                                                                                                                               ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a72~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.412      ; 1.020      ;
; 0.395 ; sram_rs232_raddr_r[8]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.413      ; 1.030      ;
; 0.397 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.413      ; 1.032      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; viola_jones:viola|addr_r[1]                                                                                                                                                          ; viola_jones:viola|addr_r[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; viola_jones:viola|state_r.HAIR                                                                                                                                                       ; viola_jones:viola|state_r.HAIR                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; viola_jones:viola|num_r[0]                                                                                                                                                           ; viola_jones:viola|num_r[0]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|num_r[1]                                                                                                                                                           ; viola_jones:viola|num_r[1]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|state_r.IDLE                                                                                                                                                       ; viola_jones:viola|state_r.IDLE                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|finish_r                                                                                                                                                           ; viola_jones:viola|finish_r                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|state_r.CAL                                                                                                                                                        ; viola_jones:viola|state_r.CAL                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|f_counter_r[4]                                                                                                                                                     ; viola_jones:viola|f_counter_r[4]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|row_counter_r[2]                                                                                                                                                   ; viola_jones:viola|row_counter_r[2]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|row_counter_r[3]                                                                                                                                                   ; viola_jones:viola|row_counter_r[3]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|row_counter_r[4]                                                                                                                                                   ; viola_jones:viola|row_counter_r[4]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|row_counter_r[6]                                                                                                                                                   ; viola_jones:viola|row_counter_r[6]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; viola_jones:viola|row_counter_r[0]                                                                                                                                                   ; viola_jones:viola|row_counter_r[0]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; viola_jones:viola|prob_r[2][0]                                                                                                                                                       ; viola_jones:viola|prob_r[2][0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; viola_jones:viola|prob_r[0][0]                                                                                                                                                       ; viola_jones:viola|prob_r[0][0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; viola_jones:viola|prob_r[1][0]                                                                                                                                                       ; viola_jones:viola|prob_r[1][0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; viola_jones:viola|l_counter_r[1]                                                                                                                                                     ; viola_jones:viola|l_counter_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Save_pic:savepic|state_r.0001                                                                                                                                                        ; Save_pic:savepic|state_r.0001                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Save_pic:savepic|state_r.0010                                                                                                                                                        ; Save_pic:savepic|state_r.0010                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Save_pic:savepic|state_r.0000                                                                                                                                                        ; Save_pic:savepic|state_r.0000                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Save_pic:savepic|state_r.0011                                                                                                                                                        ; Save_pic:savepic|state_r.0011                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; Save_pic:savepic|wdata_r[12]                                                                                                                                                         ; Save_pic:savepic|wdata_r[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; Save_pic:savepic|wdata_r[14]                                                                                                                                                         ; Save_pic:savepic|wdata_r[14]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; Save_pic:savepic|wdata_r[10]                                                                                                                                                         ; Save_pic:savepic|wdata_r[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; Save_pic:savepic|wdata_r[8]                                                                                                                                                          ; Save_pic:savepic|wdata_r[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; Save_pic:savepic|wdata_r[4]                                                                                                                                                          ; Save_pic:savepic|wdata_r[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.408 ; Save_pic:savepic|wdata_r[0]                                                                                                                                                          ; Save_pic:savepic|wdata_r[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.669      ;
; 0.408 ; Save_pic:savepic|wdata_r[2]                                                                                                                                                          ; Save_pic:savepic|wdata_r[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.669      ;
; 0.408 ; Save_pic:savepic|wdata_r[6]                                                                                                                                                          ; Save_pic:savepic|wdata_r[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.669      ;
; 0.411 ; viola_jones:viola|l_counter_r[0]                                                                                                                                                     ; viola_jones:viola|l_counter_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a56~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.449      ; 1.082      ;
; 0.412 ; sram_rs232_raddr_r[3]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.412      ; 1.046      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.696      ;
; 0.415 ; sram_rs232_raddr_r[7]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.412      ; 1.049      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.687      ;
; 0.421 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a47~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.447      ; 1.090      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.410      ; 1.063      ;
; 0.433 ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|address_reg_b[3]                                                                                  ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|out_address_reg_b[3]                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a72~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.416      ; 1.074      ;
; 0.450 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a72~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.416      ; 1.088      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.723      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.723      ;
; 0.460 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a26~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.410      ; 1.092      ;
; 0.460 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a51~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.413      ; 1.095      ;
; 0.460 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a54~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.423      ; 1.105      ;
; 0.461 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a61~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.385      ; 1.068      ;
; 0.466 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.374      ; 1.062      ;
; 0.466 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a61~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.385      ; 1.073      ;
; 0.467 ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; viola_jones:viola|state_r.EYE_C                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.731      ;
; 0.467 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a54~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.423      ; 1.112      ;
; 0.470 ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; viola_jones:viola|state_r.EYE_I                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.734      ;
; 0.474 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.410      ; 1.106      ;
; 0.477 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a51~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.413      ; 1.112      ;
; 0.479 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a26~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.410      ; 1.111      ;
; 0.484 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a55~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.370      ; 1.076      ;
; 0.500 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a49~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.379      ; 1.101      ;
; 0.503 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a49~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.379      ; 1.104      ;
; 0.513 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a55~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.370      ; 1.105      ;
; 0.543 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.810      ;
; 0.544 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.811      ;
; 0.552 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.819      ;
; 0.554 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.822      ;
; 0.564 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.831      ;
; 0.577 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.842      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.866      ;
; 0.583 ; Save_pic:savepic|now_rgb_r[29]                                                                                                                                                       ; Save_pic:savepic|last_rgb_r[29]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.849      ;
; 0.597 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.862      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.338 ; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.007      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.041      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.046      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.053      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.070      ;
; 0.419 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.081      ;
; 0.420 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.424 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.018      ;
; 0.427 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 1.156      ;
; 0.427 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 1.157      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.434 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.699      ;
; 0.438 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.443 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.452 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.457 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.724      ;
; 0.460 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 1.189      ;
; 0.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.728      ;
; 0.461 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.726      ;
; 0.461 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.726      ;
; 0.463 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.730      ;
; 0.471 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.065      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.696      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.708      ;
; 0.603 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.867      ;
; 0.636 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.901      ;
; 0.641 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.906      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.906      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.907      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.908      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.910      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.910      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.910      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.911      ;
; 0.648 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.912      ;
; 0.650 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.913      ;
; 0.651 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.915      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.927      ;
; 0.665 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.929      ;
; 0.672 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.939      ;
; 0.673 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.936      ;
; 0.875 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.142      ;
; 0.943 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.210      ;
; 0.953 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.218      ;
; 0.954 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 1.224      ;
; 0.959 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.226      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.224      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.225      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.226      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.227      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.227      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.228      ;
; 0.965 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.229      ;
; 0.966 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.231      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.403 ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]          ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.435 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.443 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.460 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.726      ;
; 0.474 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.740      ;
; 0.550 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.816      ;
; 0.552 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.822      ;
; 0.555 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.559 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.591 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.857      ;
; 0.600 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.869      ;
; 0.606 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.872      ;
; 0.608 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.874      ;
; 0.620 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.887      ;
; 0.620 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.887      ;
; 0.621 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.888      ;
; 0.635 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.901      ;
; 0.637 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.905      ;
; 0.641 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.907      ;
; 0.643 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.646 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.649 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.915      ;
; 0.650 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.916      ;
; 0.650 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.916      ;
; 0.650 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.916      ;
; 0.651 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.917      ;
; 0.653 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.657 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.929      ;
; 0.663 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.930      ;
; 0.664 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.669 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.670 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.674 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.678 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.945      ;
; 0.679 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.945      ;
; 0.684 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.950      ;
; 0.687 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.953      ;
; 0.688 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.955      ;
; 0.691 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.957      ;
; 0.697 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.963      ;
; 0.711 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.977      ;
; 0.728 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.995      ;
; 0.752 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.757 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.024      ;
; 0.791 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 1.064      ;
; 0.795 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.796 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.797 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.800 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.807 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
; 0.808 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.808 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.808 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.808 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.810 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.076      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 4.002      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.019      ;
; 3.025 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.926     ; 4.037      ;
; 3.025 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.909     ; 4.054      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.577      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.576      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.576      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.576      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.576      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.576      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.576      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.576      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.576      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.576      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 3.575      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.577      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.577      ;
; 3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.208     ; 3.567      ;
; 3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.569      ;
; 3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.568      ;
; 3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.569      ;
; 3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.568      ;
; 3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.568      ;
; 3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.568      ;
; 3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.568      ;
; 3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.568      ;
; 3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.568      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                               ;
+--------+-----------------------+--------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[1]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.245     ; 3.748      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[2]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.245     ; 3.748      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[4]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.245     ; 3.748      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[5]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.245     ; 3.748      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[6]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.245     ; 3.748      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[7]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.245     ; 3.748      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[8]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.245     ; 3.748      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[3]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.245     ; 3.748      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[10]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.746      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[11]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.746      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[12]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.746      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[9]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 3.755      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[11]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 3.755      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[13]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 3.755      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[15]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 3.755      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][0]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.746      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][1]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.746      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][2]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.746      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][3]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.746      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][4]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.746      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][5]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.746      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][6]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.746      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][0]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.235     ; 3.758      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][1]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.235     ; 3.758      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][2]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.235     ; 3.758      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][3]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.235     ; 3.758      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][4]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.235     ; 3.758      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][5]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.235     ; 3.758      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][6]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.235     ; 3.758      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.249     ; 3.744      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.249     ; 3.744      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.249     ; 3.744      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.249     ; 3.744      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.249     ; 3.744      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.249     ; 3.744      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.249     ; 3.744      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.244     ; 3.749      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.244     ; 3.749      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.244     ; 3.749      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.244     ; 3.749      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.244     ; 3.749      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.244     ; 3.749      ;
; 12.955 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.244     ; 3.749      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[1]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.745      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[2]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.745      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[3]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.745      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[4]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.745      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[5]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.745      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[6]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.745      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[7]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.745      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[8]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.745      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[9]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.745      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[0]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.247     ; 3.745      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[6]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.758      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[7]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.758      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[5]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.758      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[21]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.766      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[3]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.758      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][0][0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.223     ; 3.769      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][0][1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.223     ; 3.769      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][0][2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.223     ; 3.769      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][0][3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.223     ; 3.769      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][0][4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.223     ; 3.769      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][0][5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.223     ; 3.769      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][0][6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.223     ; 3.769      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[1][1][0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.268     ; 3.724      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[1][1][1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.268     ; 3.724      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[1][1][2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.268     ; 3.724      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[1][1][3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.268     ; 3.724      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[1][1][4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.268     ; 3.724      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[1][1][5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.268     ; 3.724      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[1][1][6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.268     ; 3.724      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[1][0]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.260     ; 3.732      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[1][1]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.260     ; 3.732      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[1][2]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.260     ; 3.732      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[1][3]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.260     ; 3.732      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[1][4]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.260     ; 3.732      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[1][5]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.260     ; 3.732      ;
; 12.956 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[1][6]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.260     ; 3.732      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[0]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.241     ; 3.750      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[10]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.241     ; 3.750      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[11]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.241     ; 3.750      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[12]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.241     ; 3.750      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[8]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.757      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[10]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.757      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[12]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.235     ; 3.756      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[14]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.757      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.242     ; 3.749      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[7]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.764      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[8]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.764      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[9]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.764      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[16]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.764      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[16]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.765      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[15]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.765      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[17]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.764      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[18]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.764      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[18]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.765      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[19]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.764      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[19]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.765      ;
; 12.957 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[17]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.765      ;
+--------+-----------------------+--------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 6.726      ;
; 13.501 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.148      ; 6.645      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.770      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.189 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.759      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.295 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.653      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.493      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.236      ; 4.675      ;
; 15.570 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.236      ; 4.664      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.655 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.300      ;
; 15.667 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.288      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.438 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.492      ;
; 37.451 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.474      ;
; 37.452 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.472      ;
; 37.452 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.472      ;
; 37.470 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.460      ;
; 37.470 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.460      ;
; 37.470 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.460      ;
; 37.470 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.460      ;
; 37.470 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.460      ;
; 37.470 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.460      ;
; 37.668 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 2.260      ;
; 37.668 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 2.260      ;
; 37.668 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 2.260      ;
; 37.668 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 2.260      ;
; 37.668 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 2.260      ;
; 37.668 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 2.260      ;
; 37.668 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 2.260      ;
; 37.668 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 2.260      ;
; 37.668 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 2.260      ;
; 37.668 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 2.260      ;
; 37.692 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 2.230      ;
; 37.692 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 2.230      ;
; 37.692 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 2.230      ;
; 37.692 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 2.230      ;
; 37.692 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 2.230      ;
; 37.692 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 2.230      ;
; 37.692 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 2.230      ;
; 37.692 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 2.230      ;
; 37.692 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 2.230      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.905      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.905      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.905      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.905      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.905      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.905      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.905      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.004 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 1.906      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.048 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 1.872      ;
; 38.258 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 1.659      ;
; 38.258 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 1.659      ;
; 38.258 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 1.659      ;
; 38.258 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 1.659      ;
; 38.258 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 1.659      ;
; 38.258 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 1.659      ;
; 38.258 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 1.659      ;
; 38.258 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 1.659      ;
; 38.258 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 1.659      ;
; 38.258 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 1.659      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.266 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.653      ;
; 38.478 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.440      ;
; 38.478 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.440      ;
; 38.478 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.440      ;
; 38.478 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.440      ;
; 38.478 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.440      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.036 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.302      ;
; 1.036 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.302      ;
; 1.036 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.302      ;
; 1.036 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.302      ;
; 1.036 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.302      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.249 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.255 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.520      ;
; 1.255 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.520      ;
; 1.255 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.520      ;
; 1.255 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.520      ;
; 1.255 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.520      ;
; 1.255 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.520      ;
; 1.255 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.520      ;
; 1.255 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.520      ;
; 1.255 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.520      ;
; 1.255 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.520      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.488 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.756      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.521 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.526 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.783      ;
; 1.526 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.783      ;
; 1.526 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.783      ;
; 1.526 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.783      ;
; 1.526 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.783      ;
; 1.526 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.783      ;
; 1.526 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.783      ;
; 1.827 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.827 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.827 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.827 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.827 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.827 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.827 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.827 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.827 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.097      ;
; 1.845 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.121      ;
; 1.845 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.121      ;
; 1.845 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.121      ;
; 1.845 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.121      ;
; 1.845 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.121      ;
; 1.845 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.121      ;
; 1.845 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.121      ;
; 1.845 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.121      ;
; 1.845 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.121      ;
; 1.845 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.121      ;
; 2.037 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.315      ;
; 2.037 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.315      ;
; 2.037 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.315      ;
; 2.037 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.315      ;
; 2.037 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.315      ;
; 2.037 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.315      ;
; 2.050 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.323      ;
; 2.050 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.323      ;
; 2.053 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.326      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
; 2.072 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.351      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                  ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.337 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.462      ; 1.985      ;
; 1.646 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.462      ; 2.294      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 1.776 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.062      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.371      ;
; 2.359 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.469      ; 3.014      ;
; 2.481 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.469      ; 3.136      ;
; 2.505 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.469      ; 3.160      ;
; 2.681 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.469      ; 3.336      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.469      ; 3.428      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.812 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.105      ;
; 2.831 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.469      ; 3.486      ;
; 2.836 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.475      ; 3.497      ;
; 2.896 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.469      ; 3.551      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.934 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.227      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.958 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.251      ;
; 2.959 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.475      ; 3.620      ;
; 2.959 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.475      ; 3.620      ;
; 2.982 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.469      ; 3.637      ;
; 2.985 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.469      ; 3.640      ;
; 3.048 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.475      ; 3.709      ;
; 3.049 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.475      ; 3.710      ;
; 3.082 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.475      ; 3.743      ;
; 3.134 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.427      ;
; 3.134 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.427      ;
; 3.134 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 3.427      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.133     ; 3.366      ;
; 5.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.133     ; 3.366      ;
; 5.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.133     ; 3.366      ;
; 5.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.133     ; 3.366      ;
; 5.267 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 3.359      ;
; 5.267 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 3.359      ;
; 5.267 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 3.359      ;
; 5.267 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 3.359      ;
; 5.267 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 3.359      ;
; 5.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.366      ;
; 5.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.366      ;
; 5.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.366      ;
; 5.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.594     ; 3.367      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.594     ; 3.367      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.594     ; 3.367      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.594     ; 3.367      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.594     ; 3.367      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.594     ; 3.367      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.594     ; 3.367      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.594     ; 3.367      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.366      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.594     ; 3.367      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.593     ; 3.368      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.361      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.361      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 3.359      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.367      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.367      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.367      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.367      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 3.359      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 3.359      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.366      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.367      ;
; 5.676 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.367      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.261 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 3.368      ;
; 5.261 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 3.368      ;
; 5.261 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 3.368      ;
; 5.261 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 3.368      ;
; 5.451 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|eyerow_r[0][1][3]                                                                                                                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.229     ; 3.508      ;
; 5.451 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|eyerow_r[0][1][6]                                                                                                                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.229     ; 3.508      ;
; 5.465 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.221     ; 3.530      ;
; 5.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.580     ; 3.367      ;
; 5.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.580     ; 3.367      ;
; 5.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.580     ; 3.367      ;
; 5.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.580     ; 3.367      ;
; 5.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.587     ; 3.361      ;
; 5.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.587     ; 3.361      ;
; 5.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.587     ; 3.361      ;
; 5.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.587     ; 3.361      ;
; 5.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.590     ; 3.360      ;
; 5.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.582     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 3.359      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.583     ; 3.368      ;
; 5.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.360      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.589     ; 3.386      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.589     ; 3.386      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.588     ; 3.387      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.588     ; 3.387      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.588     ; 3.387      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.588     ; 3.387      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.588     ; 3.387      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.589     ; 3.386      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.589     ; 3.386      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.589     ; 3.386      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.590     ; 3.385      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.589     ; 3.386      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.588     ; 3.387      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.588     ; 3.387      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.589     ; 3.386      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.589     ; 3.386      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.384      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.384      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.384      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.591     ; 3.384      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.590     ; 3.385      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.590     ; 3.385      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.590     ; 3.385      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.590     ; 3.385      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.590     ; 3.385      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.590     ; 3.385      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.589     ; 3.386      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.590     ; 3.385      ;
; 5.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.588     ; 3.387      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.295     ; 3.773      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.773      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.758      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[20]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[2]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[1]                                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|WR_MASK[1]                                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_reada                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_writea                                                                                                                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|READA                                                                                                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|WRITEA                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[10]                                                                                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[11]                                                                                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[12]                                                                                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[13]                                                                                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[14]                                                                                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[15]                                                                                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[1]                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[2]                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[3]                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[4]                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                            ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                              ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                            ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a24~porta_address_reg0                                                                          ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a24~porta_datain_reg0                                                                           ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a33~porta_address_reg0                                                                          ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a33~porta_datain_reg0                                                                           ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a4~porta_address_reg0                                                                           ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a4~porta_datain_reg0                                                                            ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a0~porta_address_reg0                                                                          ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a0~porta_datain_reg0                                                                           ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a14~porta_address_reg0                                                                         ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a14~porta_datain_reg0                                                                          ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a38~porta_address_reg0                                                                         ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a38~porta_datain_reg0                                                                          ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a14~porta_address_reg0                                                                          ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a14~porta_datain_reg0                                                                           ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a18~porta_address_reg0                                                                          ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a18~porta_datain_reg0                                                                           ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a38~porta_address_reg0                                                                          ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a38~porta_datain_reg0                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_clk_en                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.523  ; 5.093  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.523  ; 5.093  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.676  ; 4.174  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.676  ; 4.174  ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; 7.214  ; 7.830  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
;  KEY[3]      ; CLOCK_50   ; 7.214  ; 7.830  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.197  ; 5.588  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.902  ; 5.328  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.825  ; 4.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.409  ; 4.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.434  ; 4.834  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.435  ; 4.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.415  ; 4.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.425  ; 4.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.831  ; 4.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.825  ; 4.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.858  ; 4.277  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.765  ; 5.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.830  ; 5.204  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.439  ; 4.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.197  ; 5.588  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.479  ; 4.874  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.965  ; 5.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.637  ; 5.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.794  ; 4.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.039  ; 5.469  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.893  ; 5.305  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.999  ; 5.410  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.716  ; 5.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.381  ; 4.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.796  ; 4.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.770  ; 4.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.271  ; 4.656  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.280  ; 4.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.804  ; 4.223  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.331  ; 4.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.088  ; 4.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 8.193  ; 8.861  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 8.193  ; 8.861  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 15.153 ; 15.736 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[0]       ; CLOCK2_50  ; 9.853  ; 10.610 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[1]       ; CLOCK2_50  ; 12.378 ; 12.926 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50  ; 12.440 ; 13.191 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 11.992 ; 12.691 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 9.812  ; 10.557 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[5]       ; CLOCK2_50  ; 11.491 ; 12.342 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[6]       ; CLOCK2_50  ; 9.951  ; 10.656 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[7]       ; CLOCK2_50  ; 11.808 ; 12.552 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[8]       ; CLOCK2_50  ; 11.751 ; 12.529 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[9]       ; CLOCK2_50  ; 9.502  ; 10.213 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[10]      ; CLOCK2_50  ; 12.533 ; 13.066 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[11]      ; CLOCK2_50  ; 12.146 ; 12.809 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[12]      ; CLOCK2_50  ; 11.478 ; 12.095 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[13]      ; CLOCK2_50  ; 12.362 ; 13.032 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[14]      ; CLOCK2_50  ; 12.294 ; 12.781 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; 15.153 ; 15.736 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.316 ; -2.841 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.316 ; -2.841 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.615 ; -2.050 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.615 ; -2.050 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; -5.528 ; -6.059 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
;  KEY[3]      ; CLOCK_50   ; -5.528 ; -6.059 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.978 ; -3.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -4.084 ; -4.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -3.033 ; -3.431 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.593 ; -3.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.619 ; -3.997 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.618 ; -3.991 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.600 ; -3.987 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.611 ; -3.996 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.038 ; -3.435 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.034 ; -3.432 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.066 ; -3.462 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.936 ; -4.308 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.014 ; -4.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.624 ; -4.004 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.366 ; -4.744 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.663 ; -4.037 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -4.142 ; -4.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -3.811 ; -4.213 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.002 ; -3.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -4.213 ; -4.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -4.072 ; -4.470 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.158 ; -4.547 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.887 ; -4.265 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.566 ; -3.942 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.005 ; -3.403 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.978 ; -3.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.461 ; -3.825 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.469 ; -3.822 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.010 ; -3.408 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.517 ; -3.890 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.285 ; -3.658 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -6.439 ; -7.106 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -6.439 ; -7.106 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -6.091 ; -6.697 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[0]       ; CLOCK2_50  ; -6.218 ; -6.788 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[1]       ; CLOCK2_50  ; -7.660 ; -8.140 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50  ; -7.534 ; -8.038 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -7.210 ; -7.751 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -7.406 ; -8.015 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[5]       ; CLOCK2_50  ; -6.904 ; -7.505 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[6]       ; CLOCK2_50  ; -6.834 ; -7.433 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[7]       ; CLOCK2_50  ; -7.256 ; -7.835 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[8]       ; CLOCK2_50  ; -7.519 ; -8.128 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[9]       ; CLOCK2_50  ; -7.137 ; -7.704 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[10]      ; CLOCK2_50  ; -8.230 ; -8.844 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[11]      ; CLOCK2_50  ; -7.954 ; -8.571 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[12]      ; CLOCK2_50  ; -6.929 ; -7.477 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[13]      ; CLOCK2_50  ; -6.091 ; -6.697 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[14]      ; CLOCK2_50  ; -6.213 ; -6.831 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; -6.622 ; -7.203 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 10.196 ; 10.267 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.975  ; 7.801  ; Rise       ; CLOCK2_50                                      ;
; UART_TXD       ; CLOCK_50   ; 9.772  ; 9.965  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.246  ; 5.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.764  ; 4.672  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.631  ; 4.536  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.649  ; 4.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.161  ; 5.076  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.862  ; 4.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.913  ; 4.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.696  ; 4.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.745  ; 4.686  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.958  ; 4.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.788  ; 4.696  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.460  ; 4.378  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.246  ; 5.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.866  ; 4.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.187  ; 4.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.866  ; 4.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.599  ; 4.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.723  ; 4.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.873  ; 4.777  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 7.817  ; 7.717  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.817  ; 7.717  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.387  ; 6.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.134  ; 6.025  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.653  ; 6.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.306  ; 6.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.802  ; 6.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.497  ; 6.335  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.642  ; 6.506  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.750  ; 6.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.430  ; 7.274  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.446  ; 6.291  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.375  ; 7.154  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.338  ; 6.150  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.742  ; 6.607  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.780  ; 6.627  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.723  ; 6.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.252  ; 7.077  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.403  ; 7.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.214  ; 7.022  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.710  ; 6.605  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.055  ; 6.882  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.208  ; 7.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.178  ; 6.930  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.532  ; 7.354  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.186  ; 6.997  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.873  ; 6.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.795  ; 6.676  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.889  ; 6.703  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.307  ; 6.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.702  ; 6.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.733  ; 6.596  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.155  ; 6.051  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.183  ; 5.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.593  ; 4.505  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.599  ; 4.512  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.183  ; 5.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.136  ; 5.027  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.265  ; 4.174  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.601  ; 4.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.179 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.335 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50  ; 11.605 ; 11.736 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50  ; 10.088 ; 10.098 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50  ; 11.101 ; 11.209 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50  ; 11.569 ; 11.493 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50  ; 9.016  ; 8.952  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50  ; 9.073  ; 9.022  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50  ; 11.259 ; 10.950 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50  ; 11.605 ; 11.736 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50  ; 11.588 ; 11.101 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50  ; 9.718  ; 9.587  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[1]       ; CLOCK2_50  ; 9.365  ; 9.264  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[2]       ; CLOCK2_50  ; 9.607  ; 9.384  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50  ; 9.448  ; 9.326  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50  ; 9.457  ; 9.394  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50  ; 11.588 ; 11.101 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[6]       ; CLOCK2_50  ; 11.261 ; 10.766 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50  ; 14.084 ; 13.965 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50  ; 13.815 ; 13.723 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50  ; 14.084 ; 13.965 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50  ; 13.808 ; 13.651 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50  ; 13.804 ; 13.708 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50  ; 13.793 ; 13.720 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50  ; 13.745 ; 13.672 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50  ; 13.385 ; 13.474 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50  ; 14.252 ; 13.750 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50  ; 11.650 ; 11.472 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[1]       ; CLOCK2_50  ; 11.846 ; 11.762 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[2]       ; CLOCK2_50  ; 14.252 ; 13.750 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50  ; 11.705 ; 11.601 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50  ; 11.496 ; 11.440 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50  ; 11.332 ; 11.192 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[6]       ; CLOCK2_50  ; 11.515 ; 11.422 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX6[*]        ; CLOCK2_50  ; 11.546 ; 11.150 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[0]       ; CLOCK2_50  ; 11.081 ; 10.683 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[2]       ; CLOCK2_50  ; 10.324 ; 10.357 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[3]       ; CLOCK2_50  ; 11.081 ; 10.683 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[4]       ; CLOCK2_50  ; 8.448  ; 8.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[5]       ; CLOCK2_50  ; 11.546 ; 11.150 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[6]       ; CLOCK2_50  ; 9.944  ; 9.849  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.971  ; 5.904  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.855  ; 5.904  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.748  ; 5.762  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.971  ; 5.873  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.079  ; 5.076  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.891  ; 5.860  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.825  ; 5.771  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.388  ; 5.312  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.472  ; 5.377  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 6.182  ; 6.145  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.688  ; 6.596  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.688  ; 6.596  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 6.218  ; 6.105  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.720  ; 5.653  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 6.091  ; 5.967  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.988  ; 5.892  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.333  ; 4.274  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.389  ; 5.319  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.717  ; 5.611  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 5.479  ; 5.434  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 7.137  ; 7.167  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.240  ; 5.184  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.992  ; 4.958  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.118  ; 6.088  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.635  ; 6.655  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.241  ; 5.224  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 7.137  ; 7.167  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.653  ; 6.525  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.596  ; 5.576  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 6.984  ; 7.093  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.828  ; 9.892  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.698  ; 7.528  ; Rise       ; CLOCK2_50                                      ;
; UART_TXD       ; CLOCK_50   ; 9.005  ; 9.207  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.834  ; 3.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.132  ; 4.039  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.004  ; 3.909  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.015  ; 3.905  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.513  ; 4.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.226  ; 4.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.275  ; 4.190  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.061  ; 3.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.108  ; 4.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.318  ; 4.216  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.154  ; 4.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.834  ; 3.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.594  ; 4.517  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.572  ; 3.495  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.572  ; 3.495  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.228  ; 4.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 3.973  ; 3.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.092  ; 4.051  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.236  ; 4.140  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.710  ; 4.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.961  ; 5.851  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.432  ; 5.359  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.010  ; 4.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.710  ; 4.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.173  ; 5.007  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.373  ; 5.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.590  ; 5.480  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.587  ; 5.422  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.175  ; 5.037  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.633  ; 5.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.430  ; 5.244  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.901  ; 5.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.421  ; 5.276  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.079  ; 4.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.099  ; 4.947  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.689  ; 5.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.423  ; 6.211  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.379  ; 6.183  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.065  ; 5.918  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 5.751  ; 5.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.859  ; 5.677  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.177  ; 6.028  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.284  ; 6.094  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.693  ; 6.495  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.193  ; 4.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.984  ; 5.803  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.749  ; 5.625  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.022  ; 5.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.011  ; 4.924  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.695  ; 5.608  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.743  ; 5.605  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.101  ; 4.964  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.968  ; 3.880  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.968  ; 3.880  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.973  ; 3.885  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.534  ; 4.489  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.483  ; 4.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.651  ; 3.560  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.974  ; 3.878  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.723 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.877 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50  ; 6.496  ; 6.394  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50  ; 7.535  ; 7.509  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50  ; 8.575  ; 8.680  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50  ; 8.955  ; 8.845  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50  ; 6.496  ; 6.394  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50  ; 6.553  ; 6.465  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50  ; 8.732  ; 8.383  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50  ; 8.942  ; 9.107  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50  ; 5.922  ; 5.796  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50  ; 6.262  ; 6.120  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[1]       ; CLOCK2_50  ; 5.922  ; 5.796  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[2]       ; CLOCK2_50  ; 6.168  ; 5.985  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50  ; 5.953  ; 5.826  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50  ; 6.051  ; 5.968  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50  ; 8.115  ; 7.645  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[6]       ; CLOCK2_50  ; 7.755  ; 7.301  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50  ; 6.769  ; 6.916  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50  ; 7.202  ; 7.114  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50  ; 7.441  ; 7.468  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50  ; 7.175  ; 7.155  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50  ; 7.173  ; 7.070  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50  ; 7.258  ; 7.082  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50  ; 7.157  ; 7.078  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50  ; 6.769  ; 6.916  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50  ; 7.760  ; 7.744  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50  ; 8.116  ; 7.929  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[1]       ; CLOCK2_50  ; 8.323  ; 8.159  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[2]       ; CLOCK2_50  ; 10.740 ; 10.220 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50  ; 8.114  ; 8.051  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50  ; 7.946  ; 7.908  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50  ; 7.760  ; 7.744  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[6]       ; CLOCK2_50  ; 7.934  ; 7.889  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX6[*]        ; CLOCK2_50  ; 7.668  ; 7.783  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[0]       ; CLOCK2_50  ; 9.123  ; 9.146  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[2]       ; CLOCK2_50  ; 8.574  ; 8.178  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[3]       ; CLOCK2_50  ; 9.123  ; 9.146  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[4]       ; CLOCK2_50  ; 7.668  ; 7.783  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[5]       ; CLOCK2_50  ; 10.569 ; 10.163 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[6]       ; CLOCK2_50  ; 9.100  ; 9.013  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.436  ; 4.429  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.181  ; 5.223  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.078  ; 5.088  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.291  ; 5.193  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.436  ; 4.429  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.216  ; 5.181  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.152  ; 5.095  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.731  ; 4.654  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.812  ; 4.717  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.493  ; 5.453  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.720  ; 3.659  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.979  ; 5.887  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.528  ; 5.415  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.050  ; 4.982  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.405  ; 5.282  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.308  ; 5.212  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.720  ; 3.659  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.731  ; 4.661  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.048  ; 4.942  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.818  ; 4.770  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.351  ; 4.314  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.589  ; 4.531  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.351  ; 4.314  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.433  ; 5.399  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.928  ; 5.943  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.590  ; 4.569  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 6.410  ; 6.434  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.945  ; 5.818  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.930  ; 4.906  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 6.264  ; 6.365  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 8.640  ;        ;        ; 9.181  ;
; SW[1]      ; LEDR[1]     ; 8.760  ;        ;        ; 9.290  ;
; SW[2]      ; LEDR[2]     ; 8.855  ;        ;        ; 9.324  ;
; SW[3]      ; LEDR[3]     ; 8.484  ;        ;        ; 8.911  ;
; SW[4]      ; LEDR[4]     ; 8.568  ;        ;        ; 9.015  ;
; SW[5]      ; LEDR[5]     ; 8.950  ;        ;        ; 9.439  ;
; SW[6]      ; LEDR[6]     ; 9.301  ;        ;        ; 9.827  ;
; SW[7]      ; LEDR[7]     ; 8.602  ;        ;        ; 9.166  ;
; SW[8]      ; LEDR[8]     ; 8.851  ;        ;        ; 9.427  ;
; SW[9]      ; LEDR[9]     ; 9.737  ;        ;        ; 10.356 ;
; SW[10]     ; LEDR[10]    ; 9.387  ;        ;        ; 9.953  ;
; SW[11]     ; LEDR[11]    ; 9.199  ;        ;        ; 9.771  ;
; SW[12]     ; LEDR[12]    ; 9.081  ;        ;        ; 9.619  ;
; SW[13]     ; LEDR[13]    ; 9.911  ;        ;        ; 10.519 ;
; SW[14]     ; LEDR[14]    ; 9.635  ;        ;        ; 10.262 ;
; SW[15]     ; HEX0[0]     ; 12.658 ; 12.611 ; 13.154 ; 13.107 ;
; SW[15]     ; HEX0[1]     ; 13.651 ; 13.741 ; 14.147 ; 14.237 ;
; SW[15]     ; HEX0[2]     ; 14.060 ; 14.060 ; 14.608 ; 14.556 ;
; SW[15]     ; HEX0[3]     ; 11.584 ; 11.533 ; 12.080 ; 12.029 ;
; SW[15]     ; HEX0[4]     ; 11.644 ; 11.481 ; 12.140 ; 12.029 ;
; SW[15]     ; HEX0[5]     ; 13.831 ; 13.520 ; 14.327 ; 14.016 ;
; SW[15]     ; HEX0[6]     ; 14.176 ; 14.273 ; 14.672 ; 14.779 ;
; SW[15]     ; HEX1[0]     ; 12.381 ; 12.257 ; 12.949 ; 12.786 ;
; SW[15]     ; HEX1[1]     ; 12.080 ; 11.958 ; 12.648 ; 12.489 ;
; SW[15]     ; HEX1[2]     ; 12.302 ; 12.079 ; 12.726 ; 12.678 ;
; SW[15]     ; HEX1[3]     ; 12.108 ; 11.994 ; 12.676 ; 12.522 ;
; SW[15]     ; HEX1[4]     ; 12.122 ; 12.063 ; 12.721 ; 12.487 ;
; SW[15]     ; HEX1[5]     ; 14.216 ; 13.804 ; 14.815 ; 14.228 ;
; SW[15]     ; HEX1[6]     ; 13.875 ; 13.467 ; 14.474 ; 13.891 ;
; SW[15]     ; HEX2[0]     ; 12.259 ; 12.127 ; 12.794 ; 12.662 ;
; SW[15]     ; HEX2[1]     ; 12.528 ; 12.372 ; 13.063 ; 12.907 ;
; SW[15]     ; HEX2[2]     ; 12.066 ; 12.117 ; 12.592 ; 12.652 ;
; SW[15]     ; HEX2[3]     ; 12.247 ; 12.114 ; 12.782 ; 12.649 ;
; SW[15]     ; HEX2[4]     ; 12.259 ; 11.978 ; 12.794 ; 12.504 ;
; SW[15]     ; HEX2[5]     ; 12.211 ; 11.930 ; 12.746 ; 12.456 ;
; SW[15]     ; HEX2[6]     ; 11.789 ; 11.916 ; 12.324 ; 12.451 ;
; SW[15]     ; HEX3[0]     ; 11.882 ; 11.713 ; 12.446 ; 12.249 ;
; SW[15]     ; HEX3[1]     ; 12.161 ; 12.004 ; 12.697 ; 12.540 ;
; SW[15]     ; HEX3[2]     ; 14.538 ; 14.021 ; 15.074 ; 14.585 ;
; SW[15]     ; HEX3[3]     ; 11.982 ; 11.842 ; 12.518 ; 12.378 ;
; SW[15]     ; HEX3[4]     ; 11.767 ; 11.686 ; 12.331 ; 12.222 ;
; SW[15]     ; HEX3[5]     ; 11.614 ; 11.463 ; 12.150 ; 12.027 ;
; SW[15]     ; HEX3[6]     ; 11.794 ; 11.665 ; 12.330 ; 12.201 ;
; SW[15]     ; LEDR[15]    ; 10.507 ;        ;        ; 11.184 ;
; SW[16]     ; LEDR[16]    ; 9.119  ;        ;        ; 9.688  ;
; SW[17]     ; LEDR[17]    ; 9.079  ;        ;        ; 9.643  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 8.344  ;        ;        ; 8.866  ;
; SW[1]      ; LEDR[1]     ; 8.457  ;        ;        ; 8.969  ;
; SW[2]      ; LEDR[2]     ; 8.548  ;        ;        ; 9.001  ;
; SW[3]      ; LEDR[3]     ; 8.192  ;        ;        ; 8.604  ;
; SW[4]      ; LEDR[4]     ; 8.273  ;        ;        ; 8.704  ;
; SW[5]      ; LEDR[5]     ; 8.640  ;        ;        ; 9.111  ;
; SW[6]      ; LEDR[6]     ; 8.978  ;        ;        ; 9.485  ;
; SW[7]      ; LEDR[7]     ; 8.306  ;        ;        ; 8.850  ;
; SW[8]      ; LEDR[8]     ; 8.543  ;        ;        ; 9.099  ;
; SW[9]      ; LEDR[9]     ; 9.449  ;        ;        ; 10.049 ;
; SW[10]     ; LEDR[10]    ; 9.058  ;        ;        ; 9.604  ;
; SW[11]     ; LEDR[11]    ; 8.878  ;        ;        ; 9.429  ;
; SW[12]     ; LEDR[12]    ; 8.765  ;        ;        ; 9.284  ;
; SW[13]     ; LEDR[13]    ; 9.561  ;        ;        ; 10.147 ;
; SW[14]     ; LEDR[14]    ; 9.296  ;        ;        ; 9.900  ;
; SW[15]     ; HEX0[0]     ; 11.793 ; 11.783 ; 12.311 ; 12.307 ;
; SW[15]     ; HEX0[1]     ; 12.834 ; 12.912 ; 13.352 ; 13.437 ;
; SW[15]     ; HEX0[2]     ; 13.215 ; 13.126 ; 13.733 ; 13.701 ;
; SW[15]     ; HEX0[3]     ; 10.771 ; 10.670 ; 11.304 ; 11.195 ;
; SW[15]     ; HEX0[4]     ; 10.827 ; 10.751 ; 11.387 ; 11.264 ;
; SW[15]     ; HEX0[5]     ; 13.011 ; 12.681 ; 13.529 ; 13.191 ;
; SW[15]     ; HEX0[6]     ; 13.226 ; 13.368 ; 13.751 ; 13.886 ;
; SW[15]     ; HEX1[0]     ; 10.772 ; 10.651 ; 11.278 ; 11.173 ;
; SW[15]     ; HEX1[1]     ; 10.489 ; 10.325 ; 10.995 ; 10.831 ;
; SW[15]     ; HEX1[2]     ; 10.739 ; 10.506 ; 11.261 ; 11.012 ;
; SW[15]     ; HEX1[3]     ; 10.517 ; 10.361 ; 11.023 ; 10.867 ;
; SW[15]     ; HEX1[4]     ; 10.561 ; 10.470 ; 11.067 ; 10.992 ;
; SW[15]     ; HEX1[5]     ; 12.685 ; 12.166 ; 13.207 ; 12.672 ;
; SW[15]     ; HEX1[6]     ; 12.321 ; 11.837 ; 12.827 ; 12.343 ;
; SW[15]     ; HEX2[0]     ; 8.439  ; 8.312  ; 8.860  ; 8.733  ;
; SW[15]     ; HEX2[1]     ; 8.699  ; 8.546  ; 9.120  ; 8.967  ;
; SW[15]     ; HEX2[2]     ; 8.433  ; 8.301  ; 8.854  ; 8.722  ;
; SW[15]     ; HEX2[3]     ; 8.428  ; 8.297  ; 8.849  ; 8.718  ;
; SW[15]     ; HEX2[4]     ; 8.460  ; 8.310  ; 8.873  ; 8.731  ;
; SW[15]     ; HEX2[5]     ; 8.394  ; 8.263  ; 8.815  ; 8.684  ;
; SW[15]     ; HEX2[6]     ; 7.989  ; 8.114  ; 8.410  ; 8.535  ;
; SW[15]     ; HEX3[0]     ; 8.962  ; 8.750  ; 9.399  ; 9.187  ;
; SW[15]     ; HEX3[1]     ; 9.179  ; 9.075  ; 9.616  ; 9.504  ;
; SW[15]     ; HEX3[2]     ; 11.559 ; 11.084 ; 11.988 ; 11.521 ;
; SW[15]     ; HEX3[3]     ; 9.012  ; 8.871  ; 9.449  ; 9.308  ;
; SW[15]     ; HEX3[4]     ; 8.849  ; 8.772  ; 9.286  ; 9.201  ;
; SW[15]     ; HEX3[5]     ; 8.672  ; 8.557  ; 9.101  ; 8.994  ;
; SW[15]     ; HEX3[6]     ; 8.831  ; 8.701  ; 9.268  ; 9.138  ;
; SW[15]     ; LEDR[15]    ; 10.187 ;        ;        ; 10.842 ;
; SW[16]     ; LEDR[16]    ; 8.800  ;        ;        ; 9.349  ;
; SW[17]     ; LEDR[17]    ; 8.762  ;        ;        ; 9.305  ;
+------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.212 ; 4.074 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.033 ; 4.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.414 ; 4.269 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.814 ; 4.669 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.455 ; 4.310 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.814 ; 4.669 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.829 ; 4.684 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.829 ; 4.684 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.550 ; 5.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.426 ; 4.281 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.426 ; 4.281 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.797 ; 4.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.378 ; 4.233 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.797 ; 4.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.379 ; 4.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.212 ; 4.074 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.426 ; 4.281 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.840 ; 5.695 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.229 ; 6.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.825 ; 5.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.183 ; 6.038 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.183 ; 6.038 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.600 ; 6.455 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.840 ; 5.695 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.199 ; 6.054 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.426 ; 4.281 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.569 ; 5.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.569 ; 5.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.569 ; 5.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.550 ; 5.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.193 ; 5.048 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.550 ; 5.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.147 ; 5.002 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.605 ; 3.467 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.399 ; 4.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.805 ; 3.660 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.189 ; 4.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.844 ; 3.699 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.189 ; 4.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.203 ; 4.058 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.203 ; 4.058 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.896 ; 4.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.817 ; 3.672 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.817 ; 3.672 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.172 ; 4.027 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.770 ; 3.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.172 ; 4.027 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.772 ; 3.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.605 ; 3.467 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.817 ; 3.672 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.174 ; 5.029 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.548 ; 5.403 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.160 ; 5.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.503 ; 5.358 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.503 ; 5.358 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.904 ; 5.759 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.174 ; 5.029 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.518 ; 5.373 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.817 ; 3.672 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.914 ; 4.769 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.914 ; 4.769 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.914 ; 4.769 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.896 ; 4.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.553 ; 4.408 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.896 ; 4.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.509 ; 4.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.092     ; 4.230     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.893     ; 5.038     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.277     ; 4.422     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.678     ; 4.823     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.320     ; 4.465     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.678     ; 4.823     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.693     ; 4.838     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.693     ; 4.838     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.436     ; 5.581     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.310     ; 4.455     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.310     ; 4.455     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.674     ; 4.819     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.235     ; 4.380     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.674     ; 4.819     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.254     ; 4.399     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.092     ; 4.230     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.310     ; 4.455     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.703     ; 5.848     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.089     ; 6.234     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.702     ; 5.847     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.054     ; 6.199     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.054     ; 6.199     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.458     ; 6.603     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.703     ; 5.848     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.071     ; 6.216     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.310     ; 4.455     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.457     ; 5.602     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.457     ; 5.602     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.457     ; 5.602     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.436     ; 5.581     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.055     ; 5.200     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.436     ; 5.581     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.023     ; 5.168     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.485     ; 3.623     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.259     ; 4.404     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.668     ; 3.813     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.053     ; 4.198     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.709     ; 3.854     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.053     ; 4.198     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.067     ; 4.212     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.067     ; 4.212     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.780     ; 4.925     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.699     ; 3.844     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.699     ; 3.844     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.049     ; 4.194     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.627     ; 3.772     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.049     ; 4.194     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.645     ; 3.790     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.485     ; 3.623     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.699     ; 3.844     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.036     ; 5.181     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.407     ; 5.552     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.036     ; 5.181     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.374     ; 5.519     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.374     ; 5.519     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.762     ; 5.907     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.036     ; 5.181     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.390     ; 5.535     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.699     ; 3.844     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.800     ; 4.945     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.800     ; 4.945     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.800     ; 4.945     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.780     ; 4.925     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.414     ; 4.559     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.780     ; 4.925     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.384     ; 4.529     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 55
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.849 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 7.86 MHz   ; 7.86 MHz        ; u6|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 145.48 MHz ; 145.48 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 209.51 MHz ; 209.51 MHz      ; CLOCK2_50                                      ;      ;
; 249.88 MHz ; 249.88 MHz      ; comb_244|altpll_0|sd1|pll7|clk[0]              ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[3] ; -87.247 ; -55009.348    ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.825   ; 0.000         ;
; CLOCK2_50                                      ; 15.227  ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 17.663  ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.320 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.347 ; 0.000         ;
; CLOCK2_50                                      ; 0.353 ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 0.354 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.719  ; 0.000         ;
; CLOCK2_50                                      ; 13.622 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 13.752 ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 37.636 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 0.941 ; 0.000         ;
; CLOCK2_50                                      ; 1.178 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.572 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 4.620 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.681  ; 0.000         ;
; CLOCK2_50                                      ; 9.691  ; 0.000         ;
; CLOCK_50                                       ; 9.799  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 19.688 ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 19.709 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                        ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -87.247 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.230      ; 127.507    ;
; -87.246 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.226      ; 127.502    ;
; -87.240 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.232      ; 127.502    ;
; -87.239 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.228      ; 127.497    ;
; -87.231 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.221      ; 127.482    ;
; -87.230 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.217      ; 127.477    ;
; -87.224 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.223      ; 127.477    ;
; -87.223 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.219      ; 127.472    ;
; -87.163 ; viola_jones:viola|o_col_r[0][0] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.232      ; 127.425    ;
; -87.162 ; viola_jones:viola|o_col_r[0][0] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.228      ; 127.420    ;
; -87.147 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.223      ; 127.400    ;
; -87.146 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.219      ; 127.395    ;
; -87.126 ; Signal_comb:sc1|H_Cont[4]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.230      ; 127.386    ;
; -87.125 ; Signal_comb:sc1|H_Cont[4]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.226      ; 127.381    ;
; -87.112 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.232      ; 127.374    ;
; -87.111 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.228      ; 127.369    ;
; -87.110 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.221      ; 127.361    ;
; -87.109 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.217      ; 127.356    ;
; -87.096 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.223      ; 127.349    ;
; -87.095 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.219      ; 127.344    ;
; -87.087 ; viola_jones:viola|o_col_r[0][1] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.232      ; 127.349    ;
; -87.086 ; viola_jones:viola|o_col_r[0][1] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.228      ; 127.344    ;
; -87.081 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.258      ; 127.369    ;
; -87.080 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.254      ; 127.364    ;
; -87.074 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.260      ; 127.364    ;
; -87.073 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.256      ; 127.359    ;
; -87.071 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.223      ; 127.324    ;
; -87.070 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.219      ; 127.319    ;
; -87.021 ; Signal_comb:sc1|H_Cont[5]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.230      ; 127.281    ;
; -87.020 ; Signal_comb:sc1|H_Cont[5]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.226      ; 127.276    ;
; -87.006 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.188      ; 127.224    ;
; -87.005 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.184      ; 127.219    ;
; -87.005 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.221      ; 127.256    ;
; -87.004 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.217      ; 127.251    ;
; -87.000 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.200      ; 127.230    ;
; -86.999 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.196      ; 127.225    ;
; -86.999 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.190      ; 127.219    ;
; -86.998 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.186      ; 127.214    ;
; -86.997 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.260      ; 127.287    ;
; -86.996 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.256      ; 127.282    ;
; -86.993 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.202      ; 127.225    ;
; -86.992 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.198      ; 127.220    ;
; -86.986 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.241      ; 127.257    ;
; -86.985 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.237      ; 127.252    ;
; -86.979 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.243      ; 127.252    ;
; -86.978 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.239      ; 127.247    ;
; -86.970 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.250      ; 127.250    ;
; -86.969 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.246      ; 127.245    ;
; -86.963 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.252      ; 127.245    ;
; -86.962 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.248      ; 127.240    ;
; -86.960 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.258      ; 127.248    ;
; -86.959 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.254      ; 127.243    ;
; -86.946 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.260      ; 127.236    ;
; -86.945 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.256      ; 127.231    ;
; -86.933 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.225      ; 127.188    ;
; -86.932 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.221      ; 127.183    ;
; -86.926 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.227      ; 127.183    ;
; -86.925 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.223      ; 127.178    ;
; -86.922 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.190      ; 127.142    ;
; -86.921 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.186      ; 127.137    ;
; -86.921 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.260      ; 127.211    ;
; -86.920 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.256      ; 127.206    ;
; -86.919 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.255      ; 127.204    ;
; -86.918 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.251      ; 127.199    ;
; -86.918 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.210      ; 127.158    ;
; -86.917 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.206      ; 127.153    ;
; -86.916 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.202      ; 127.148    ;
; -86.915 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.260      ; 127.205    ;
; -86.915 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.198      ; 127.143    ;
; -86.914 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.256      ; 127.200    ;
; -86.912 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.257      ; 127.199    ;
; -86.911 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.253      ; 127.194    ;
; -86.911 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.212      ; 127.153    ;
; -86.910 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.208      ; 127.148    ;
; -86.908 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.262      ; 127.200    ;
; -86.907 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.258      ; 127.195    ;
; -86.902 ; viola_jones:viola|o_col_r[0][0] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.243      ; 127.175    ;
; -86.901 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a11~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.260      ; 127.191    ;
; -86.901 ; viola_jones:viola|o_col_r[0][0] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.239      ; 127.170    ;
; -86.900 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a11~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.256      ; 127.186    ;
; -86.894 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a11~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.262      ; 127.186    ;
; -86.893 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a11~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.258      ; 127.181    ;
; -86.888 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a7~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.279      ; 127.197    ;
; -86.887 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a7~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.275      ; 127.192    ;
; -86.886 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.252      ; 127.168    ;
; -86.885 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.188      ; 127.103    ;
; -86.885 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.248      ; 127.163    ;
; -86.884 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.184      ; 127.098    ;
; -86.881 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a7~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.281      ; 127.192    ;
; -86.880 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a7~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.277      ; 127.187    ;
; -86.879 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.200      ; 127.109    ;
; -86.878 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.196      ; 127.104    ;
; -86.877 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a46~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.204      ; 127.111    ;
; -86.876 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a46~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.200      ; 127.106    ;
; -86.874 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a51~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.253      ; 127.157    ;
; -86.873 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a51~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.249      ; 127.152    ;
; -86.871 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.190      ; 127.091    ;
; -86.870 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.186      ; 127.086    ;
; -86.870 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a46~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.206      ; 127.106    ;
; -86.869 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a46~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.202      ; 127.101    ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.825 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.828     ; 4.296      ;
; 2.825 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.828     ; 4.296      ;
; 2.830 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.822     ; 4.297      ;
; 2.830 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.822     ; 4.297      ;
; 2.830 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.822     ; 4.297      ;
; 2.830 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.822     ; 4.297      ;
; 2.830 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.822     ; 4.297      ;
; 2.853 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.269      ;
; 2.853 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.269      ;
; 2.853 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.269      ;
; 2.853 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.269      ;
; 2.853 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.269      ;
; 2.853 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.269      ;
; 2.853 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.269      ;
; 2.878 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.239      ;
; 2.878 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.239      ;
; 2.878 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.239      ;
; 2.878 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.239      ;
; 2.878 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.239      ;
; 3.014 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.121      ;
; 3.014 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.121      ;
; 3.014 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.121      ;
; 3.052 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.083      ;
; 3.052 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.083      ;
; 3.052 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.083      ;
; 3.126 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.748      ;
; 3.126 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.748      ;
; 3.131 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.749      ;
; 3.131 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.749      ;
; 3.131 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.749      ;
; 3.131 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.749      ;
; 3.131 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.749      ;
; 3.154 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.721      ;
; 3.154 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.721      ;
; 3.154 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.721      ;
; 3.154 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.721      ;
; 3.154 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.721      ;
; 3.154 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.721      ;
; 3.154 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.721      ;
; 3.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.691      ;
; 3.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.691      ;
; 3.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.691      ;
; 3.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.691      ;
; 3.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.691      ;
; 3.230 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.644      ;
; 3.230 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.644      ;
; 3.235 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.645      ;
; 3.235 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.645      ;
; 3.235 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.645      ;
; 3.235 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.645      ;
; 3.235 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.645      ;
; 3.243 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.631      ;
; 3.243 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.631      ;
; 3.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.632      ;
; 3.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.632      ;
; 3.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.632      ;
; 3.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.632      ;
; 3.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.632      ;
; 3.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.617      ;
; 3.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.617      ;
; 3.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.617      ;
; 3.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.617      ;
; 3.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.617      ;
; 3.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.617      ;
; 3.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.617      ;
; 3.265 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.609      ;
; 3.265 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.609      ;
; 3.270 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.610      ;
; 3.270 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.610      ;
; 3.270 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.610      ;
; 3.270 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.610      ;
; 3.270 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.610      ;
; 3.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.604      ;
; 3.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.604      ;
; 3.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.604      ;
; 3.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.604      ;
; 3.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.604      ;
; 3.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.604      ;
; 3.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.604      ;
; 3.283 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.587      ;
; 3.283 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.587      ;
; 3.283 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.587      ;
; 3.283 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.587      ;
; 3.283 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.587      ;
; 3.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.582      ;
; 3.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.582      ;
; 3.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.582      ;
; 3.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.582      ;
; 3.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.582      ;
; 3.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.582      ;
; 3.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.582      ;
; 3.295 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.822     ; 3.832      ;
; 3.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.574      ;
; 3.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.574      ;
; 3.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.574      ;
; 3.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.574      ;
; 3.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 6.574      ;
; 3.315 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|WR_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.573      ;
; 3.315 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|WR_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.573      ;
; 3.315 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mWR        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.573      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.227 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.700      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.235 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.692      ;
; 15.360 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.569      ;
; 15.380 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.549      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.394 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.533      ;
; 15.441 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 4.507      ;
; 15.441 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 4.507      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.443 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.484      ;
; 15.445 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 4.503      ;
; 15.445 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 4.503      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.472 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.454      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.494 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.432      ;
; 15.510 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.417      ;
; 15.510 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.417      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 17.663 ; sram_rs232_rdata_r[3]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.414     ; 1.782      ;
; 18.088 ; sram_rs232_rdata_r[0]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.408     ; 1.363      ;
; 18.270 ; sram_rs232_rdata_r[2]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 1.177      ;
; 18.287 ; sram_rs232_rdata_r[7]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 1.160      ;
; 18.303 ; sram_rs232_rdata_r[5]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.411     ; 1.145      ;
; 18.575 ; sram_rs232_rdata_r[1]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.400     ; 0.884      ;
; 18.744 ; sram_rs232_rdata_r[4]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.401     ; 0.714      ;
; 18.748 ; sram_rs232_rdata_r[6]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.401     ; 0.710      ;
; 35.998 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.910      ;
; 36.010 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.898      ;
; 36.017 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.891      ;
; 36.028 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.880      ;
; 36.040 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.868      ;
; 36.044 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.870      ;
; 36.106 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.802      ;
; 36.144 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.764      ;
; 36.163 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.745      ;
; 36.226 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.682      ;
; 36.278 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.630      ;
; 36.327 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.587      ;
; 36.467 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.441      ;
; 36.479 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.429      ;
; 36.486 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.422      ;
; 36.497 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.411      ;
; 36.509 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.399      ;
; 36.513 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.401      ;
; 36.516 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.392      ;
; 36.528 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.380      ;
; 36.535 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.373      ;
; 36.546 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.362      ;
; 36.555 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.359      ;
; 36.558 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.350      ;
; 36.558 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.356      ;
; 36.562 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.352      ;
; 36.563 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.345      ;
; 36.564 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.344      ;
; 36.575 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.333      ;
; 36.575 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.333      ;
; 36.576 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.332      ;
; 36.582 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.326      ;
; 36.583 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.325      ;
; 36.593 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.315      ;
; 36.594 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.314      ;
; 36.605 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.303      ;
; 36.606 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.302      ;
; 36.609 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.305      ;
; 36.610 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.304      ;
; 36.613 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.295      ;
; 36.624 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.284      ;
; 36.632 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.276      ;
; 36.636 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.278      ;
; 36.662 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.246      ;
; 36.670 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 3.258      ;
; 36.670 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 3.258      ;
; 36.670 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 3.258      ;
; 36.670 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 3.258      ;
; 36.670 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 3.258      ;
; 36.670 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 3.258      ;
; 36.670 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 3.258      ;
; 36.670 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 3.258      ;
; 36.671 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.237      ;
; 36.672 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.236      ;
; 36.681 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.227      ;
; 36.695 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.213      ;
; 36.709 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.199      ;
; 36.710 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.198      ;
; 36.728 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.180      ;
; 36.729 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.179      ;
; 36.744 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.164      ;
; 36.747 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.161      ;
; 36.754 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.160      ;
; 36.791 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.117      ;
; 36.792 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.116      ;
; 36.794 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.133      ;
; 36.794 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.133      ;
; 36.794 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.133      ;
; 36.794 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.133      ;
; 36.794 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.133      ;
; 36.794 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.133      ;
; 36.794 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.133      ;
; 36.794 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.133      ;
; 36.796 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.118      ;
; 36.796 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.112      ;
; 36.832 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.095      ;
; 36.833 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.094      ;
; 36.833 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.094      ;
; 36.833 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.094      ;
; 36.843 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.065      ;
; 36.844 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.064      ;
; 36.844 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.083      ;
; 36.845 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 3.069      ;
; 36.845 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.082      ;
; 36.845 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.082      ;
; 36.845 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.082      ;
; 36.851 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.076      ;
; 36.852 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.075      ;
; 36.852 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.075      ;
; 36.852 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.075      ;
; 36.862 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.065      ;
; 36.863 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.064      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.320 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.414      ; 0.935      ;
; 0.331 ; sram_rs232_waddr_r[4]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a10~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.408      ; 0.940      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; viola_jones:viola|addr_r[1]                                                                                                                                                          ; viola_jones:viola|addr_r[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; viola_jones:viola|state_r.IDLE                                                                                                                                                       ; viola_jones:viola|state_r.IDLE                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; viola_jones:viola|f_counter_r[4]                                                                                                                                                     ; viola_jones:viola|f_counter_r[4]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; viola_jones:viola|state_r.HAIR                                                                                                                                                       ; viola_jones:viola|state_r.HAIR                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; viola_jones:viola|row_counter_r[2]                                                                                                                                                   ; viola_jones:viola|row_counter_r[2]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; viola_jones:viola|row_counter_r[3]                                                                                                                                                   ; viola_jones:viola|row_counter_r[3]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; viola_jones:viola|row_counter_r[4]                                                                                                                                                   ; viola_jones:viola|row_counter_r[4]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; viola_jones:viola|row_counter_r[6]                                                                                                                                                   ; viola_jones:viola|row_counter_r[6]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; viola_jones:viola|row_counter_r[0]                                                                                                                                                   ; viola_jones:viola|row_counter_r[0]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a39~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.414      ; 0.971      ;
; 0.357 ; viola_jones:viola|num_r[0]                                                                                                                                                           ; viola_jones:viola|num_r[0]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; viola_jones:viola|num_r[1]                                                                                                                                                           ; viola_jones:viola|num_r[1]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; viola_jones:viola|prob_r[2][0]                                                                                                                                                       ; viola_jones:viola|prob_r[2][0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; viola_jones:viola|prob_r[1][0]                                                                                                                                                       ; viola_jones:viola|prob_r[1][0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; viola_jones:viola|finish_r                                                                                                                                                           ; viola_jones:viola|finish_r                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; viola_jones:viola|state_r.CAL                                                                                                                                                        ; viola_jones:viola|state_r.CAL                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Save_pic:savepic|state_r.0001                                                                                                                                                        ; Save_pic:savepic|state_r.0001                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Save_pic:savepic|state_r.0010                                                                                                                                                        ; Save_pic:savepic|state_r.0010                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Save_pic:savepic|state_r.0000                                                                                                                                                        ; Save_pic:savepic|state_r.0000                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Save_pic:savepic|state_r.0011                                                                                                                                                        ; Save_pic:savepic|state_r.0011                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; viola_jones:viola|prob_r[0][0]                                                                                                                                                       ; viola_jones:viola|prob_r[0][0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; viola_jones:viola|l_counter_r[1]                                                                                                                                                     ; viola_jones:viola|l_counter_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.597      ;
; 0.359 ; Save_pic:savepic|wdata_r[0]                                                                                                                                                          ; Save_pic:savepic|wdata_r[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.597      ;
; 0.359 ; Save_pic:savepic|wdata_r[2]                                                                                                                                                          ; Save_pic:savepic|wdata_r[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.597      ;
; 0.359 ; Save_pic:savepic|wdata_r[6]                                                                                                                                                          ; Save_pic:savepic|wdata_r[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.597      ;
; 0.359 ; Save_pic:savepic|wdata_r[12]                                                                                                                                                         ; Save_pic:savepic|wdata_r[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.597      ;
; 0.359 ; Save_pic:savepic|wdata_r[14]                                                                                                                                                         ; Save_pic:savepic|wdata_r[14]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.597      ;
; 0.359 ; Save_pic:savepic|wdata_r[10]                                                                                                                                                         ; Save_pic:savepic|wdata_r[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.597      ;
; 0.359 ; Save_pic:savepic|wdata_r[8]                                                                                                                                                          ; Save_pic:savepic|wdata_r[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.597      ;
; 0.359 ; Save_pic:savepic|wdata_r[4]                                                                                                                                                          ; Save_pic:savepic|wdata_r[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.597      ;
; 0.362 ; sram_rs232_waddr_r[1]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a38~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 0.972      ;
; 0.369 ; viola_jones:viola|l_counter_r[0]                                                                                                                                                     ; viola_jones:viola|l_counter_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.608      ;
; 0.375 ; sram_rs232_raddr_r[11]                                                                                                                                                               ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a72~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 0.948      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.624      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.639      ;
; 0.384 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 0.957      ;
; 0.385 ; sram_rs232_raddr_r[8]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 0.958      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.641      ;
; 0.399 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a56~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 1.009      ;
; 0.401 ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|address_reg_b[3]                                                                                  ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|out_address_reg_b[3]                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.642      ;
; 0.404 ; sram_rs232_raddr_r[3]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.371      ; 0.976      ;
; 0.408 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a47~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.407      ; 1.016      ;
; 0.408 ; sram_rs232_raddr_r[7]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.371      ; 0.980      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.655      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.658      ;
; 0.421 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.366      ; 0.988      ;
; 0.424 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a72~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.377      ; 1.002      ;
; 0.429 ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; viola_jones:viola|state_r.EYE_C                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.670      ;
; 0.433 ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; viola_jones:viola|state_r.EYE_I                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.674      ;
; 0.438 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a72~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.377      ; 1.016      ;
; 0.446 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a51~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.375      ; 1.022      ;
; 0.447 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a26~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.371      ; 1.019      ;
; 0.449 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a54~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.381      ; 1.031      ;
; 0.451 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a61~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 0.998      ;
; 0.453 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a61~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.000      ;
; 0.456 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a54~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.381      ; 1.038      ;
; 0.463 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a51~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.375      ; 1.039      ;
; 0.465 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.366      ; 1.032      ;
; 0.466 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a26~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.371      ; 1.038      ;
; 0.468 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.331      ; 1.000      ;
; 0.470 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a55~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.334      ; 1.005      ;
; 0.488 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a49~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.340      ; 1.029      ;
; 0.489 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a49~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.340      ; 1.030      ;
; 0.492 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.736      ;
; 0.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.736      ;
; 0.496 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a55~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.334      ; 1.031      ;
; 0.506 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.750      ;
; 0.508 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.752      ;
; 0.509 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.752      ;
; 0.511 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.755      ;
; 0.530 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.771      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.791      ;
; 0.541 ; Save_pic:savepic|now_rgb_r[29]                                                                                                                                                       ; Save_pic:savepic|last_rgb_r[29]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.784      ;
; 0.547 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.790      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.347 ; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.948      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.967      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.623      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.974      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.977      ;
; 0.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.058      ;
; 0.392 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.059      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.000      ;
; 0.397 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.405 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.998      ;
; 0.408 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.651      ;
; 0.417 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.087      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.666      ;
; 0.424 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.668      ;
; 0.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.667      ;
; 0.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.667      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.958      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.097      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.357 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.400 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.640      ;
; 0.403 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.643      ;
; 0.552 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.792      ;
; 0.583 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.824      ;
; 0.585 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.828      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.827      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.827      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.828      ;
; 0.588 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.829      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.830      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.830      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.831      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.831      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.594 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.834      ;
; 0.594 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.834      ;
; 0.596 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.836      ;
; 0.599 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.849      ;
; 0.605 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.847      ;
; 0.609 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.849      ;
; 0.615 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.855      ;
; 0.618 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.861      ;
; 0.811 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.055      ;
; 0.865 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.113      ;
; 0.866 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.110      ;
; 0.870 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.111      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.113      ;
; 0.873 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.114      ;
; 0.873 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.116      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.114      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.118      ;
; 0.876 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.116      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.117      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.119      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.354 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.387 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.629      ;
; 0.396 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]          ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.401 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.423 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.666      ;
; 0.435 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.677      ;
; 0.499 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.741      ;
; 0.507 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.513 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.756      ;
; 0.535 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.777      ;
; 0.550 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.793      ;
; 0.555 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.562 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.805      ;
; 0.564 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.806      ;
; 0.570 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.814      ;
; 0.572 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.815      ;
; 0.573 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.816      ;
; 0.582 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.825      ;
; 0.584 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.591 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.835      ;
; 0.594 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.837      ;
; 0.594 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.836      ;
; 0.595 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.838      ;
; 0.599 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.601 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.604 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.609 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.854      ;
; 0.611 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.616 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.859      ;
; 0.625 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.625 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.630 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.630 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.872      ;
; 0.631 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.632 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.874      ;
; 0.632 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.876      ;
; 0.643 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.886      ;
; 0.679 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.923      ;
; 0.696 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.938      ;
; 0.702 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.945      ;
; 0.715 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.957      ;
; 0.716 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.958      ;
; 0.717 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.959      ;
; 0.720 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.724 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.725 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.967      ;
; 0.725 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.967      ;
; 0.727 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.728 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.735 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.984      ;
; 0.749 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.614      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.720 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 3.596      ;
; 3.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.560     ; 3.598      ;
; 3.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.543     ; 3.615      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.209      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.209      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.209      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.209      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 3.210      ;
; 3.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.209      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.798     ; 3.217      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 3.210      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 3.210      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 3.215      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 3.215      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 3.215      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 3.215      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 3.215      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 3.210      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 3.210      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 3.210      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 3.215      ;
; 3.934 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 3.210      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 13.622 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.153     ; 6.224      ;
; 14.023 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.159      ; 6.135      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.645 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.313      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.649 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.309      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.229      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 15.844 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.114      ;
; 16.012 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.250      ; 4.237      ;
; 16.016 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.250      ; 4.233      ;
; 16.096 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.250      ; 4.153      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
; 16.110 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 3.856      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[8]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.841     ; 3.356      ;
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[9]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.843     ; 3.354      ;
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[10]                                                                                                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.841     ; 3.356      ;
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[11]                                                                                                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.843     ; 3.354      ;
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[13]                                                                                                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.843     ; 3.354      ;
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[14]                                                                                                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.841     ; 3.356      ;
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[15]                                                                                                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.843     ; 3.354      ;
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[2]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.841     ; 3.356      ;
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[1]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.841     ; 3.356      ;
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[0]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.349      ;
; 13.752 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|wren_r                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.349      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[0]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.350      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[1]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.849     ; 3.347      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[2]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.849     ; 3.347      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[4]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.849     ; 3.347      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[5]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.849     ; 3.347      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[6]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.849     ; 3.347      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[7]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.849     ; 3.347      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[8]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.849     ; 3.347      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[10]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.350      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[11]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.350      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[12]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.350      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[3]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.849     ; 3.347      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[1]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.344      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[2]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.344      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[3]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.344      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[4]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.344      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[5]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.344      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[6]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.344      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[7]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.344      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[8]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.344      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[9]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.344      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[10]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.345      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[11]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.345      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[12]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.345      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[0]                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.344      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[12]                                                                                                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.841     ; 3.355      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[4]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.841     ; 3.355      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][0]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.850     ; 3.346      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][1]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.850     ; 3.346      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][2]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.850     ; 3.346      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][3]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.850     ; 3.346      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][4]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.850     ; 3.346      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][5]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.850     ; 3.346      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][6]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.850     ; 3.346      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][0]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.349      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][1]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.349      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][2]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.349      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][3]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.349      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][4]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.349      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][5]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.349      ;
; 13.753 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[1][1][6]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.349      ;
; 13.754 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[6]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.839     ; 3.356      ;
; 13.754 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[7]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.839     ; 3.356      ;
; 13.754 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[5]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.839     ; 3.356      ;
; 13.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.348      ;
; 13.754 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[3]                                                                                                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.839     ; 3.356      ;
; 13.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.348      ;
; 13.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.348      ;
; 13.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.348      ;
; 13.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.347      ;
; 13.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.349      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.529     ; 3.597      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[16]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[15]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[18]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[19]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[17]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[20]                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[20]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[21]                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.835     ; 3.359      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[21]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[22]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[23]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[24]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[25]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[26]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[27]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[28]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[29]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.836     ; 3.358      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][0]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.839     ; 3.355      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][1]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.839     ; 3.355      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][2]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.839     ; 3.355      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][3]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.839     ; 3.355      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][4]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.839     ; 3.355      ;
; 13.755 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][5]                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.839     ; 3.355      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.636 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.305      ;
; 37.653 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.282      ;
; 37.655 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.280      ;
; 37.655 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.280      ;
; 37.665 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.275      ;
; 37.665 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.275      ;
; 37.665 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.275      ;
; 37.665 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.275      ;
; 37.665 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.275      ;
; 37.665 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.275      ;
; 37.863 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.075      ;
; 37.863 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.075      ;
; 37.863 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.075      ;
; 37.863 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.075      ;
; 37.863 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.075      ;
; 37.863 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.075      ;
; 37.863 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.075      ;
; 37.863 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.075      ;
; 37.863 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.075      ;
; 37.863 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.075      ;
; 37.881 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.051      ;
; 37.881 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.051      ;
; 37.881 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.051      ;
; 37.881 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.051      ;
; 37.881 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.051      ;
; 37.881 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.051      ;
; 37.881 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.051      ;
; 37.881 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.051      ;
; 37.881 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.051      ;
; 38.172 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.747      ;
; 38.172 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.747      ;
; 38.172 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.747      ;
; 38.172 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.747      ;
; 38.172 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.747      ;
; 38.172 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.747      ;
; 38.172 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.080     ; 1.747      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.175 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 1.745      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.203 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.726      ;
; 38.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.497      ;
; 38.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.497      ;
; 38.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.497      ;
; 38.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.497      ;
; 38.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.497      ;
; 38.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.497      ;
; 38.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.497      ;
; 38.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.497      ;
; 38.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.497      ;
; 38.430 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.497      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.441 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.488      ;
; 38.635 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.293      ;
; 38.635 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.293      ;
; 38.635 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.293      ;
; 38.635 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.293      ;
; 38.635 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.293      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.941 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.183      ;
; 0.941 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.183      ;
; 0.941 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.183      ;
; 0.941 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.183      ;
; 0.941 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.183      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.146 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.153 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.153 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.153 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.153 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.153 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.153 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.153 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.153 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.153 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.153 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.330 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.604      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.604      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.604      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.604      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.604      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.604      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.604      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.371 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.605      ;
; 1.640 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 1.887      ;
; 1.640 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 1.887      ;
; 1.640 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 1.887      ;
; 1.640 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 1.887      ;
; 1.640 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 1.887      ;
; 1.640 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 1.887      ;
; 1.640 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 1.887      ;
; 1.640 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 1.887      ;
; 1.640 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 1.887      ;
; 1.662 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.662 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.662 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.662 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.662 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.662 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.662 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.662 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.662 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.662 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.819 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.074      ;
; 1.819 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.074      ;
; 1.819 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.074      ;
; 1.819 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.074      ;
; 1.819 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.074      ;
; 1.819 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.074      ;
; 1.832 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.081      ;
; 1.832 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.081      ;
; 1.833 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.083      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
; 1.854 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.110      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 1.799      ;
; 1.480 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 2.101      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.623 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 1.885      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 1.912 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.174      ;
; 2.077 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.457      ; 2.705      ;
; 2.189 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.457      ; 2.817      ;
; 2.244 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.457      ; 2.872      ;
; 2.370 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.457      ; 2.998      ;
; 2.455 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.457      ; 3.083      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.465      ; 3.143      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.522 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.791      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.457      ; 3.160      ;
; 2.596 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.457      ; 3.224      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.634 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.903      ;
; 2.651 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.465      ; 3.287      ;
; 2.652 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.465      ; 3.288      ;
; 2.680 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.457      ; 3.308      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.689 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 2.958      ;
; 2.692 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.457      ; 3.320      ;
; 2.734 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.465      ; 3.370      ;
; 2.736 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.465      ; 3.372      ;
; 2.791 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.465      ; 3.427      ;
; 2.815 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.084      ;
; 2.815 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.084      ;
; 2.815 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.084      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.572 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.008      ;
; 4.572 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.008      ;
; 4.572 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.008      ;
; 4.572 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 3.008      ;
; 4.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.895     ; 3.000      ;
; 4.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.895     ; 3.000      ;
; 4.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.895     ; 3.000      ;
; 4.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.895     ; 3.000      ;
; 4.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.895     ; 3.000      ;
; 4.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.899     ; 3.008      ;
; 4.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.899     ; 3.008      ;
; 4.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.899     ; 3.008      ;
; 4.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.899     ; 3.008      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.009      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.009      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.009      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.009      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.009      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.009      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.009      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.009      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.009      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 3.010      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.003      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.003      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 3.001      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 3.001      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 3.001      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 3.008      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.010      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.002      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.002      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 3.001      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.010      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 3.010      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 3.009      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.002      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.002      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.002      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.002      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.002      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.002      ;
; 4.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.002      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.620 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.881     ; 3.010      ;
; 4.620 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.881     ; 3.010      ;
; 4.620 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.881     ; 3.010      ;
; 4.620 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.881     ; 3.010      ;
; 4.830 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|eyerow_r[0][1][3]                                                                                                                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.948     ; 3.153      ;
; 4.830 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|eyerow_r[0][1][6]                                                                                                                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.948     ; 3.153      ;
; 4.845 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.942     ; 3.174      ;
; 4.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.009      ;
; 4.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.009      ;
; 4.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.009      ;
; 4.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.009      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.001      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.001      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.001      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.001      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.001      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.001      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.010      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.003      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.003      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.003      ;
; 4.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.003      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.257     ; 3.001      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.257     ; 3.001      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.257     ; 3.001      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.257     ; 3.001      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.257     ; 3.001      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.257     ; 3.001      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.257     ; 3.001      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.257     ; 3.001      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.255     ; 3.003      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.247     ; 3.011      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 4.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.002      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.255     ; 3.025      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.255     ; 3.025      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.026      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.026      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.026      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.026      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.026      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.255     ; 3.025      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.255     ; 3.025      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.255     ; 3.025      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.255     ; 3.025      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.026      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.026      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.255     ; 3.025      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.255     ; 3.025      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.024      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.024      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.024      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.024      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.255     ; 3.025      ;
; 5.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.254     ; 3.026      ;
; 5.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.025      ;
; 5.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.025      ;
; 5.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.025      ;
; 5.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.025      ;
; 5.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.025      ;
; 5.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.025      ;
; 5.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.025      ;
; 5.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.256     ; 3.025      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
; 5.086 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 3.351      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[17]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[20]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[22]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[0]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CAS_N                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[3]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|PM_STOP                                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RAS_N                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Read                                                                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[10]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                            ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                            ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                            ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.729 ; 19.915       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|address_reg_a[2]                                                                                          ;
; 19.729 ; 19.915       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_a[0]                                                                                      ;
; 19.729 ; 19.915       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_a[1]                                                                                      ;
; 19.732 ; 19.918       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; Signal_comb:sc1|H_Cont[9]                                                                                                                                                            ;
; 19.732 ; 19.965       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34                                                                                             ;
; 19.732 ; 19.965       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~PORTBDATAOUT0                                                                               ;
; 19.732 ; 19.965       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a13                                                                                     ;
; 19.732 ; 19.918       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; viola_jones:viola|eyerow_r[0][1][3]                                                                                                                                                  ;
; 19.732 ; 19.918       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; viola_jones:viola|eyerow_r[0][1][6]                                                                                                                                                  ;
; 19.733 ; 19.919       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|address_reg_b[2]                                                                                          ;
; 19.733 ; 19.966       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a12                                                                                             ;
; 19.733 ; 19.966       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a12~PORTBDATAOUT0                                                                               ;
; 19.733 ; 19.966       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a18                                                                                             ;
; 19.733 ; 19.966       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a18~PORTBDATAOUT0                                                                               ;
; 19.733 ; 19.966       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a19                                                                                             ;
; 19.733 ; 19.966       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a19~PORTBDATAOUT0                                                                               ;
; 19.733 ; 19.966       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a2                                                                                              ;
; 19.733 ; 19.966       ; 0.233          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a25                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]          ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_clk_en                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.070  ; 4.518  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.070  ; 4.518  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.330  ; 3.658  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.330  ; 3.658  ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; 6.426  ; 6.834  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
;  KEY[3]      ; CLOCK_50   ; 6.426  ; 6.834  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.563  ; 4.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.285  ; 4.596  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.281  ; 3.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.824  ; 4.113  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.851  ; 4.149  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.853  ; 4.140  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.835  ; 4.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.848  ; 4.146  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.287  ; 3.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.281  ; 3.619  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.312  ; 3.647  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.160  ; 4.443  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.213  ; 4.491  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.854  ; 4.153  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.563  ; 4.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.896  ; 4.183  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.335  ; 4.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.047  ; 4.341  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.252  ; 3.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.404  ; 4.734  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.272  ; 4.583  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.381  ; 4.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.116  ; 4.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.803  ; 4.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.252  ; 3.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.227  ; 3.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.703  ; 3.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.712  ; 3.983  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.260  ; 3.596  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.756  ; 4.048  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.531  ; 3.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 7.355  ; 7.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.355  ; 7.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 13.546 ; 14.283 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[0]       ; CLOCK2_50  ; 8.933  ; 9.355  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[1]       ; CLOCK2_50  ; 11.354 ; 11.436 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50  ; 11.414 ; 11.673 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 10.971 ; 11.217 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 8.910  ; 9.297  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[5]       ; CLOCK2_50  ; 10.479 ; 10.921 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[6]       ; CLOCK2_50  ; 9.048  ; 9.401  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[7]       ; CLOCK2_50  ; 10.776 ; 11.083 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[8]       ; CLOCK2_50  ; 10.730 ; 11.074 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[9]       ; CLOCK2_50  ; 8.623  ; 8.995  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[10]      ; CLOCK2_50  ; 11.528 ; 11.541 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[11]      ; CLOCK2_50  ; 11.107 ; 11.311 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[12]      ; CLOCK2_50  ; 10.468 ; 10.679 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[13]      ; CLOCK2_50  ; 11.275 ; 11.539 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[14]      ; CLOCK2_50  ; 11.011 ; 11.435 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; 13.546 ; 14.283 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.077 ; -2.449 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.077 ; -2.449 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.418 ; -1.737 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.418 ; -1.737 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; -4.898 ; -5.248 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
;  KEY[3]      ; CLOCK_50   ; -4.898 ; -5.248 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.524 ; -2.844 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -3.558 ; -3.858 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -2.580 ; -2.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.100 ; -3.372 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.127 ; -3.407 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.127 ; -3.397 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.111 ; -3.396 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.124 ; -3.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.584 ; -2.900 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.579 ; -2.898 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.609 ; -2.925 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.424 ; -3.689 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.490 ; -3.758 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.130 ; -3.410 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.825 ; -4.100 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.172 ; -3.441 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -3.603 ; -3.917 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -3.312 ; -3.588 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.550 ; -2.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.670 ; -3.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.543 ; -3.843 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.634 ; -3.892 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.379 ; -3.642 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.079 ; -3.353 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.550 ; -2.870 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.524 ; -2.844 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.983 ; -3.248 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.992 ; -3.246 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.556 ; -2.873 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.033 ; -3.307 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.818 ; -3.098 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -5.762 ; -6.188 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -5.762 ; -6.188 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -5.457 ; -5.849 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[0]       ; CLOCK2_50  ; -5.575 ; -5.940 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[1]       ; CLOCK2_50  ; -6.930 ; -7.144 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50  ; -6.843 ; -7.051 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -6.528 ; -6.797 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -6.697 ; -7.042 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[5]       ; CLOCK2_50  ; -6.238 ; -6.576 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[6]       ; CLOCK2_50  ; -6.169 ; -6.512 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[7]       ; CLOCK2_50  ; -6.559 ; -6.865 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[8]       ; CLOCK2_50  ; -6.803 ; -7.136 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[9]       ; CLOCK2_50  ; -6.443 ; -6.748 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[10]      ; CLOCK2_50  ; -7.482 ; -7.766 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[11]      ; CLOCK2_50  ; -7.204 ; -7.526 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[12]      ; CLOCK2_50  ; -6.236 ; -6.547 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[13]      ; CLOCK2_50  ; -5.457 ; -5.849 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[14]      ; CLOCK2_50  ; -5.564 ; -5.969 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; -5.953 ; -6.303 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.343  ; 9.233  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.270  ; 7.068  ; Rise       ; CLOCK2_50                                      ;
; UART_TXD       ; CLOCK_50   ; 8.749  ; 9.164  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.850  ; 4.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.410  ; 4.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.268  ; 4.096  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.340  ; 4.156  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.780  ; 4.578  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.497  ; 4.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.539  ; 4.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.384  ; 4.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.428  ; 4.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.576  ; 4.388  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.439  ; 4.231  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.154  ; 4.021  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.850  ; 4.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.501  ; 4.303  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.896  ; 3.775  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.501  ; 4.303  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.246  ; 4.065  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.351  ; 4.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.501  ; 4.314  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 7.254  ; 6.928  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.254  ; 6.928  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.898  ; 5.625  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.656  ; 5.412  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.167  ; 5.846  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.828  ; 5.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.311  ; 5.964  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.009  ; 5.698  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.139  ; 5.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.235  ; 5.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.879  ; 6.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.957  ; 5.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.831  ; 6.435  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.859  ; 5.525  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.234  ; 5.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.300  ; 6.025  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.169  ; 5.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.716  ; 6.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.877  ; 6.469  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.691  ; 6.299  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.204  ; 5.930  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.547  ; 6.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.682  ; 6.341  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.619  ; 6.275  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.986  ; 6.598  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.660  ; 6.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.295  ; 6.036  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.297  ; 5.989  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.367  ; 6.041  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.820  ; 5.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.194  ; 5.850  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.223  ; 5.929  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.676  ; 5.433  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.787  ; 4.647  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.237  ; 4.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.239  ; 4.077  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.772  ; 4.647  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.787  ; 4.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.932  ; 3.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.247  ; 4.066  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.370 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.533 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50  ; 10.697 ; 10.914 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50  ; 9.312  ; 9.184  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50  ; 10.199 ; 10.043 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50  ; 10.697 ; 10.446 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50  ; 8.365  ; 8.151  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50  ; 8.422  ; 8.219  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50  ; 10.330 ; 9.838  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50  ; 10.524 ; 10.914 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50  ; 10.603 ; 10.100 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50  ; 9.013  ; 8.815  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[1]       ; CLOCK2_50  ; 8.675  ; 8.437  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[2]       ; CLOCK2_50  ; 8.830  ; 8.599  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50  ; 8.713  ; 8.520  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50  ; 8.759  ; 8.557  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50  ; 10.603 ; 10.100 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[6]       ; CLOCK2_50  ; 10.297 ; 9.793  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50  ; 13.038 ; 12.828 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50  ; 12.788 ; 12.610 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50  ; 13.038 ; 12.828 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50  ; 12.454 ; 12.598 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50  ; 12.777 ; 12.595 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50  ; 12.788 ; 12.312 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50  ; 12.741 ; 12.270 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50  ; 12.307 ; 12.469 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50  ; 13.058 ; 12.284 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50  ; 10.526 ; 10.423 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[1]       ; CLOCK2_50  ; 10.970 ; 10.736 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[2]       ; CLOCK2_50  ; 13.058 ; 12.284 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50  ; 10.799 ; 10.593 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50  ; 10.429 ; 10.462 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50  ; 10.454 ; 10.102 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[6]       ; CLOCK2_50  ; 10.620 ; 10.442 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX6[*]        ; CLOCK2_50  ; 10.619 ; 9.997  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[0]       ; CLOCK2_50  ; 10.121 ; 9.898  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[2]       ; CLOCK2_50  ; 9.588  ; 9.431  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[3]       ; CLOCK2_50  ; 10.121 ; 9.898  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[4]       ; CLOCK2_50  ; 7.830  ; 7.844  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[5]       ; CLOCK2_50  ; 10.619 ; 9.997  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[6]       ; CLOCK2_50  ; 9.063  ; 9.141  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.537  ; 5.383  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.429  ; 5.383  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.337  ; 5.245  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.537  ; 5.361  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.712  ; 4.633  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.486  ; 5.341  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.416  ; 5.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.019  ; 4.832  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.074  ; 4.908  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.760  ; 5.591  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.229  ; 5.999  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.229  ; 5.999  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.777  ; 5.573  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.331  ; 5.136  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.657  ; 5.446  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.575  ; 5.353  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.014  ; 3.912  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.016  ; 4.837  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.324  ; 5.112  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 5.099  ; 4.954  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.634  ; 6.520  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.866  ; 4.733  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.626  ; 4.530  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.668  ; 5.555  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.160  ; 6.037  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.863  ; 4.752  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 6.634  ; 6.520  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.198  ; 5.939  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.199  ; 5.072  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 6.496  ; 6.457  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 8.990  ; 8.880  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.003  ; 6.806  ; Rise       ; CLOCK2_50                                      ;
; UART_TXD       ; CLOCK_50   ; 8.049  ; 8.464  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.581  ; 3.450  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.829  ; 3.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.694  ; 3.524  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.758  ; 3.578  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.187  ; 3.989  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.913  ; 3.707  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.953  ; 3.764  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.802  ; 3.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.845  ; 3.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 3.991  ; 3.805  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.859  ; 3.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.581  ; 3.450  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.254  ; 4.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.334  ; 3.214  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.334  ; 3.214  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.918  ; 3.723  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 3.673  ; 3.495  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.774  ; 3.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.919  ; 3.734  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.376  ; 4.119  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.542  ; 5.282  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.022  ; 4.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 4.625  ; 4.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.376  ; 4.119  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.785  ; 4.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.991  ; 4.709  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.178  ; 4.916  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.170  ; 4.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.763  ; 4.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.234  ; 4.942  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.028  ; 4.709  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.465  ; 5.176  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.012  ; 4.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.716  ; 4.451  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.748  ; 4.505  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.266  ; 4.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.963  ; 5.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.934  ; 5.589  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.633  ; 5.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 5.319  ; 5.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.444  ; 5.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.735  ; 5.426  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.845  ; 5.456  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.216  ; 5.821  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 4.832  ; 4.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.541  ; 5.206  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.340  ; 5.096  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.577  ; 5.244  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 4.636  ; 4.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.264  ; 5.030  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.317  ; 5.087  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 4.711  ; 4.501  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.666  ; 3.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.666  ; 3.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.667  ; 3.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.179  ; 4.054  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.188  ; 4.021  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.372  ; 3.209  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.675  ; 3.496  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.870 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.029 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50  ; 6.033  ; 5.826  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50  ; 6.947  ; 6.826  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50  ; 7.844  ; 7.792  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50  ; 8.275  ; 8.037  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50  ; 6.033  ; 5.826  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50  ; 6.090  ; 5.893  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50  ; 7.994  ; 7.504  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50  ; 8.103  ; 8.480  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50  ; 5.459  ; 5.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50  ; 5.764  ; 5.570  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[1]       ; CLOCK2_50  ; 5.459  ; 5.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[2]       ; CLOCK2_50  ; 5.614  ; 5.435  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50  ; 5.479  ; 5.220  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50  ; 5.577  ; 5.356  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50  ; 7.353  ; 6.879  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[6]       ; CLOCK2_50  ; 7.086  ; 6.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50  ; 6.234  ; 6.374  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50  ; 6.679  ; 6.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50  ; 6.896  ; 6.716  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50  ; 6.651  ; 6.494  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50  ; 6.647  ; 6.503  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50  ; 6.679  ; 6.513  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50  ; 6.634  ; 6.457  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50  ; 6.234  ; 6.374  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50  ; 7.218  ; 7.031  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50  ; 7.456  ; 7.208  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[1]       ; CLOCK2_50  ; 7.667  ; 7.474  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[2]       ; CLOCK2_50  ; 9.740  ; 9.271  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50  ; 7.543  ; 7.299  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50  ; 7.394  ; 7.171  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50  ; 7.218  ; 7.031  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[6]       ; CLOCK2_50  ; 7.379  ; 7.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX6[*]        ; CLOCK2_50  ; 7.113  ; 7.122  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[0]       ; CLOCK2_50  ; 8.474  ; 8.339  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[2]       ; CLOCK2_50  ; 7.858  ; 7.574  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[3]       ; CLOCK2_50  ; 8.474  ; 8.339  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[4]       ; CLOCK2_50  ; 7.113  ; 7.122  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[5]       ; CLOCK2_50  ; 9.721  ; 9.102  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[6]       ; CLOCK2_50  ; 8.292  ; 8.371  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.120  ; 4.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.809  ; 4.761  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.721  ; 4.628  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.911  ; 4.739  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.120  ; 4.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.864  ; 4.720  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.796  ; 4.631  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.415  ; 4.231  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.468  ; 4.304  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.125  ; 4.959  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.451  ; 3.350  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.575  ; 5.351  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.142  ; 4.941  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.713  ; 4.523  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.025  ; 4.819  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.949  ; 4.732  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.451  ; 3.350  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.411  ; 4.235  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.708  ; 4.501  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.490  ; 4.347  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.037  ; 3.940  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.267  ; 4.135  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.037  ; 3.940  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.037  ; 4.925  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.508  ; 5.387  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.263  ; 4.154  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.965  ; 5.851  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.547  ; 5.294  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.587  ; 4.461  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 5.834  ; 5.793  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 7.746  ;        ;        ; 8.136  ;
; SW[1]      ; LEDR[1]     ; 7.848  ;        ;        ; 8.220  ;
; SW[2]      ; LEDR[2]     ; 7.949  ;        ;        ; 8.249  ;
; SW[3]      ; LEDR[3]     ; 7.598  ;        ;        ; 7.878  ;
; SW[4]      ; LEDR[4]     ; 7.687  ;        ;        ; 7.977  ;
; SW[5]      ; LEDR[5]     ; 8.034  ;        ;        ; 8.355  ;
; SW[6]      ; LEDR[6]     ; 8.373  ;        ;        ; 8.704  ;
; SW[7]      ; LEDR[7]     ; 7.708  ;        ;        ; 8.114  ;
; SW[8]      ; LEDR[8]     ; 7.939  ;        ;        ; 8.344  ;
; SW[9]      ; LEDR[9]     ; 8.690  ;        ;        ; 9.112  ;
; SW[10]     ; LEDR[10]    ; 8.454  ;        ;        ; 8.816  ;
; SW[11]     ; LEDR[11]    ; 8.264  ;        ;        ; 8.658  ;
; SW[12]     ; LEDR[12]    ; 8.153  ;        ;        ; 8.521  ;
; SW[13]     ; LEDR[13]    ; 8.937  ;        ;        ; 9.330  ;
; SW[14]     ; LEDR[14]    ; 8.678  ;        ;        ; 9.100  ;
; SW[15]     ; HEX0[0]     ; 11.457 ; 11.314 ; 11.786 ; 11.656 ;
; SW[15]     ; HEX0[1]     ; 12.313 ; 12.247 ; 12.652 ; 12.576 ;
; SW[15]     ; HEX0[2]     ; 12.782 ; 12.629 ; 13.160 ; 12.958 ;
; SW[15]     ; HEX0[3]     ; 10.509 ; 10.343 ; 10.838 ; 10.672 ;
; SW[15]     ; HEX0[4]     ; 10.568 ; 10.314 ; 10.897 ; 10.692 ;
; SW[15]     ; HEX0[5]     ; 12.478 ; 12.022 ; 12.807 ; 12.351 ;
; SW[15]     ; HEX0[6]     ; 12.709 ; 13.030 ; 13.038 ; 13.381 ;
; SW[15]     ; HEX1[0]     ; 11.258 ; 11.029 ; 11.663 ; 11.434 ;
; SW[15]     ; HEX1[1]     ; 10.933 ; 10.704 ; 11.338 ; 11.109 ;
; SW[15]     ; HEX1[2]     ; 11.073 ; 10.869 ; 11.325 ; 11.274 ;
; SW[15]     ; HEX1[3]     ; 10.956 ; 10.732 ; 11.361 ; 11.137 ;
; SW[15]     ; HEX1[4]     ; 11.002 ; 10.771 ; 11.407 ; 11.023 ;
; SW[15]     ; HEX1[5]     ; 12.875 ; 12.281 ; 13.280 ; 12.533 ;
; SW[15]     ; HEX1[6]     ; 12.560 ; 11.976 ; 12.965 ; 12.228 ;
; SW[15]     ; HEX2[0]     ; 11.132 ; 10.954 ; 11.502 ; 11.324 ;
; SW[15]     ; HEX2[1]     ; 11.382 ; 11.172 ; 11.752 ; 11.542 ;
; SW[15]     ; HEX2[2]     ; 10.823 ; 10.942 ; 11.188 ; 11.312 ;
; SW[15]     ; HEX2[3]     ; 11.121 ; 10.939 ; 11.491 ; 11.309 ;
; SW[15]     ; HEX2[4]     ; 11.132 ; 10.681 ; 11.502 ; 11.046 ;
; SW[15]     ; HEX2[5]     ; 11.085 ; 10.639 ; 11.455 ; 11.004 ;
; SW[15]     ; HEX2[6]     ; 10.651 ; 10.813 ; 11.021 ; 11.183 ;
; SW[15]     ; HEX3[0]     ; 10.686 ; 10.538 ; 11.083 ; 10.899 ;
; SW[15]     ; HEX3[1]     ; 11.085 ; 10.851 ; 11.446 ; 11.212 ;
; SW[15]     ; HEX3[2]     ; 13.173 ; 12.474 ; 13.534 ; 12.871 ;
; SW[15]     ; HEX3[3]     ; 10.914 ; 10.708 ; 11.275 ; 11.069 ;
; SW[15]     ; HEX3[4]     ; 10.619 ; 10.577 ; 11.016 ; 10.938 ;
; SW[15]     ; HEX3[5]     ; 10.569 ; 10.292 ; 10.930 ; 10.689 ;
; SW[15]     ; HEX3[6]     ; 10.735 ; 10.557 ; 11.096 ; 10.918 ;
; SW[15]     ; LEDR[15]    ; 9.406  ;        ;        ; 9.853  ;
; SW[16]     ; LEDR[16]    ; 8.186  ;        ;        ; 8.571  ;
; SW[17]     ; LEDR[17]    ; 8.157  ;        ;        ; 8.529  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 7.466  ;        ;        ; 7.842  ;
; SW[1]      ; LEDR[1]     ; 7.562  ;        ;        ; 7.920  ;
; SW[2]      ; LEDR[2]     ; 7.659  ;        ;        ; 7.948  ;
; SW[3]      ; LEDR[3]     ; 7.322  ;        ;        ; 7.591  ;
; SW[4]      ; LEDR[4]     ; 7.407  ;        ;        ; 7.686  ;
; SW[5]      ; LEDR[5]     ; 7.741  ;        ;        ; 8.049  ;
; SW[6]      ; LEDR[6]     ; 8.067  ;        ;        ; 8.386  ;
; SW[7]      ; LEDR[7]     ; 7.428  ;        ;        ; 7.819  ;
; SW[8]      ; LEDR[8]     ; 7.648  ;        ;        ; 8.037  ;
; SW[9]      ; LEDR[9]     ; 8.417  ;        ;        ; 8.826  ;
; SW[10]     ; LEDR[10]    ; 8.142  ;        ;        ; 8.492  ;
; SW[11]     ; LEDR[11]    ; 7.960  ;        ;        ; 8.340  ;
; SW[12]     ; LEDR[12]    ; 7.854  ;        ;        ; 8.208  ;
; SW[13]     ; LEDR[13]    ; 8.606  ;        ;        ; 8.985  ;
; SW[14]     ; LEDR[14]    ; 8.357  ;        ;        ; 8.764  ;
; SW[15]     ; HEX0[0]     ; 10.678 ; 10.565 ; 11.034 ; 10.917 ;
; SW[15]     ; HEX0[1]     ; 11.576 ; 11.495 ; 11.932 ; 11.847 ;
; SW[15]     ; HEX0[2]     ; 12.008 ; 11.783 ; 12.364 ; 12.183 ;
; SW[15]     ; HEX0[3]     ; 9.774  ; 9.566  ; 10.131 ; 9.918  ;
; SW[15]     ; HEX0[4]     ; 9.831  ; 9.657  ; 10.214 ; 9.985  ;
; SW[15]     ; HEX0[5]     ; 11.743 ; 11.274 ; 12.104 ; 11.604 ;
; SW[15]     ; HEX0[6]     ; 11.851 ; 12.213 ; 12.203 ; 12.569 ;
; SW[15]     ; HEX1[0]     ; 9.727  ; 9.587  ; 10.076 ; 9.955  ;
; SW[15]     ; HEX1[1]     ; 9.419  ; 9.189  ; 9.768  ; 9.538  ;
; SW[15]     ; HEX1[2]     ; 9.698  ; 9.348  ; 10.066 ; 9.697  ;
; SW[15]     ; HEX1[3]     ; 9.441  ; 9.219  ; 9.790  ; 9.568  ;
; SW[15]     ; HEX1[4]     ; 9.486  ; 9.373  ; 9.835  ; 9.741  ;
; SW[15]     ; HEX1[5]     ; 11.437 ; 10.792 ; 11.805 ; 11.141 ;
; SW[15]     ; HEX1[6]     ; 11.050 ; 10.496 ; 11.399 ; 10.845 ;
; SW[15]     ; HEX2[0]     ; 7.564  ; 7.389  ; 7.850  ; 7.671  ;
; SW[15]     ; HEX2[1]     ; 7.804  ; 7.598  ; 8.090  ; 7.880  ;
; SW[15]     ; HEX2[2]     ; 7.558  ; 7.376  ; 7.845  ; 7.658  ;
; SW[15]     ; HEX2[3]     ; 7.552  ; 7.373  ; 7.839  ; 7.655  ;
; SW[15]     ; HEX2[4]     ; 7.568  ; 7.385  ; 7.850  ; 7.672  ;
; SW[15]     ; HEX2[5]     ; 7.518  ; 7.343  ; 7.804  ; 7.625  ;
; SW[15]     ; HEX2[6]     ; 7.099  ; 7.259  ; 7.381  ; 7.546  ;
; SW[15]     ; HEX3[0]     ; 8.038  ; 7.761  ; 8.357  ; 8.083  ;
; SW[15]     ; HEX3[1]     ; 8.285  ; 8.091  ; 8.607  ; 8.408  ;
; SW[15]     ; HEX3[2]     ; 10.361 ; 9.807  ; 10.678 ; 10.129 ;
; SW[15]     ; HEX3[3]     ; 8.123  ; 7.922  ; 8.444  ; 8.244  ;
; SW[15]     ; HEX3[4]     ; 7.969  ; 7.827  ; 8.291  ; 8.144  ;
; SW[15]     ; HEX3[5]     ; 7.792  ; 7.654  ; 8.109  ; 7.976  ;
; SW[15]     ; HEX3[6]     ; 7.950  ; 7.775  ; 8.271  ; 8.097  ;
; SW[15]     ; LEDR[15]    ; 9.103  ;        ;        ; 9.535  ;
; SW[16]     ; LEDR[16]    ; 7.884  ;        ;        ; 8.255  ;
; SW[17]     ; LEDR[17]    ; 7.857  ;        ;        ; 8.215  ;
+------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.898 ; 3.768 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.623 ; 4.458 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.048 ; 3.883 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.414 ; 4.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.087 ; 3.922 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.414 ; 4.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.428 ; 4.263 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.428 ; 4.263 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.096 ; 4.931 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.059 ; 3.894 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.059 ; 3.894 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.398 ; 4.233 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.015 ; 3.850 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.398 ; 4.233 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.014 ; 3.849 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.898 ; 3.768 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.059 ; 3.894 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.374 ; 5.209 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.734 ; 5.569 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.358 ; 5.193 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.689 ; 5.524 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.689 ; 5.524 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.082 ; 5.917 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.374 ; 5.209 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.705 ; 5.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.059 ; 3.894 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.115 ; 4.950 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.115 ; 4.950 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.115 ; 4.950 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.096 ; 4.931 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.767 ; 4.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.096 ; 4.931 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.724 ; 4.559 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.357 ; 3.227 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.057 ; 3.892 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.504 ; 3.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.856 ; 3.691 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.542 ; 3.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.856 ; 3.691 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.870 ; 3.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.870 ; 3.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.511 ; 4.346 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.515 ; 3.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.515 ; 3.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.841 ; 3.676 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.472 ; 3.307 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.841 ; 3.676 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.472 ; 3.307 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.357 ; 3.227 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.515 ; 3.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.777 ; 4.612 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.123 ; 4.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.762 ; 4.597 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.080 ; 4.915 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.080 ; 4.915 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.457 ; 5.292 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.777 ; 4.612 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.095 ; 4.930 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.515 ; 3.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.529 ; 4.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.529 ; 4.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.529 ; 4.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.511 ; 4.346 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.194 ; 4.029 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.511 ; 4.346 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.153 ; 3.988 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.741     ; 3.871     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.404     ; 4.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.847     ; 4.012     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.214     ; 4.379     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.885     ; 4.050     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.214     ; 4.379     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.226     ; 4.391     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.226     ; 4.391     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.895     ; 5.060     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.872     ; 4.037     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.872     ; 4.037     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.208     ; 4.373     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.808     ; 3.973     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.208     ; 4.373     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.824     ; 3.989     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.741     ; 3.871     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.872     ; 4.037     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.153     ; 5.318     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.503     ; 5.668     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.151     ; 5.316     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.470     ; 5.635     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.470     ; 5.635     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.834     ; 5.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.153     ; 5.318     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.486     ; 5.651     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.872     ; 4.037     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.927     ; 5.092     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.927     ; 5.092     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.927     ; 5.092     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.895     ; 5.060     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.554     ; 4.719     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.895     ; 5.060     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.525     ; 4.690     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.201     ; 3.331     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.840     ; 4.005     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.305     ; 3.470     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.657     ; 3.822     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.341     ; 3.506     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.657     ; 3.822     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.669     ; 3.834     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.669     ; 3.834     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.311     ; 4.476     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.329     ; 3.494     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.329     ; 3.494     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.652     ; 3.817     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.267     ; 3.432     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.652     ; 3.817     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.282     ; 3.447     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.201     ; 3.331     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.329     ; 3.494     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.559     ; 4.724     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.895     ; 5.060     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.556     ; 4.721     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.863     ; 5.028     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.863     ; 5.028     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.212     ; 5.377     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.559     ; 4.724     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.878     ; 5.043     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.329     ; 3.494     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.341     ; 4.506     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.341     ; 4.506     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.341     ; 4.506     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.311     ; 4.476     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.984     ; 4.149     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.311     ; 4.476     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.956     ; 4.121     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 55
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.333 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[3] ; -29.128 ; -17920.944    ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.746   ; 0.000         ;
; CLOCK2_50                                      ; 17.398  ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 18.598  ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.132 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.139 ; 0.000         ;
; CLOCK2_50                                      ; 0.181 ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 0.182 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 6.183  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 16.164 ; 0.000         ;
; CLOCK2_50                                      ; 16.267 ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 38.664 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 0.495 ; 0.000         ;
; CLOCK2_50                                      ; 0.567 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.776 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.793 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.760  ; 0.000         ;
; CLOCK2_50                                      ; 9.270  ; 0.000         ;
; CLOCK_50                                       ; 9.400  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 19.757 ; 0.000         ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; 19.779 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                        ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -29.128 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.085      ; 69.222     ;
; -29.127 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.087      ; 69.223     ;
; -29.124 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.088      ; 69.221     ;
; -29.123 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.090      ; 69.222     ;
; -29.119 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.078      ; 69.206     ;
; -29.118 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.080      ; 69.207     ;
; -29.115 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.081      ; 69.205     ;
; -29.114 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.083      ; 69.206     ;
; -29.074 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.088      ; 69.171     ;
; -29.073 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.090      ; 69.172     ;
; -29.065 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.081      ; 69.155     ;
; -29.064 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.083      ; 69.156     ;
; -29.061 ; Signal_comb:sc1|H_Cont[4]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.085      ; 69.155     ;
; -29.060 ; Signal_comb:sc1|H_Cont[4]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.087      ; 69.156     ;
; -29.052 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.078      ; 69.139     ;
; -29.051 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.080      ; 69.140     ;
; -29.044 ; viola_jones:viola|o_col_r[0][1] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.088      ; 69.141     ;
; -29.043 ; viola_jones:viola|o_col_r[0][1] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.090      ; 69.142     ;
; -29.035 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.081      ; 69.125     ;
; -29.034 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.083      ; 69.126     ;
; -29.031 ; viola_jones:viola|o_col_r[0][0] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.088      ; 69.128     ;
; -29.030 ; viola_jones:viola|o_col_r[0][0] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.090      ; 69.129     ;
; -29.022 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.081      ; 69.112     ;
; -29.021 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.083      ; 69.113     ;
; -29.002 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.113      ; 69.124     ;
; -29.002 ; Signal_comb:sc1|H_Cont[5]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.085      ; 69.096     ;
; -29.001 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.115      ; 69.125     ;
; -29.001 ; Signal_comb:sc1|H_Cont[5]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a57~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.087      ; 69.097     ;
; -28.998 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.116      ; 69.123     ;
; -28.997 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.118      ; 69.124     ;
; -28.993 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.078      ; 69.080     ;
; -28.992 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.080      ; 69.081     ;
; -28.991 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.062      ; 69.062     ;
; -28.990 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.064      ; 69.063     ;
; -28.987 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.065      ; 69.061     ;
; -28.986 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.067      ; 69.062     ;
; -28.948 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.116      ; 69.073     ;
; -28.947 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.118      ; 69.074     ;
; -28.942 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.045      ; 68.996     ;
; -28.941 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.047      ; 68.997     ;
; -28.938 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.048      ; 68.995     ;
; -28.937 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.065      ; 69.011     ;
; -28.937 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.050      ; 68.996     ;
; -28.936 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.067      ; 69.012     ;
; -28.935 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.113      ; 69.057     ;
; -28.934 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.115      ; 69.058     ;
; -28.929 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.067      ; 69.005     ;
; -28.928 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.069      ; 69.006     ;
; -28.925 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.070      ; 69.004     ;
; -28.924 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.108      ; 69.041     ;
; -28.924 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.062      ; 68.995     ;
; -28.924 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.072      ; 69.005     ;
; -28.923 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.110      ; 69.042     ;
; -28.923 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.064      ; 68.996     ;
; -28.920 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.111      ; 69.040     ;
; -28.919 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.113      ; 69.041     ;
; -28.918 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.116      ; 69.043     ;
; -28.917 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.108      ; 69.034     ;
; -28.917 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.118      ; 69.044     ;
; -28.916 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.110      ; 69.035     ;
; -28.913 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.111      ; 69.033     ;
; -28.912 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a23~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.113      ; 69.034     ;
; -28.907 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.065      ; 68.981     ;
; -28.906 ; viola_jones:viola|o_col_r[0][1] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.067      ; 68.982     ;
; -28.905 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.116      ; 69.030     ;
; -28.904 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.118      ; 69.031     ;
; -28.900 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.099      ; 69.008     ;
; -28.899 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.101      ; 69.009     ;
; -28.899 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a51~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.107      ; 69.015     ;
; -28.898 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a51~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.109      ; 69.016     ;
; -28.896 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.102      ; 69.007     ;
; -28.895 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a3~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.104      ; 69.008     ;
; -28.895 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a51~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.110      ; 69.014     ;
; -28.894 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.065      ; 68.968     ;
; -28.894 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a51~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.112      ; 69.015     ;
; -28.893 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.075      ; 68.977     ;
; -28.893 ; viola_jones:viola|o_col_r[0][0] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.067      ; 68.969     ;
; -28.892 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.115      ; 69.016     ;
; -28.892 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.077      ; 68.978     ;
; -28.891 ; Signal_comb:sc1|H_Cont[6]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.117      ; 69.017     ;
; -28.889 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.078      ; 68.976     ;
; -28.888 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.048      ; 68.945     ;
; -28.888 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.118      ; 69.015     ;
; -28.888 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a42~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.080      ; 68.977     ;
; -28.887 ; viola_jones:viola|o_col_r[0][2] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.050      ; 68.946     ;
; -28.887 ; viola_jones:viola|o_col_r[0][3] ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.120      ; 69.016     ;
; -28.886 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a11~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.116      ; 69.011     ;
; -28.885 ; Signal_comb:sc1|H_Cont[6]       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a11~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.118      ; 69.012     ;
; -28.882 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a11~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.119      ; 69.010     ;
; -28.881 ; viola_jones:viola|o_col_r[0][3] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a11~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.121      ; 69.011     ;
; -28.876 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.113      ; 68.998     ;
; -28.875 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.045      ; 68.929     ;
; -28.875 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.070      ; 68.954     ;
; -28.875 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a7~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.115      ; 68.999     ;
; -28.874 ; Signal_comb:sc1|H_Cont[4]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.047      ; 68.930     ;
; -28.874 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.072      ; 68.955     ;
; -28.870 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.111      ; 68.990     ;
; -28.869 ; viola_jones:viola|o_col_r[0][2] ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a51~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.113      ; 68.991     ;
; -28.865 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.062      ; 68.936     ;
; -28.864 ; Signal_comb:sc1|H_Cont[5]       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.064      ; 68.937     ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.746 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.406      ;
; 5.746 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.406      ;
; 5.746 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.406      ;
; 5.746 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.406      ;
; 5.746 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.406      ;
; 5.747 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.790     ; 2.400      ;
; 5.747 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.790     ; 2.400      ;
; 5.757 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.391      ;
; 5.757 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.391      ;
; 5.757 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.391      ;
; 5.757 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.391      ;
; 5.757 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.391      ;
; 5.757 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.391      ;
; 5.757 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.391      ;
; 5.771 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.795     ; 2.371      ;
; 5.771 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.795     ; 2.371      ;
; 5.771 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.795     ; 2.371      ;
; 5.771 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.795     ; 2.371      ;
; 5.771 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.795     ; 2.371      ;
; 5.876 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.776     ; 2.285      ;
; 5.876 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.776     ; 2.285      ;
; 5.876 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.776     ; 2.285      ;
; 5.910 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.776     ; 2.251      ;
; 5.910 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.776     ; 2.251      ;
; 5.910 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.776     ; 2.251      ;
; 5.980 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.172      ;
; 6.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.730      ;
; 6.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.730      ;
; 6.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.730      ;
; 6.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.730      ;
; 6.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.730      ;
; 6.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.724      ;
; 6.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.724      ;
; 6.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.715      ;
; 6.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.715      ;
; 6.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.715      ;
; 6.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.715      ;
; 6.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.715      ;
; 6.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.715      ;
; 6.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.715      ;
; 6.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.695      ;
; 6.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.695      ;
; 6.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.695      ;
; 6.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.695      ;
; 6.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.695      ;
; 6.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.662      ;
; 6.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.662      ;
; 6.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.662      ;
; 6.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.662      ;
; 6.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.662      ;
; 6.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.656      ;
; 6.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.656      ;
; 6.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.647      ;
; 6.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.647      ;
; 6.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.647      ;
; 6.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.647      ;
; 6.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.647      ;
; 6.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.647      ;
; 6.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.647      ;
; 6.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.641      ;
; 6.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.641      ;
; 6.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.641      ;
; 6.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.641      ;
; 6.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.641      ;
; 6.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.635      ;
; 6.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.635      ;
; 6.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.627      ;
; 6.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.627      ;
; 6.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.627      ;
; 6.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.627      ;
; 6.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.627      ;
; 6.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.632      ;
; 6.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.632      ;
; 6.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.632      ;
; 6.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.632      ;
; 6.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.632      ;
; 6.278 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.626      ;
; 6.278 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.626      ;
; 6.279 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.626      ;
; 6.279 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.626      ;
; 6.279 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.626      ;
; 6.279 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.626      ;
; 6.279 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.626      ;
; 6.279 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.626      ;
; 6.279 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.626      ;
; 6.288 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.617      ;
; 6.288 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.617      ;
; 6.288 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.617      ;
; 6.288 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.617      ;
; 6.288 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.617      ;
; 6.288 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.617      ;
; 6.288 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.617      ;
; 6.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.606      ;
; 6.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.606      ;
; 6.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.606      ;
; 6.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.606      ;
; 6.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.606      ;
; 6.297 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.612      ;
; 6.297 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.612      ;
; 6.297 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.612      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.398 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.547      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.418 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.476 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.471      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.476      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.476      ;
; 17.494 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.473      ;
; 17.494 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.473      ;
; 17.496 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.451      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.508 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.437      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.523 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.537 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.407      ;
; 17.556 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.411      ;
; 17.556 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.411      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
; 17.557 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.387      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 18.598 ; sram_rs232_rdata_r[3]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.278     ; 0.971      ;
; 18.810 ; sram_rs232_rdata_r[0]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.272     ; 0.765      ;
; 18.920 ; sram_rs232_rdata_r[2]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.273     ; 0.654      ;
; 18.928 ; sram_rs232_rdata_r[7]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.272     ; 0.647      ;
; 18.939 ; sram_rs232_rdata_r[5]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.272     ; 0.636      ;
; 19.147 ; sram_rs232_rdata_r[1]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.262     ; 0.438      ;
; 19.208 ; sram_rs232_rdata_r[4]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.263     ; 0.376      ;
; 19.211 ; sram_rs232_rdata_r[6]                                                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.263     ; 0.373      ;
; 37.810 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.124      ;
; 37.848 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.080      ;
; 37.851 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.077      ;
; 37.855 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.073      ;
; 37.863 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.065      ;
; 37.872 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.056      ;
; 37.883 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.045      ;
; 37.884 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.044      ;
; 37.896 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 2.032      ;
; 37.929 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.999      ;
; 37.952 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.982      ;
; 37.970 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.958      ;
; 38.058 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.876      ;
; 38.085 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.849      ;
; 38.085 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.849      ;
; 38.085 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.849      ;
; 38.089 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.845      ;
; 38.093 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.841      ;
; 38.096 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.832      ;
; 38.099 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.829      ;
; 38.103 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.825      ;
; 38.111 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.817      ;
; 38.120 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.808      ;
; 38.123 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.805      ;
; 38.123 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.805      ;
; 38.123 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.805      ;
; 38.126 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.802      ;
; 38.126 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.802      ;
; 38.126 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.802      ;
; 38.130 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.798      ;
; 38.130 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.798      ;
; 38.130 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.798      ;
; 38.131 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.797      ;
; 38.132 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.796      ;
; 38.138 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.790      ;
; 38.138 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.790      ;
; 38.138 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.790      ;
; 38.144 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.784      ;
; 38.147 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.781      ;
; 38.147 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.781      ;
; 38.147 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.781      ;
; 38.153 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.781      ;
; 38.158 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.770      ;
; 38.158 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.770      ;
; 38.158 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.770      ;
; 38.159 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.769      ;
; 38.159 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.769      ;
; 38.159 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.769      ;
; 38.171 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.757      ;
; 38.171 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.757      ;
; 38.171 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.757      ;
; 38.177 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.751      ;
; 38.200 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.734      ;
; 38.204 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.724      ;
; 38.204 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.724      ;
; 38.204 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.724      ;
; 38.218 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.710      ;
; 38.227 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.707      ;
; 38.227 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.707      ;
; 38.227 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.707      ;
; 38.229 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 1.705      ;
; 38.243 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.703      ;
; 38.243 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.703      ;
; 38.243 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.703      ;
; 38.243 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.703      ;
; 38.243 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.703      ;
; 38.243 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.703      ;
; 38.243 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.703      ;
; 38.243 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.703      ;
; 38.245 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.683      ;
; 38.245 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.683      ;
; 38.245 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 1.683      ;
; 38.265 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.036     ; 1.686      ;
; 38.266 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.036     ; 1.685      ;
; 38.266 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.036     ; 1.685      ;
; 38.267 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.036     ; 1.684      ;
; 38.303 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.642      ;
; 38.304 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.641      ;
; 38.304 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.641      ;
; 38.305 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.640      ;
; 38.306 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.639      ;
; 38.307 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.638      ;
; 38.307 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.638      ;
; 38.308 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.637      ;
; 38.310 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.635      ;
; 38.311 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.634      ;
; 38.311 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.634      ;
; 38.312 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.633      ;
; 38.318 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.627      ;
; 38.319 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.627      ;
; 38.319 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.627      ;
; 38.319 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 1.627      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.132 ; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.470      ;
; 0.163 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.164 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.478      ;
; 0.169 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.501      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.483      ;
; 0.189 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.530      ;
; 0.192 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.531      ;
; 0.193 ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.199 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.542      ;
; 0.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.500      ;
; 0.206 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.332      ;
; 0.210 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.335      ;
; 0.211 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.506      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.139 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a1~porta_address_reg0                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.465      ;
; 0.148 ; sram_rs232_waddr_r[4]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a10~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.217      ; 0.469      ;
; 0.155 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a39~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.481      ;
; 0.170 ; sram_rs232_waddr_r[1]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a38~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.492      ;
; 0.175 ; sram_rs232_raddr_r[11]                                                                                                                                                               ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a72~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.203      ; 0.482      ;
; 0.179 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; viola_jones:viola|num_r[0]                                                                                                                                                           ; viola_jones:viola|num_r[0]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; viola_jones:viola|num_r[1]                                                                                                                                                           ; viola_jones:viola|num_r[1]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; viola_jones:viola|addr_r[1]                                                                                                                                                          ; viola_jones:viola|addr_r[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; viola_jones:viola|finish_r                                                                                                                                                           ; viola_jones:viola|finish_r                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; viola_jones:viola|state_r.CAL                                                                                                                                                        ; viola_jones:viola|state_r.CAL                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; viola_jones:viola|f_counter_r[4]                                                                                                                                                     ; viola_jones:viola|f_counter_r[4]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; viola_jones:viola|state_r.HAIR                                                                                                                                                       ; viola_jones:viola|state_r.HAIR                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; viola_jones:viola|row_counter_r[4]                                                                                                                                                   ; viola_jones:viola|row_counter_r[4]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; viola_jones:viola|row_counter_r[6]                                                                                                                                                   ; viola_jones:viola|row_counter_r[6]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; viola_jones:viola|prob_r[2][0]                                                                                                                                                       ; viola_jones:viola|prob_r[2][0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; viola_jones:viola|prob_r[0][0]                                                                                                                                                       ; viola_jones:viola|prob_r[0][0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; viola_jones:viola|prob_r[1][0]                                                                                                                                                       ; viola_jones:viola|prob_r[1][0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; viola_jones:viola|l_counter_r[1]                                                                                                                                                     ; viola_jones:viola|l_counter_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; viola_jones:viola|state_r.IDLE                                                                                                                                                       ; viola_jones:viola|state_r.IDLE                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Save_pic:savepic|state_r.0001                                                                                                                                                        ; Save_pic:savepic|state_r.0001                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Save_pic:savepic|state_r.0010                                                                                                                                                        ; Save_pic:savepic|state_r.0010                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Save_pic:savepic|state_r.0000                                                                                                                                                        ; Save_pic:savepic|state_r.0000                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Save_pic:savepic|state_r.0011                                                                                                                                                        ; Save_pic:savepic|state_r.0011                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; viola_jones:viola|row_counter_r[2]                                                                                                                                                   ; viola_jones:viola|row_counter_r[2]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; viola_jones:viola|row_counter_r[3]                                                                                                                                                   ; viola_jones:viola|row_counter_r[3]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; viola_jones:viola|row_counter_r[0]                                                                                                                                                   ; viola_jones:viola|row_counter_r[0]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_rs232_raddr_r[8]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.202      ; 0.487      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Save_pic:savepic|wdata_r[12]                                                                                                                                                         ; Save_pic:savepic|wdata_r[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Save_pic:savepic|wdata_r[14]                                                                                                                                                         ; Save_pic:savepic|wdata_r[14]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Save_pic:savepic|wdata_r[10]                                                                                                                                                         ; Save_pic:savepic|wdata_r[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Save_pic:savepic|wdata_r[8]                                                                                                                                                          ; Save_pic:savepic|wdata_r[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Save_pic:savepic|wdata_r[4]                                                                                                                                                          ; Save_pic:savepic|wdata_r[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Save_pic:savepic|wdata_r[0]                                                                                                                                                          ; Save_pic:savepic|wdata_r[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Save_pic:savepic|wdata_r[2]                                                                                                                                                          ; Save_pic:savepic|wdata_r[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Save_pic:savepic|wdata_r[6]                                                                                                                                                          ; Save_pic:savepic|wdata_r[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.202      ; 0.489      ;
; 0.185 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a56~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.220      ; 0.509      ;
; 0.186 ; sram_rs232_raddr_r[3]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.202      ; 0.492      ;
; 0.186 ; sram_rs232_raddr_r[7]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a78~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.202      ; 0.492      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; viola_jones:viola|l_counter_r[0]                                                                                                                                                     ; viola_jones:viola|l_counter_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|address_reg_b[3]                                                                                  ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|out_address_reg_b[3]                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.317      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a72~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.207      ; 0.502      ;
; 0.195 ; sram_rs232_waddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a47~porta_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.216      ; 0.515      ;
; 0.197 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a72~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.207      ; 0.508      ;
; 0.198 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 0.498      ;
; 0.199 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.193      ; 0.498      ;
; 0.205 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a51~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.210      ; 0.519      ;
; 0.206 ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; viola_jones:viola|state_r.EYE_C                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.332      ;
; 0.206 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a26~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.207      ; 0.517      ;
; 0.207 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a54~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.211      ; 0.522      ;
; 0.207 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a54~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.211      ; 0.522      ;
; 0.208 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.334      ;
; 0.209 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.335      ;
; 0.209 ; viola_jones:viola|state_r.EYE                                                                                                                                                        ; viola_jones:viola|state_r.EYE_I                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.335      ;
; 0.214 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 0.514      ;
; 0.215 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a51~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.210      ; 0.529      ;
; 0.218 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a26~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.207      ; 0.529      ;
; 0.219 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a61~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.505      ;
; 0.222 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a61~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.508      ;
; 0.239 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a55~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.170      ; 0.513      ;
; 0.243 ; sram_rs232_raddr_r[0]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a49~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.176      ; 0.523      ;
; 0.244 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a49~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.176      ; 0.524      ;
; 0.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.375      ;
; 0.251 ; sram_rs232_raddr_r[2]                                                                                                                                                                ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a55~portb_address_reg0                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.170      ; 0.525      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; Save_pic:savepic|now_rgb_r[29]                                                                                                                                                       ; Save_pic:savepic|last_rgb_r[29]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.382      ;
; 0.256 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.384      ;
; 0.257 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.385      ;
; 0.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.383      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.314      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.325      ;
; 0.265 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.388      ;
; 0.285 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.411      ;
; 0.290 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.414      ;
; 0.292 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.416      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.417      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.417      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.421      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.431      ;
; 0.309 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.431      ;
; 0.393 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.519      ;
; 0.421 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.547      ;
; 0.437 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.565      ;
; 0.439 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.563      ;
; 0.442 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.566      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.566      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.566      ;
; 0.445 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.569      ;
; 0.447 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.573      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.182 ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]          ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.205 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.222 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.347      ;
; 0.248 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.376      ;
; 0.252 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.377      ;
; 0.253 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.377      ;
; 0.263 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.388      ;
; 0.266 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.394      ;
; 0.273 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.288 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.289 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.291 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.294 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.421      ;
; 0.298 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.422      ;
; 0.298 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.422      ;
; 0.298 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.423      ;
; 0.298 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.303 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.309 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.433      ;
; 0.311 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.436      ;
; 0.311 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.437      ;
; 0.317 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.441      ;
; 0.318 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.443      ;
; 0.322 ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.446      ;
; 0.323 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.448      ;
; 0.326 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.451      ;
; 0.340 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 0.470      ;
; 0.344 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.469      ;
; 0.354 ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.479      ;
; 0.361 ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.487      ;
; 0.362 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.487      ;
; 0.363 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.488      ;
; 0.364 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.489      ;
; 0.364 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.489      ;
; 0.364 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.489      ;
; 0.364 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.489      ;
; 0.365 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.490      ;
; 0.365 ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.490      ;
; 0.366 ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.491      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.086      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.101      ;
; 6.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 2.104      ;
; 6.221 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.619     ; 2.119      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.897      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.897      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.897      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.897      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.897      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.897      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.897      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.897      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.897      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.778     ; 1.896      ;
; 6.263 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 1.897      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.913      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 1.885      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.887      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 1.885      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.886      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.886      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.886      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.886      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.886      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.886      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                ;
+--------+-----------------------+--------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 16.164 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 2.014      ;
; 16.164 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 2.014      ;
; 16.164 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 2.014      ;
; 16.164 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 2.014      ;
; 16.164 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 2.014      ;
; 16.164 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 2.014      ;
; 16.164 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyecol_r[0][1][6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 2.014      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[1]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 2.010      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[2]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 2.010      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[3]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 2.010      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[4]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 2.010      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[5]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 2.010      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[6]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 2.010      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[7]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 2.010      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[8]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 2.010      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[9]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 2.010      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[10]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 2.011      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[11]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 2.011      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[12]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 2.011      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|V_Cont[0]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 2.010      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[6]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.748     ; 2.024      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[7]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.748     ; 2.024      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[8]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.748     ; 2.024      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[10]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.748     ; 2.024      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[12]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.749     ; 2.023      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[14]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.748     ; 2.024      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[5]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.748     ; 2.024      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[4]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.749     ; 2.023      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[3]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.748     ; 2.024      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[2]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.748     ; 2.024      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[1]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.748     ; 2.024      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[0]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.019      ;
; 16.165 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|wren_r              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[0]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[1]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.018      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[2]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.018      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[4]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.018      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[5]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.018      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[6]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.018      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[7]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.018      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[8]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.018      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[10]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[11]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[12]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[3]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.018      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[9]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.749     ; 2.022      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[11]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.749     ; 2.022      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[13]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.749     ; 2.022      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|addr_r[15]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.749     ; 2.022      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.754     ; 2.017      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[7]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[8]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[9]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[16]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[16]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[15]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[17]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[18]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[18]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[19]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[19]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[17]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[20]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[20]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[21]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.021      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[21]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[22]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[23]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[23]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[24]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[25]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[25]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[26]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[27]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[27]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[28]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[28]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|now_rgb_r[29]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.019      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; Save_pic:savepic|last_rgb_r[29]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][0]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.755     ; 2.016      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][1]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.755     ; 2.016      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][2]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.755     ; 2.016      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][3]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.755     ; 2.016      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][4]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.755     ; 2.016      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][5]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.755     ; 2.016      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_col_r[0][6]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.755     ; 2.016      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][0]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][1]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][2]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][3]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][4]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][5]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|o_row_r[0][6]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 2.020      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[0][0][0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.788     ; 1.983      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[0][0][1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.788     ; 1.983      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[0][0][2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.788     ; 1.983      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[0][0][3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.788     ; 1.983      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[0][0][4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.788     ; 1.983      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[0][0][5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.788     ; 1.983      ;
; 16.166 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|oeyerow_r[0][0][6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.788     ; 1.983      ;
+--------+-----------------------+--------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.267 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 3.608      ;
; 16.516 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.087      ; 3.558      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.549 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.427      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.552 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.424      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.614 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.362      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.011     ; 2.290      ;
; 17.795 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 2.365      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 2.362      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.811 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.171      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.005     ; 2.167      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.664 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.293      ;
; 38.677 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.034     ; 1.276      ;
; 38.678 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.274      ;
; 38.678 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.274      ;
; 38.687 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.270      ;
; 38.687 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.270      ;
; 38.687 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.270      ;
; 38.687 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.270      ;
; 38.687 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.270      ;
; 38.687 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.270      ;
; 38.789 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.031     ; 1.167      ;
; 38.789 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.031     ; 1.167      ;
; 38.789 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.031     ; 1.167      ;
; 38.789 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.031     ; 1.167      ;
; 38.789 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.031     ; 1.167      ;
; 38.789 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.031     ; 1.167      ;
; 38.789 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.031     ; 1.167      ;
; 38.789 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.031     ; 1.167      ;
; 38.789 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.031     ; 1.167      ;
; 38.789 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.031     ; 1.167      ;
; 38.802 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.150      ;
; 38.802 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.150      ;
; 38.802 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.150      ;
; 38.802 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.150      ;
; 38.802 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.150      ;
; 38.802 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.150      ;
; 38.802 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.150      ;
; 38.802 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.150      ;
; 38.802 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.150      ;
; 38.975 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 0.964      ;
; 38.975 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 0.964      ;
; 38.975 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 0.964      ;
; 38.975 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 0.964      ;
; 38.975 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 0.964      ;
; 38.975 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 0.964      ;
; 38.975 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 38.976 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 0.964      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.007 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.940      ;
; 39.121 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 0.825      ;
; 39.121 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 0.825      ;
; 39.121 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 0.825      ;
; 39.121 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 0.825      ;
; 39.121 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 0.825      ;
; 39.121 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 0.825      ;
; 39.121 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 0.825      ;
; 39.121 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 0.825      ;
; 39.121 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 0.825      ;
; 39.121 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 0.825      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.125 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.822      ;
; 39.237 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.710      ;
; 39.237 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.710      ;
; 39.237 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.710      ;
; 39.237 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.710      ;
; 39.237 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 0.710      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.495 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.619      ;
; 0.495 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.619      ;
; 0.495 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.619      ;
; 0.495 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.619      ;
; 0.495 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.619      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.690 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.815      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.709 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.826      ;
; 0.711 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.828      ;
; 0.711 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.828      ;
; 0.711 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.828      ;
; 0.711 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.828      ;
; 0.711 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.828      ;
; 0.711 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.828      ;
; 0.711 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.828      ;
; 0.857 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.986      ;
; 0.857 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.986      ;
; 0.857 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.986      ;
; 0.857 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.986      ;
; 0.857 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.986      ;
; 0.857 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.986      ;
; 0.857 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.986      ;
; 0.857 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.986      ;
; 0.857 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.986      ;
; 0.864 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.864 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.864 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.864 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.864 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.864 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.864 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.864 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.864 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.864 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.999      ;
; 0.956 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.091      ;
; 0.956 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.091      ;
; 0.956 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.091      ;
; 0.956 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.091      ;
; 0.956 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.091      ;
; 0.956 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.091      ;
; 0.961 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 1.092      ;
; 0.961 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.091      ;
; 0.961 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.091      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
; 0.969 ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.104      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.567 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.290      ; 0.941      ;
; 0.708 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.290      ; 1.082      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.845 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 0.989      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 0.986 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 1.130      ;
; 1.051 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.297      ; 1.432      ;
; 1.100 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.297      ; 1.481      ;
; 1.139 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.297      ; 1.520      ;
; 1.202 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.297      ; 1.583      ;
; 1.215 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.297      ; 1.596      ;
; 1.220 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.297      ; 1.601      ;
; 1.224 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.303      ; 1.611      ;
; 1.261 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.297      ; 1.642      ;
; 1.283 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.303      ; 1.670      ;
; 1.285 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.303      ; 1.672      ;
; 1.304 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.297      ; 1.685      ;
; 1.304 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.297      ; 1.685      ;
; 1.327 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.303      ; 1.714      ;
; 1.328 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.303      ; 1.715      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.329 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.480      ;
; 1.342 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.303      ; 1.729      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.378 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.529      ;
; 1.384 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.303      ; 1.771      ;
; 1.385 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.303      ; 1.772      ;
; 1.388 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.303      ; 1.775      ;
; 1.401 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.303      ; 1.788      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
; 1.428 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.579      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.224     ; 1.736      ;
; 2.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.224     ; 1.736      ;
; 2.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.224     ; 1.736      ;
; 2.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.224     ; 1.736      ;
; 2.801 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.736      ;
; 2.801 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.736      ;
; 2.801 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.736      ;
; 2.801 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.736      ;
; 2.804 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 1.722      ;
; 2.804 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 1.722      ;
; 2.804 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 1.722      ;
; 2.804 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 1.722      ;
; 2.804 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 1.722      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.736      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.736      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.736      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.736      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.736      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.736      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.736      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.736      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.736      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.736      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.729      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.729      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.726      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.726      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.726      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.727      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.727      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.726      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.737      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.793 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.240     ; 1.737      ;
; 2.793 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.240     ; 1.737      ;
; 2.793 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.240     ; 1.737      ;
; 2.793 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.240     ; 1.737      ;
; 2.847 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|eyerow_r[0][1][3]                                                                                                                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.225     ; 1.806      ;
; 2.847 ; Reset_Delay:u2|oRST_2 ; viola_jones:viola|eyerow_r[0][1][6]                                                                                                                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.225     ; 1.806      ;
; 2.852 ; Reset_Delay:u2|oRST_2 ; Signal_comb:sc1|H_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.207     ; 1.829      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.440     ; 1.727      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.440     ; 1.727      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.737      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.440     ; 1.727      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.438     ; 1.729      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.438     ; 1.729      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.438     ; 1.729      ;
; 2.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.438     ; 1.729      ;
; 2.984 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.726      ;
; 2.984 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.726      ;
; 2.984 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.726      ;
; 2.984 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.726      ;
; 2.984 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.726      ;
; 2.984 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.726      ;
; 2.984 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.439     ; 1.729      ;
; 2.984 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.738      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.727      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.727      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.727      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.727      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.727      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.727      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.727      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.727      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.985 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.441     ; 1.728      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 1.750      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 1.750      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 1.750      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 1.750      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 1.750      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 1.750      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 1.750      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 1.748      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 1.748      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 1.748      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 1.748      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 1.749      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 1.750      ;
; 3.019 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 1.933      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.933      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.291     ; 1.941      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                               ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                            ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                            ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                            ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; comb_244|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.757 ; 19.973       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; Signal_comb:sc1|H_Cont[9]                                                                                                                                                          ;
; 19.758 ; 19.974       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_a[0]                                                                                    ;
; 19.758 ; 19.974       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_a[1]                                                                                    ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                           ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                           ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.759 ; 19.975       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|address_reg_a[2]                                                                                        ;
; 19.759 ; 19.975       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|address_reg_b[2]                                                                                        ;
; 19.759 ; 19.975       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_b[0]                                                                                    ;
; 19.759 ; 19.975       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_b[1]                                                                                    ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; viola_jones:viola|eyerow_r[0][1][3]                                                                                                                                                ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; viola_jones:viola|eyerow_r[0][1][6]                                                                                                                                                ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a46                                                                                           ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a46~PORTBDATAOUT0                                                                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a50                                                                                           ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a50~PORTBDATAOUT0                                                                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56                                                                                          ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ram_block1a56~PORTBDATAOUT0                                                                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a18                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a18~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a22~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a28                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a28~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a3                                                                                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a34~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a35                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a35~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a37                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a37~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a38                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a38~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a3~PORTBDATAOUT0                                                                              ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a40~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a57~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a63                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a63~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a66                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a66~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a68                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a68~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a69                                                                                           ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a69~PORTBDATAOUT0                                                                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a8                                                                                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ram_block1a8~PORTBDATAOUT0                                                                              ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a12                                                                                   ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a21                                                                                   ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a27                                                                                   ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a29                                                                                   ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a30                                                                                   ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a45                                                                                   ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a49                                                                                   ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ram_block1a8                                                                                    ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a10                                                                                       ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a10~PORTBDATAOUT0                                                                         ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a16                                                                                       ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a16~PORTBDATAOUT0                                                                         ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a18                                                                                       ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a18~PORTBDATAOUT0                                                                         ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a20                                                                                       ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a20~PORTBDATAOUT0                                                                         ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a22                                                                                       ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a22~PORTBDATAOUT0                                                                         ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a30                                                                                       ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a30~PORTBDATAOUT0                                                                         ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a31                                                                                       ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a31~PORTBDATAOUT0                                                                         ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ram_block1a32                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'comb_244|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[5]                                                                                                    ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[7]                                                                                                    ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]          ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[2]                                                 ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[5]                                                 ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[7]                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[2]                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|avm_write_r                                                                                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|send_finished_r                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[0]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[1]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[2]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[3]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[4]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[5]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[6]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[7]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[8]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[0]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[1]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[2]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[3]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_IDLE                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_SEND_DATA                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|state_r.S_WAIT_SEND                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator|read_accepted       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[6]                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|readdata[6]                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[6]                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_clk_en                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[0]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[1]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[2]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[3]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[4]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[5]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[6]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|baud_rate_counter[7]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|do_start_rx                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rx_data[6]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_clk_en                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[0]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[1]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[2]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[3]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[4]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[5]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[6]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|baud_rate_counter[7]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|do_load_shifter                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[10]                                                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[11]                                                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[12]                                                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[13]                                                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[14]                                                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[15]                                                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[16]                                                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[17]                                                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[18]                                                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_addr_r[9]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[4]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|RS232:rs232_0|sram_rs232_data_r[6]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[0]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[1]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[3]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|tx_data[4]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; comb_244|altpll_0|sd1|pll7|clk[0] ; Rise       ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 2.272 ; 3.092 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.272 ; 3.092 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 1.773 ; 2.661 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 1.773 ; 2.661 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; 3.683 ; 4.656 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
;  KEY[3]      ; CLOCK_50   ; 3.683 ; 4.656 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.719 ; 3.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.538 ; 3.316 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.037 ; 2.755 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.304 ; 3.060 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.334 ; 3.091 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.314 ; 3.071 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.326 ; 3.082 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.335 ; 3.089 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.029 ; 2.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.036 ; 2.755 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.053 ; 2.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.504 ; 3.279 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.505 ; 3.259 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.332 ; 3.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.719 ; 3.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.358 ; 3.115 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.580 ; 3.357 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.407 ; 3.185 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.010 ; 2.729 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.629 ; 3.412 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.540 ; 3.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.589 ; 3.390 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.454 ; 3.232 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.286 ; 3.040 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.007 ; 2.726 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 1.982 ; 2.701 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.230 ; 2.967 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.228 ; 2.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.001 ; 2.723 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.256 ; 3.004 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.141 ; 2.873 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 4.258 ; 5.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 4.258 ; 5.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 8.184 ; 8.813 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[0]       ; CLOCK2_50  ; 5.091 ; 6.347 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[1]       ; CLOCK2_50  ; 6.317 ; 7.691 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50  ; 6.399 ; 7.834 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 6.152 ; 7.529 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 5.074 ; 6.312 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[5]       ; CLOCK2_50  ; 5.938 ; 7.370 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[6]       ; CLOCK2_50  ; 5.156 ; 6.428 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[7]       ; CLOCK2_50  ; 6.032 ; 7.440 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[8]       ; CLOCK2_50  ; 6.037 ; 7.444 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[9]       ; CLOCK2_50  ; 4.896 ; 6.120 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[10]      ; CLOCK2_50  ; 6.360 ; 7.728 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[11]      ; CLOCK2_50  ; 6.143 ; 7.537 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[12]      ; CLOCK2_50  ; 5.848 ; 7.190 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[13]      ; CLOCK2_50  ; 6.339 ; 7.680 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[14]      ; CLOCK2_50  ; 6.498 ; 7.177 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; 8.184 ; 8.813 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.145 ; -2.006 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.145 ; -2.006 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.803 ; -1.606 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.803 ; -1.606 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; -2.856 ; -3.769 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
;  KEY[3]      ; CLOCK_50   ; -2.856 ; -3.769 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.576 ; -2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -2.118 ; -2.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -1.632 ; -2.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -1.887 ; -2.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -1.916 ; -2.660 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -1.896 ; -2.640 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.909 ; -2.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.918 ; -2.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.623 ; -2.333 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -1.631 ; -2.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -1.648 ; -2.359 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.080 ; -2.841 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.088 ; -2.835 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.915 ; -2.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.292 ; -3.061 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -1.941 ; -2.685 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -2.156 ; -2.925 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -1.985 ; -2.749 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.604 ; -2.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.204 ; -2.979 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.118 ; -2.879 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.160 ; -2.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.030 ; -2.794 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.869 ; -2.609 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -1.602 ; -2.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.576 ; -2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.815 ; -2.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.814 ; -2.537 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.595 ; -2.305 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.840 ; -2.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.730 ; -2.450 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -3.384 ; -4.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -3.384 ; -4.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -3.188 ; -4.160 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[0]       ; CLOCK2_50  ; -3.237 ; -4.237 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[1]       ; CLOCK2_50  ; -3.927 ; -4.994 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50  ; -3.856 ; -4.937 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -3.705 ; -4.761 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -3.829 ; -4.934 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[5]       ; CLOCK2_50  ; -3.557 ; -4.624 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[6]       ; CLOCK2_50  ; -3.521 ; -4.598 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[7]       ; CLOCK2_50  ; -3.710 ; -4.797 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[8]       ; CLOCK2_50  ; -3.876 ; -4.981 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[9]       ; CLOCK2_50  ; -3.671 ; -4.728 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[10]      ; CLOCK2_50  ; -4.219 ; -5.369 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[11]      ; CLOCK2_50  ; -4.076 ; -5.214 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[12]      ; CLOCK2_50  ; -3.528 ; -4.582 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[13]      ; CLOCK2_50  ; -3.188 ; -4.160 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[14]      ; CLOCK2_50  ; -3.226 ; -4.198 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; -3.395 ; -4.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.340  ; 5.606  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.246  ; 4.223  ; Rise       ; CLOCK2_50                                      ;
; UART_TXD       ; CLOCK_50   ; 5.660  ; 5.573  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.658  ; 2.730  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.390  ; 2.430  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.355  ; 2.375  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.326  ; 2.381  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.616  ; 2.684  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.454  ; 2.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.485  ; 2.521  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.375  ; 2.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.410  ; 2.474  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.527  ; 2.565  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.410  ; 2.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.268  ; 2.309  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.658  ; 2.730  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.437  ; 2.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.115  ; 2.149  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.437  ; 2.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.332  ; 2.351  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.415  ; 2.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.479  ; 2.516  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 3.939  ; 4.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.939  ; 4.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.234  ; 3.321  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.103  ; 3.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.359  ; 3.455  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.171  ; 3.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.423  ; 3.521  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.309  ; 3.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.344  ; 3.449  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.421  ; 3.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.737  ; 3.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.245  ; 3.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.709  ; 3.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.187  ; 3.260  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.420  ; 3.524  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.415  ; 3.547  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.454  ; 3.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.683  ; 3.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.662  ; 3.802  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.626  ; 3.716  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.378  ; 3.489  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.504  ; 3.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.599  ; 3.735  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.621  ; 3.641  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.771  ; 3.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.574  ; 3.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.510  ; 3.520  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.396  ; 3.514  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.519  ; 3.560  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.177  ; 3.260  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.348  ; 3.456  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.375  ; 3.490  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.115  ; 3.194  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.667  ; 2.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.343  ; 2.369  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.338  ; 2.367  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.667  ; 2.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.630  ; 2.713  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.158  ; 2.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.335  ; 2.354  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.494 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.527 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50  ; 6.278  ; 6.229  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50  ; 5.163  ; 5.429  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50  ; 5.754  ; 6.177  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50  ; 5.889  ; 6.229  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50  ; 4.665  ; 4.800  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50  ; 4.709  ; 4.854  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50  ; 6.278  ; 6.226  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50  ; 6.270  ; 5.977  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50  ; 6.391  ; 6.122  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50  ; 4.985  ; 5.035  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[1]       ; CLOCK2_50  ; 4.771  ; 4.849  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[2]       ; CLOCK2_50  ; 4.925  ; 4.821  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50  ; 4.879  ; 4.885  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50  ; 4.795  ; 4.931  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50  ; 6.391  ; 6.122  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[6]       ; CLOCK2_50  ; 6.233  ; 5.978  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50  ; 7.558  ; 7.559  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50  ; 7.433  ; 7.426  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50  ; 7.558  ; 7.559  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50  ; 7.425  ; 6.804  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50  ; 7.419  ; 7.408  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50  ; 6.835  ; 7.417  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50  ; 6.813  ; 7.390  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50  ; 7.233  ; 7.267  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50  ; 7.899  ; 7.774  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50  ; 6.130  ; 6.092  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[1]       ; CLOCK2_50  ; 6.233  ; 6.275  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[2]       ; CLOCK2_50  ; 7.899  ; 7.774  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50  ; 6.171  ; 6.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50  ; 6.120  ; 6.118  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50  ; 5.986  ; 6.054  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[6]       ; CLOCK2_50  ; 6.095  ; 6.116  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX6[*]        ; CLOCK2_50  ; 6.327  ; 6.443  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[0]       ; CLOCK2_50  ; 6.206  ; 5.686  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[2]       ; CLOCK2_50  ; 5.331  ; 5.851  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[3]       ; CLOCK2_50  ; 6.206  ; 5.686  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[4]       ; CLOCK2_50  ; 4.496  ; 4.926  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[5]       ; CLOCK2_50  ; 6.327  ; 6.443  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[6]       ; CLOCK2_50  ; 5.667  ; 5.156  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.078  ; 3.226  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 3.056  ; 3.226  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.979  ; 3.126  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 3.078  ; 3.217  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.654  ; 2.750  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.058  ; 3.199  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.002  ; 3.129  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.755  ; 2.851  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.828  ; 2.924  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.178  ; 3.345  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.424  ; 3.605  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.424  ; 3.605  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 3.208  ; 3.348  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.929  ; 3.047  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 3.131  ; 3.264  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.066  ; 3.196  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.270  ; 2.299  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.759  ; 2.854  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.928  ; 3.044  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 2.835  ; 2.949  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.686  ; 3.945  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.704  ; 2.797  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.591  ; 2.678  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.164  ; 3.337  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.394  ; 3.618  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.698  ; 2.799  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.686  ; 3.945  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.391  ; 3.570  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.878  ; 3.006  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 3.666  ; 3.928  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.150  ; 5.404  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.102  ; 4.079  ; Rise       ; CLOCK2_50                                      ;
; UART_TXD       ; CLOCK_50   ; 5.249  ; 5.177  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.946  ; 1.983  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.065  ; 2.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.032  ; 2.048  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.001  ; 2.051  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.284  ; 2.346  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.128  ; 2.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.156  ; 2.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.048  ; 2.106  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.083  ; 2.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.197  ; 2.232  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.085  ; 2.119  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.946  ; 1.983  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.323  ; 2.390  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.798  ; 1.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 1.798  ; 1.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.111  ; 2.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.010  ; 2.026  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.090  ; 2.134  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.151  ; 2.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.354  ; 2.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 2.973  ; 3.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.722  ; 2.754  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.509  ; 2.481  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.354  ; 2.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.574  ; 2.552  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.680  ; 2.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.797  ; 2.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.779  ; 2.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.605  ; 2.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.799  ; 2.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.737  ; 2.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.948  ; 2.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.718  ; 2.717  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.555  ; 2.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.569  ; 2.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.862  ; 2.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.206  ; 3.261  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.142  ; 3.189  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.032  ; 3.134  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 2.882  ; 2.907  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 2.910  ; 3.006  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.061  ; 3.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.094  ; 3.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.291  ; 3.366  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.554  ; 2.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 2.973  ; 3.036  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 2.849  ; 2.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 2.984  ; 3.045  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.502  ; 2.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.818  ; 2.860  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 2.859  ; 2.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.558  ; 2.530  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.016  ; 2.041  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.021  ; 2.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.016  ; 2.041  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.333  ; 2.401  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.293  ; 2.370  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 1.842  ; 1.840  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.013  ; 2.029  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.780 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.813 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50  ; 3.222  ; 3.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50  ; 3.701  ; 3.938  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50  ; 4.450  ; 4.730  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50  ; 4.396  ; 4.704  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50  ; 3.222  ; 3.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50  ; 3.265  ; 3.385  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50  ; 4.833  ; 4.753  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50  ; 4.744  ; 4.483  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50  ; 2.950  ; 3.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50  ; 3.097  ; 3.141  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[1]       ; CLOCK2_50  ; 2.950  ; 3.057  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[2]       ; CLOCK2_50  ; 3.149  ; 3.046  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50  ; 2.972  ; 3.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50  ; 3.028  ; 3.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50  ; 4.596  ; 4.291  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[6]       ; CLOCK2_50  ; 4.320  ; 4.127  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50  ; 3.444  ; 3.514  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50  ; 3.652  ; 3.643  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50  ; 3.764  ; 3.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50  ; 3.636  ; 3.656  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50  ; 3.630  ; 3.609  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50  ; 3.673  ; 3.618  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50  ; 3.624  ; 3.613  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50  ; 3.444  ; 3.514  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50  ; 3.938  ; 4.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50  ; 4.067  ; 4.051  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[1]       ; CLOCK2_50  ; 4.153  ; 4.186  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[2]       ; CLOCK2_50  ; 6.100  ; 5.672  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50  ; 4.073  ; 4.129  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50  ; 4.021  ; 4.303  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50  ; 3.938  ; 4.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[6]       ; CLOCK2_50  ; 3.999  ; 4.101  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX6[*]        ; CLOCK2_50  ; 4.081  ; 4.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[0]       ; CLOCK2_50  ; 4.740  ; 5.125  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[2]       ; CLOCK2_50  ; 4.849  ; 4.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[3]       ; CLOCK2_50  ; 4.740  ; 5.125  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[4]       ; CLOCK2_50  ; 4.081  ; 4.492  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[5]       ; CLOCK2_50  ; 5.824  ; 5.910  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[6]       ; CLOCK2_50  ; 5.203  ; 4.715  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.315  ; 2.405  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.702  ; 2.862  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.628  ; 2.767  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.722  ; 2.853  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.315  ; 2.405  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.703  ; 2.837  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.649  ; 2.769  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.411  ; 2.501  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.482  ; 2.571  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.816  ; 2.974  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 1.946  ; 1.972  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.053  ; 3.225  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.846  ; 2.978  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.579  ; 2.690  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.771  ; 2.896  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.711  ; 2.833  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 1.946  ; 1.972  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.415  ; 2.504  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.579  ; 2.687  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 2.486  ; 2.594  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.254  ; 2.335  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.361  ; 2.449  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.254  ; 2.335  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.804  ; 2.969  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.024  ; 3.237  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.355  ; 2.450  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.304  ; 3.551  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.021  ; 3.191  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.529  ; 2.650  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 3.286  ; 3.536  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 4.537 ;       ;       ; 5.443 ;
; SW[1]      ; LEDR[1]     ; 4.544 ;       ;       ; 5.461 ;
; SW[2]      ; LEDR[2]     ; 4.568 ;       ;       ; 5.472 ;
; SW[3]      ; LEDR[3]     ; 4.371 ;       ;       ; 5.242 ;
; SW[4]      ; LEDR[4]     ; 4.424 ;       ;       ; 5.305 ;
; SW[5]      ; LEDR[5]     ; 4.619 ;       ;       ; 5.543 ;
; SW[6]      ; LEDR[6]     ; 4.814 ;       ;       ; 5.767 ;
; SW[7]      ; LEDR[7]     ; 4.494 ;       ;       ; 5.410 ;
; SW[8]      ; LEDR[8]     ; 4.596 ;       ;       ; 5.533 ;
; SW[9]      ; LEDR[9]     ; 5.278 ;       ;       ; 6.222 ;
; SW[10]     ; LEDR[10]    ; 4.866 ;       ;       ; 5.845 ;
; SW[11]     ; LEDR[11]    ; 4.774 ;       ;       ; 5.740 ;
; SW[12]     ; LEDR[12]    ; 4.704 ;       ;       ; 5.652 ;
; SW[13]     ; LEDR[13]    ; 5.142 ;       ;       ; 6.169 ;
; SW[14]     ; LEDR[14]    ; 5.014 ;       ;       ; 6.019 ;
; SW[15]     ; HEX0[0]     ; 6.396 ; 6.633 ; 7.276 ; 7.513 ;
; SW[15]     ; HEX0[1]     ; 7.125 ; 7.390 ; 8.005 ; 8.270 ;
; SW[15]     ; HEX0[2]     ; 7.078 ; 7.456 ; 7.978 ; 8.336 ;
; SW[15]     ; HEX0[3]     ; 5.897 ; 6.034 ; 6.777 ; 6.914 ;
; SW[15]     ; HEX0[4]     ; 5.942 ; 6.017 ; 6.822 ; 6.917 ;
; SW[15]     ; HEX0[5]     ; 7.520 ; 7.456 ; 8.400 ; 8.336 ;
; SW[15]     ; HEX0[6]     ; 7.501 ; 7.197 ; 8.381 ; 8.077 ;
; SW[15]     ; HEX1[0]     ; 6.369 ; 6.433 ; 7.228 ; 7.292 ;
; SW[15]     ; HEX1[1]     ; 6.240 ; 6.257 ; 7.099 ; 7.116 ;
; SW[15]     ; HEX1[2]     ; 6.325 ; 6.175 ; 7.184 ; 7.122 ;
; SW[15]     ; HEX1[3]     ; 6.259 ; 6.279 ; 7.118 ; 7.138 ;
; SW[15]     ; HEX1[4]     ; 6.134 ; 6.326 ; 7.081 ; 7.185 ;
; SW[15]     ; HEX1[5]     ; 7.615 ; 7.591 ; 8.562 ; 8.450 ;
; SW[15]     ; HEX1[6]     ; 7.453 ; 7.408 ; 8.400 ; 8.267 ;
; SW[15]     ; HEX2[0]     ; 6.347 ; 6.340 ; 7.224 ; 7.217 ;
; SW[15]     ; HEX2[1]     ; 6.472 ; 6.473 ; 7.349 ; 7.350 ;
; SW[15]     ; HEX2[2]     ; 6.339 ; 6.147 ; 7.216 ; 7.031 ;
; SW[15]     ; HEX2[3]     ; 6.333 ; 6.322 ; 7.210 ; 7.199 ;
; SW[15]     ; HEX2[4]     ; 6.178 ; 6.331 ; 7.062 ; 7.208 ;
; SW[15]     ; HEX2[5]     ; 6.156 ; 6.304 ; 7.040 ; 7.181 ;
; SW[15]     ; HEX2[6]     ; 6.147 ; 6.181 ; 7.024 ; 7.058 ;
; SW[15]     ; HEX3[0]     ; 6.166 ; 6.030 ; 7.074 ; 6.926 ;
; SW[15]     ; HEX3[1]     ; 6.269 ; 6.311 ; 7.177 ; 7.219 ;
; SW[15]     ; HEX3[2]     ; 7.861 ; 7.810 ; 8.757 ; 8.718 ;
; SW[15]     ; HEX3[3]     ; 6.207 ; 6.231 ; 7.115 ; 7.139 ;
; SW[15]     ; HEX3[4]     ; 6.156 ; 6.062 ; 7.064 ; 6.958 ;
; SW[15]     ; HEX3[5]     ; 5.946 ; 6.090 ; 6.842 ; 6.998 ;
; SW[15]     ; HEX3[6]     ; 6.131 ; 6.152 ; 7.039 ; 7.060 ;
; SW[15]     ; LEDR[15]    ; 5.661 ;       ;       ; 6.681 ;
; SW[16]     ; LEDR[16]    ; 4.715 ;       ;       ; 5.674 ;
; SW[17]     ; LEDR[17]    ; 4.690 ;       ;       ; 5.638 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 4.380 ;       ;       ; 5.274 ;
; SW[1]      ; LEDR[1]     ; 4.385 ;       ;       ; 5.289 ;
; SW[2]      ; LEDR[2]     ; 4.408 ;       ;       ; 5.299 ;
; SW[3]      ; LEDR[3]     ; 4.219 ;       ;       ; 5.079 ;
; SW[4]      ; LEDR[4]     ; 4.270 ;       ;       ; 5.139 ;
; SW[5]      ; LEDR[5]     ; 4.458 ;       ;       ; 5.368 ;
; SW[6]      ; LEDR[6]     ; 4.646 ;       ;       ; 5.584 ;
; SW[7]      ; LEDR[7]     ; 4.337 ;       ;       ; 5.241 ;
; SW[8]      ; LEDR[8]     ; 4.434 ;       ;       ; 5.357 ;
; SW[9]      ; LEDR[9]     ; 5.126 ;       ;       ; 6.058 ;
; SW[10]     ; LEDR[10]    ; 4.693 ;       ;       ; 5.657 ;
; SW[11]     ; LEDR[11]    ; 4.605 ;       ;       ; 5.555 ;
; SW[12]     ; LEDR[12]    ; 4.538 ;       ;       ; 5.471 ;
; SW[13]     ; LEDR[13]    ; 4.958 ;       ;       ; 5.967 ;
; SW[14]     ; LEDR[14]    ; 4.834 ;       ;       ; 5.823 ;
; SW[15]     ; HEX0[0]     ; 5.969 ; 6.210 ; 6.845 ; 7.094 ;
; SW[15]     ; HEX0[1]     ; 6.721 ; 6.970 ; 7.594 ; 7.848 ;
; SW[15]     ; HEX0[2]     ; 6.668 ; 6.980 ; 7.541 ; 7.900 ;
; SW[15]     ; HEX0[3]     ; 5.490 ; 5.604 ; 6.388 ; 6.495 ;
; SW[15]     ; HEX0[4]     ; 5.533 ; 5.666 ; 6.455 ; 6.539 ;
; SW[15]     ; HEX0[5]     ; 7.107 ; 7.038 ; 7.986 ; 7.911 ;
; SW[15]     ; HEX0[6]     ; 7.024 ; 6.756 ; 7.917 ; 7.629 ;
; SW[15]     ; HEX1[0]     ; 5.535 ; 5.520 ; 6.408 ; 6.396 ;
; SW[15]     ; HEX1[1]     ; 5.355 ; 5.354 ; 6.231 ; 6.230 ;
; SW[15]     ; HEX1[2]     ; 5.437 ; 5.498 ; 6.313 ; 6.371 ;
; SW[15]     ; HEX1[3]     ; 5.376 ; 5.379 ; 6.252 ; 6.255 ;
; SW[15]     ; HEX1[4]     ; 5.465 ; 5.422 ; 6.338 ; 6.298 ;
; SW[15]     ; HEX1[5]     ; 6.884 ; 6.742 ; 7.760 ; 7.615 ;
; SW[15]     ; HEX1[6]     ; 6.725 ; 6.507 ; 7.601 ; 7.383 ;
; SW[15]     ; HEX2[0]     ; 4.355 ; 4.332 ; 5.151 ; 5.128 ;
; SW[15]     ; HEX2[1]     ; 4.477 ; 4.462 ; 5.273 ; 5.258 ;
; SW[15]     ; HEX2[2]     ; 4.348 ; 4.321 ; 5.144 ; 5.117 ;
; SW[15]     ; HEX2[3]     ; 4.341 ; 4.315 ; 5.137 ; 5.111 ;
; SW[15]     ; HEX2[4]     ; 4.377 ; 4.326 ; 5.166 ; 5.122 ;
; SW[15]     ; HEX2[5]     ; 4.327 ; 4.298 ; 5.123 ; 5.094 ;
; SW[15]     ; HEX2[6]     ; 4.148 ; 4.197 ; 4.944 ; 4.993 ;
; SW[15]     ; HEX3[0]     ; 4.587 ; 4.567 ; 5.385 ; 5.365 ;
; SW[15]     ; HEX3[1]     ; 4.680 ; 4.764 ; 5.478 ; 5.555 ;
; SW[15]     ; HEX3[2]     ; 6.402 ; 6.207 ; 7.193 ; 7.005 ;
; SW[15]     ; HEX3[3]     ; 4.620 ; 4.644 ; 5.418 ; 5.442 ;
; SW[15]     ; HEX3[4]     ; 4.569 ; 4.631 ; 5.367 ; 5.422 ;
; SW[15]     ; HEX3[5]     ; 4.505 ; 4.506 ; 5.296 ; 5.304 ;
; SW[15]     ; HEX3[6]     ; 4.546 ; 4.567 ; 5.344 ; 5.365 ;
; SW[15]     ; LEDR[15]    ; 5.492 ;       ;       ; 6.498 ;
; SW[16]     ; LEDR[16]    ; 4.547 ;       ;       ; 5.492 ;
; SW[17]     ; LEDR[17]    ; 4.523 ;       ;       ; 5.457 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.152 ; 2.087 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.580 ; 2.487 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.274 ; 2.181 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.476 ; 2.383 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.293 ; 2.200 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.476 ; 2.383 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.483 ; 2.390 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.483 ; 2.390 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.833 ; 2.740 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.274 ; 2.181 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.274 ; 2.181 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.463 ; 2.370 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.253 ; 2.160 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.463 ; 2.370 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.246 ; 2.153 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.152 ; 2.087 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.274 ; 2.181 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.037 ; 2.944 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.238 ; 3.145 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.028 ; 2.935 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.205 ; 3.112 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.205 ; 3.112 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.424 ; 3.331 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.037 ; 2.944 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.219 ; 3.126 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.274 ; 2.181 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.859 ; 2.766 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.859 ; 2.766 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.859 ; 2.766 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.833 ; 2.740 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.669 ; 2.576 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.833 ; 2.740 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.637 ; 2.544 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.841 ; 1.776 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.255 ; 2.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 1.962 ; 1.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.156 ; 2.063 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 1.980 ; 1.887 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.156 ; 2.063 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.163 ; 2.070 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.163 ; 2.070 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.498 ; 2.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 1.962 ; 1.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 1.962 ; 1.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.143 ; 2.050 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 1.941 ; 1.848 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.143 ; 2.050 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 1.935 ; 1.842 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 1.841 ; 1.776 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 1.962 ; 1.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.694 ; 2.601 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.888 ; 2.795 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.685 ; 2.592 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.856 ; 2.763 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.856 ; 2.763 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.066 ; 2.973 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.694 ; 2.601 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.869 ; 2.776 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 1.962 ; 1.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.524 ; 2.431 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.524 ; 2.431 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.524 ; 2.431 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.498 ; 2.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.341 ; 2.248 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.498 ; 2.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.310 ; 2.217 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.162     ; 2.227     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.602     ; 2.695     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.255     ; 2.348     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.490     ; 2.583     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.278     ; 2.371     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.490     ; 2.583     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.496     ; 2.589     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.496     ; 2.589     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.916     ; 3.009     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.269     ; 2.362     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.269     ; 2.362     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.485     ; 2.578     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.228     ; 2.321     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.485     ; 2.578     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.233     ; 2.326     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.162     ; 2.227     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.269     ; 2.362     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.126     ; 3.219     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.350     ; 3.443     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.120     ; 3.213     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.325     ; 3.418     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.325     ; 3.418     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.562     ; 3.655     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.126     ; 3.219     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.341     ; 3.434     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.269     ; 2.362     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.947     ; 3.040     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.947     ; 3.040     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.947     ; 3.040     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.916     ; 3.009     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.709     ; 2.802     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.916     ; 3.009     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.685     ; 2.778     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.848     ; 1.913     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.273     ; 2.366     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 1.940     ; 2.033     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.165     ; 2.258     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 1.962     ; 2.055     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.165     ; 2.258     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.171     ; 2.264     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.171     ; 2.264     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.574     ; 2.667     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 1.953     ; 2.046     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 1.953     ; 2.046     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.161     ; 2.254     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 1.913     ; 2.006     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.161     ; 2.254     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 1.918     ; 2.011     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 1.848     ; 1.913     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 1.953     ; 2.046     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.776     ; 2.869     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.991     ; 3.084     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.770     ; 2.863     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.967     ; 3.060     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.967     ; 3.060     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.195     ; 3.288     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.776     ; 2.869     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.982     ; 3.075     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 1.953     ; 2.046     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.604     ; 2.697     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.604     ; 2.697     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.604     ; 2.697     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.574     ; 2.667     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.376     ; 2.469     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.574     ; 2.667     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.353     ; 2.446     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 55
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.446 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+-------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                           ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -100.946   ; 0.132 ; 2.938    ; 0.495   ; 4.681               ;
;  CLOCK2_50                                      ; 14.720     ; 0.181 ; 13.110   ; 0.567   ; 9.270               ;
;  CLOCK3_50                                      ; N/A        ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; N/A        ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  comb_244|altpll_0|sd1|pll7|clk[0]              ; 17.460     ; 0.182 ; 37.438   ; 0.495   ; 19.707              ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 2.030      ; 0.132 ; 2.938    ; 2.776   ; 4.681               ;
;  u6|altpll_component|auto_generated|pll1|clk[3] ; -100.946   ; 0.139 ; 12.955   ; 2.793   ; 19.688              ;
; Design-wide TNS                                 ; -63889.484 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; 0.000      ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  comb_244|altpll_0|sd1|pll7|clk[0]              ; 0.000      ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000      ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[3] ; -63889.484 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.523  ; 5.093  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.523  ; 5.093  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.676  ; 4.174  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.676  ; 4.174  ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; 7.214  ; 7.830  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
;  KEY[3]      ; CLOCK_50   ; 7.214  ; 7.830  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.197  ; 5.588  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.902  ; 5.328  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.825  ; 4.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.409  ; 4.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.434  ; 4.834  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.435  ; 4.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.415  ; 4.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.425  ; 4.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.831  ; 4.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.825  ; 4.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.858  ; 4.277  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.765  ; 5.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.830  ; 5.204  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.439  ; 4.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.197  ; 5.588  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.479  ; 4.874  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.965  ; 5.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.637  ; 5.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.794  ; 4.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.039  ; 5.469  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.893  ; 5.305  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.999  ; 5.410  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.716  ; 5.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.381  ; 4.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.796  ; 4.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.770  ; 4.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.271  ; 4.656  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.280  ; 4.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.804  ; 4.223  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.331  ; 4.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.088  ; 4.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 8.193  ; 8.861  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 8.193  ; 8.861  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 15.153 ; 15.736 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[0]       ; CLOCK2_50  ; 9.853  ; 10.610 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[1]       ; CLOCK2_50  ; 12.378 ; 12.926 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50  ; 12.440 ; 13.191 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 11.992 ; 12.691 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 9.812  ; 10.557 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[5]       ; CLOCK2_50  ; 11.491 ; 12.342 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[6]       ; CLOCK2_50  ; 9.951  ; 10.656 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[7]       ; CLOCK2_50  ; 11.808 ; 12.552 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[8]       ; CLOCK2_50  ; 11.751 ; 12.529 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[9]       ; CLOCK2_50  ; 9.502  ; 10.213 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[10]      ; CLOCK2_50  ; 12.533 ; 13.066 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[11]      ; CLOCK2_50  ; 12.146 ; 12.809 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[12]      ; CLOCK2_50  ; 11.478 ; 12.095 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[13]      ; CLOCK2_50  ; 12.362 ; 13.032 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[14]      ; CLOCK2_50  ; 12.294 ; 12.781 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; 15.153 ; 15.736 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.145 ; -2.006 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.145 ; -2.006 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.803 ; -1.606 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.803 ; -1.606 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; -2.856 ; -3.769 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
;  KEY[3]      ; CLOCK_50   ; -2.856 ; -3.769 ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.576 ; -2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -2.118 ; -2.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -1.632 ; -2.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -1.887 ; -2.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -1.916 ; -2.660 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -1.896 ; -2.640 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.909 ; -2.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.918 ; -2.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.623 ; -2.333 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -1.631 ; -2.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -1.648 ; -2.359 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.080 ; -2.841 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.088 ; -2.835 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.915 ; -2.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.292 ; -3.061 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -1.941 ; -2.685 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -2.156 ; -2.925 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -1.985 ; -2.749 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.604 ; -2.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.204 ; -2.979 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.118 ; -2.879 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.160 ; -2.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.030 ; -2.794 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.869 ; -2.609 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -1.602 ; -2.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.576 ; -2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.815 ; -2.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.814 ; -2.537 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.595 ; -2.305 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.840 ; -2.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.730 ; -2.450 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -3.384 ; -4.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -3.384 ; -4.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -3.188 ; -4.160 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[0]       ; CLOCK2_50  ; -3.237 ; -4.237 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[1]       ; CLOCK2_50  ; -3.927 ; -4.994 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50  ; -3.856 ; -4.937 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -3.705 ; -4.761 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -3.829 ; -4.934 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[5]       ; CLOCK2_50  ; -3.557 ; -4.624 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[6]       ; CLOCK2_50  ; -3.521 ; -4.598 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[7]       ; CLOCK2_50  ; -3.710 ; -4.797 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[8]       ; CLOCK2_50  ; -3.876 ; -4.981 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[9]       ; CLOCK2_50  ; -3.671 ; -4.728 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[10]      ; CLOCK2_50  ; -4.219 ; -5.369 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[11]      ; CLOCK2_50  ; -4.076 ; -5.214 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[12]      ; CLOCK2_50  ; -3.528 ; -4.582 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[13]      ; CLOCK2_50  ; -3.188 ; -4.160 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[14]      ; CLOCK2_50  ; -3.226 ; -4.198 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; -3.395 ; -4.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 10.196 ; 10.267 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.975  ; 7.801  ; Rise       ; CLOCK2_50                                      ;
; UART_TXD       ; CLOCK_50   ; 9.772  ; 9.965  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.246  ; 5.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.764  ; 4.672  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.631  ; 4.536  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.649  ; 4.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.161  ; 5.076  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.862  ; 4.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.913  ; 4.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.696  ; 4.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.745  ; 4.686  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.958  ; 4.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.788  ; 4.696  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.460  ; 4.378  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.246  ; 5.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.866  ; 4.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.187  ; 4.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.866  ; 4.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.599  ; 4.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.723  ; 4.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.873  ; 4.777  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 7.817  ; 7.717  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.817  ; 7.717  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.387  ; 6.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.134  ; 6.025  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.653  ; 6.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.306  ; 6.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.802  ; 6.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.497  ; 6.335  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.642  ; 6.506  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.750  ; 6.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.430  ; 7.274  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.446  ; 6.291  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.375  ; 7.154  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.338  ; 6.150  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.742  ; 6.607  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.780  ; 6.627  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.723  ; 6.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.252  ; 7.077  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.403  ; 7.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.214  ; 7.022  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.710  ; 6.605  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.055  ; 6.882  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.208  ; 7.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.178  ; 6.930  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.532  ; 7.354  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.186  ; 6.997  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.873  ; 6.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.795  ; 6.676  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.889  ; 6.703  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.307  ; 6.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.702  ; 6.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.733  ; 6.596  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.155  ; 6.051  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.183  ; 5.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.593  ; 4.505  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.599  ; 4.512  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.183  ; 5.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.136  ; 5.027  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.265  ; 4.174  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.601  ; 4.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.179 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.335 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50  ; 11.605 ; 11.736 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50  ; 10.088 ; 10.098 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50  ; 11.101 ; 11.209 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50  ; 11.569 ; 11.493 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50  ; 9.016  ; 8.952  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50  ; 9.073  ; 9.022  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50  ; 11.259 ; 10.950 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50  ; 11.605 ; 11.736 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50  ; 11.588 ; 11.101 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50  ; 9.718  ; 9.587  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[1]       ; CLOCK2_50  ; 9.365  ; 9.264  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[2]       ; CLOCK2_50  ; 9.607  ; 9.384  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50  ; 9.448  ; 9.326  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50  ; 9.457  ; 9.394  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50  ; 11.588 ; 11.101 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[6]       ; CLOCK2_50  ; 11.261 ; 10.766 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50  ; 14.084 ; 13.965 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50  ; 13.815 ; 13.723 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50  ; 14.084 ; 13.965 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50  ; 13.808 ; 13.651 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50  ; 13.804 ; 13.708 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50  ; 13.793 ; 13.720 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50  ; 13.745 ; 13.672 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50  ; 13.385 ; 13.474 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50  ; 14.252 ; 13.750 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50  ; 11.650 ; 11.472 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[1]       ; CLOCK2_50  ; 11.846 ; 11.762 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[2]       ; CLOCK2_50  ; 14.252 ; 13.750 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50  ; 11.705 ; 11.601 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50  ; 11.496 ; 11.440 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50  ; 11.332 ; 11.192 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[6]       ; CLOCK2_50  ; 11.515 ; 11.422 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX6[*]        ; CLOCK2_50  ; 11.546 ; 11.150 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[0]       ; CLOCK2_50  ; 11.081 ; 10.683 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[2]       ; CLOCK2_50  ; 10.324 ; 10.357 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[3]       ; CLOCK2_50  ; 11.081 ; 10.683 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[4]       ; CLOCK2_50  ; 8.448  ; 8.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[5]       ; CLOCK2_50  ; 11.546 ; 11.150 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[6]       ; CLOCK2_50  ; 9.944  ; 9.849  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.971  ; 5.904  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.855  ; 5.904  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.748  ; 5.762  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.971  ; 5.873  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.079  ; 5.076  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.891  ; 5.860  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.825  ; 5.771  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.388  ; 5.312  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.472  ; 5.377  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 6.182  ; 6.145  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.688  ; 6.596  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.688  ; 6.596  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 6.218  ; 6.105  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.720  ; 5.653  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 6.091  ; 5.967  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.988  ; 5.892  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.333  ; 4.274  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.389  ; 5.319  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.717  ; 5.611  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 5.479  ; 5.434  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 7.137  ; 7.167  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.240  ; 5.184  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.992  ; 4.958  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.118  ; 6.088  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.635  ; 6.655  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.241  ; 5.224  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 7.137  ; 7.167  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.653  ; 6.525  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.596  ; 5.576  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 6.984  ; 7.093  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.150  ; 5.404  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.102  ; 4.079  ; Rise       ; CLOCK2_50                                      ;
; UART_TXD       ; CLOCK_50   ; 5.249  ; 5.177  ; Rise       ; comb_244|altpll_0|sd1|pll7|clk[0]              ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.946  ; 1.983  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.065  ; 2.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.032  ; 2.048  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.001  ; 2.051  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.284  ; 2.346  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.128  ; 2.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.156  ; 2.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.048  ; 2.106  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.083  ; 2.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.197  ; 2.232  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.085  ; 2.119  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.946  ; 1.983  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.323  ; 2.390  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.798  ; 1.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 1.798  ; 1.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.111  ; 2.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.010  ; 2.026  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.090  ; 2.134  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.151  ; 2.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.354  ; 2.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 2.973  ; 3.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.722  ; 2.754  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.509  ; 2.481  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.354  ; 2.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.574  ; 2.552  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.680  ; 2.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.797  ; 2.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.779  ; 2.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.605  ; 2.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.799  ; 2.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.737  ; 2.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.948  ; 2.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.718  ; 2.717  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.555  ; 2.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.569  ; 2.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.862  ; 2.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.206  ; 3.261  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.142  ; 3.189  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.032  ; 3.134  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 2.882  ; 2.907  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 2.910  ; 3.006  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.061  ; 3.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.094  ; 3.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.291  ; 3.366  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.554  ; 2.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 2.973  ; 3.036  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 2.849  ; 2.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 2.984  ; 3.045  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.502  ; 2.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.818  ; 2.860  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 2.859  ; 2.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.558  ; 2.530  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.016  ; 2.041  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.021  ; 2.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.016  ; 2.041  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.333  ; 2.401  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.293  ; 2.370  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 1.842  ; 1.840  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.013  ; 2.029  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.780 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.813 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50  ; 3.222  ; 3.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50  ; 3.701  ; 3.938  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50  ; 4.450  ; 4.730  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50  ; 4.396  ; 4.704  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50  ; 3.222  ; 3.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50  ; 3.265  ; 3.385  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50  ; 4.833  ; 4.753  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50  ; 4.744  ; 4.483  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50  ; 2.950  ; 3.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50  ; 3.097  ; 3.141  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[1]       ; CLOCK2_50  ; 2.950  ; 3.057  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[2]       ; CLOCK2_50  ; 3.149  ; 3.046  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50  ; 2.972  ; 3.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50  ; 3.028  ; 3.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50  ; 4.596  ; 4.291  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX1[6]       ; CLOCK2_50  ; 4.320  ; 4.127  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50  ; 3.444  ; 3.514  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50  ; 3.652  ; 3.643  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50  ; 3.764  ; 3.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50  ; 3.636  ; 3.656  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50  ; 3.630  ; 3.609  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50  ; 3.673  ; 3.618  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50  ; 3.624  ; 3.613  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50  ; 3.444  ; 3.514  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50  ; 3.938  ; 4.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50  ; 4.067  ; 4.051  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[1]       ; CLOCK2_50  ; 4.153  ; 4.186  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[2]       ; CLOCK2_50  ; 6.100  ; 5.672  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50  ; 4.073  ; 4.129  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50  ; 4.021  ; 4.303  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50  ; 3.938  ; 4.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX3[6]       ; CLOCK2_50  ; 3.999  ; 4.101  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; HEX6[*]        ; CLOCK2_50  ; 4.081  ; 4.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[0]       ; CLOCK2_50  ; 4.740  ; 5.125  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[2]       ; CLOCK2_50  ; 4.849  ; 4.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[3]       ; CLOCK2_50  ; 4.740  ; 5.125  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[4]       ; CLOCK2_50  ; 4.081  ; 4.492  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[5]       ; CLOCK2_50  ; 5.824  ; 5.910  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  HEX6[6]       ; CLOCK2_50  ; 5.203  ; 4.715  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.315  ; 2.405  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.702  ; 2.862  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.628  ; 2.767  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.722  ; 2.853  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.315  ; 2.405  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.703  ; 2.837  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.649  ; 2.769  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.411  ; 2.501  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.482  ; 2.571  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.816  ; 2.974  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 1.946  ; 1.972  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.053  ; 3.225  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.846  ; 2.978  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.579  ; 2.690  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.771  ; 2.896  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.711  ; 2.833  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 1.946  ; 1.972  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.415  ; 2.504  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.579  ; 2.687  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 2.486  ; 2.594  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.254  ; 2.335  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.361  ; 2.449  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.254  ; 2.335  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.804  ; 2.969  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.024  ; 3.237  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.355  ; 2.450  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.304  ; 3.551  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.021  ; 3.191  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.529  ; 2.650  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 3.286  ; 3.536  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 8.640  ;        ;        ; 9.181  ;
; SW[1]      ; LEDR[1]     ; 8.760  ;        ;        ; 9.290  ;
; SW[2]      ; LEDR[2]     ; 8.855  ;        ;        ; 9.324  ;
; SW[3]      ; LEDR[3]     ; 8.484  ;        ;        ; 8.911  ;
; SW[4]      ; LEDR[4]     ; 8.568  ;        ;        ; 9.015  ;
; SW[5]      ; LEDR[5]     ; 8.950  ;        ;        ; 9.439  ;
; SW[6]      ; LEDR[6]     ; 9.301  ;        ;        ; 9.827  ;
; SW[7]      ; LEDR[7]     ; 8.602  ;        ;        ; 9.166  ;
; SW[8]      ; LEDR[8]     ; 8.851  ;        ;        ; 9.427  ;
; SW[9]      ; LEDR[9]     ; 9.737  ;        ;        ; 10.356 ;
; SW[10]     ; LEDR[10]    ; 9.387  ;        ;        ; 9.953  ;
; SW[11]     ; LEDR[11]    ; 9.199  ;        ;        ; 9.771  ;
; SW[12]     ; LEDR[12]    ; 9.081  ;        ;        ; 9.619  ;
; SW[13]     ; LEDR[13]    ; 9.911  ;        ;        ; 10.519 ;
; SW[14]     ; LEDR[14]    ; 9.635  ;        ;        ; 10.262 ;
; SW[15]     ; HEX0[0]     ; 12.658 ; 12.611 ; 13.154 ; 13.107 ;
; SW[15]     ; HEX0[1]     ; 13.651 ; 13.741 ; 14.147 ; 14.237 ;
; SW[15]     ; HEX0[2]     ; 14.060 ; 14.060 ; 14.608 ; 14.556 ;
; SW[15]     ; HEX0[3]     ; 11.584 ; 11.533 ; 12.080 ; 12.029 ;
; SW[15]     ; HEX0[4]     ; 11.644 ; 11.481 ; 12.140 ; 12.029 ;
; SW[15]     ; HEX0[5]     ; 13.831 ; 13.520 ; 14.327 ; 14.016 ;
; SW[15]     ; HEX0[6]     ; 14.176 ; 14.273 ; 14.672 ; 14.779 ;
; SW[15]     ; HEX1[0]     ; 12.381 ; 12.257 ; 12.949 ; 12.786 ;
; SW[15]     ; HEX1[1]     ; 12.080 ; 11.958 ; 12.648 ; 12.489 ;
; SW[15]     ; HEX1[2]     ; 12.302 ; 12.079 ; 12.726 ; 12.678 ;
; SW[15]     ; HEX1[3]     ; 12.108 ; 11.994 ; 12.676 ; 12.522 ;
; SW[15]     ; HEX1[4]     ; 12.122 ; 12.063 ; 12.721 ; 12.487 ;
; SW[15]     ; HEX1[5]     ; 14.216 ; 13.804 ; 14.815 ; 14.228 ;
; SW[15]     ; HEX1[6]     ; 13.875 ; 13.467 ; 14.474 ; 13.891 ;
; SW[15]     ; HEX2[0]     ; 12.259 ; 12.127 ; 12.794 ; 12.662 ;
; SW[15]     ; HEX2[1]     ; 12.528 ; 12.372 ; 13.063 ; 12.907 ;
; SW[15]     ; HEX2[2]     ; 12.066 ; 12.117 ; 12.592 ; 12.652 ;
; SW[15]     ; HEX2[3]     ; 12.247 ; 12.114 ; 12.782 ; 12.649 ;
; SW[15]     ; HEX2[4]     ; 12.259 ; 11.978 ; 12.794 ; 12.504 ;
; SW[15]     ; HEX2[5]     ; 12.211 ; 11.930 ; 12.746 ; 12.456 ;
; SW[15]     ; HEX2[6]     ; 11.789 ; 11.916 ; 12.324 ; 12.451 ;
; SW[15]     ; HEX3[0]     ; 11.882 ; 11.713 ; 12.446 ; 12.249 ;
; SW[15]     ; HEX3[1]     ; 12.161 ; 12.004 ; 12.697 ; 12.540 ;
; SW[15]     ; HEX3[2]     ; 14.538 ; 14.021 ; 15.074 ; 14.585 ;
; SW[15]     ; HEX3[3]     ; 11.982 ; 11.842 ; 12.518 ; 12.378 ;
; SW[15]     ; HEX3[4]     ; 11.767 ; 11.686 ; 12.331 ; 12.222 ;
; SW[15]     ; HEX3[5]     ; 11.614 ; 11.463 ; 12.150 ; 12.027 ;
; SW[15]     ; HEX3[6]     ; 11.794 ; 11.665 ; 12.330 ; 12.201 ;
; SW[15]     ; LEDR[15]    ; 10.507 ;        ;        ; 11.184 ;
; SW[16]     ; LEDR[16]    ; 9.119  ;        ;        ; 9.688  ;
; SW[17]     ; LEDR[17]    ; 9.079  ;        ;        ; 9.643  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 4.380 ;       ;       ; 5.274 ;
; SW[1]      ; LEDR[1]     ; 4.385 ;       ;       ; 5.289 ;
; SW[2]      ; LEDR[2]     ; 4.408 ;       ;       ; 5.299 ;
; SW[3]      ; LEDR[3]     ; 4.219 ;       ;       ; 5.079 ;
; SW[4]      ; LEDR[4]     ; 4.270 ;       ;       ; 5.139 ;
; SW[5]      ; LEDR[5]     ; 4.458 ;       ;       ; 5.368 ;
; SW[6]      ; LEDR[6]     ; 4.646 ;       ;       ; 5.584 ;
; SW[7]      ; LEDR[7]     ; 4.337 ;       ;       ; 5.241 ;
; SW[8]      ; LEDR[8]     ; 4.434 ;       ;       ; 5.357 ;
; SW[9]      ; LEDR[9]     ; 5.126 ;       ;       ; 6.058 ;
; SW[10]     ; LEDR[10]    ; 4.693 ;       ;       ; 5.657 ;
; SW[11]     ; LEDR[11]    ; 4.605 ;       ;       ; 5.555 ;
; SW[12]     ; LEDR[12]    ; 4.538 ;       ;       ; 5.471 ;
; SW[13]     ; LEDR[13]    ; 4.958 ;       ;       ; 5.967 ;
; SW[14]     ; LEDR[14]    ; 4.834 ;       ;       ; 5.823 ;
; SW[15]     ; HEX0[0]     ; 5.969 ; 6.210 ; 6.845 ; 7.094 ;
; SW[15]     ; HEX0[1]     ; 6.721 ; 6.970 ; 7.594 ; 7.848 ;
; SW[15]     ; HEX0[2]     ; 6.668 ; 6.980 ; 7.541 ; 7.900 ;
; SW[15]     ; HEX0[3]     ; 5.490 ; 5.604 ; 6.388 ; 6.495 ;
; SW[15]     ; HEX0[4]     ; 5.533 ; 5.666 ; 6.455 ; 6.539 ;
; SW[15]     ; HEX0[5]     ; 7.107 ; 7.038 ; 7.986 ; 7.911 ;
; SW[15]     ; HEX0[6]     ; 7.024 ; 6.756 ; 7.917 ; 7.629 ;
; SW[15]     ; HEX1[0]     ; 5.535 ; 5.520 ; 6.408 ; 6.396 ;
; SW[15]     ; HEX1[1]     ; 5.355 ; 5.354 ; 6.231 ; 6.230 ;
; SW[15]     ; HEX1[2]     ; 5.437 ; 5.498 ; 6.313 ; 6.371 ;
; SW[15]     ; HEX1[3]     ; 5.376 ; 5.379 ; 6.252 ; 6.255 ;
; SW[15]     ; HEX1[4]     ; 5.465 ; 5.422 ; 6.338 ; 6.298 ;
; SW[15]     ; HEX1[5]     ; 6.884 ; 6.742 ; 7.760 ; 7.615 ;
; SW[15]     ; HEX1[6]     ; 6.725 ; 6.507 ; 7.601 ; 7.383 ;
; SW[15]     ; HEX2[0]     ; 4.355 ; 4.332 ; 5.151 ; 5.128 ;
; SW[15]     ; HEX2[1]     ; 4.477 ; 4.462 ; 5.273 ; 5.258 ;
; SW[15]     ; HEX2[2]     ; 4.348 ; 4.321 ; 5.144 ; 5.117 ;
; SW[15]     ; HEX2[3]     ; 4.341 ; 4.315 ; 5.137 ; 5.111 ;
; SW[15]     ; HEX2[4]     ; 4.377 ; 4.326 ; 5.166 ; 5.122 ;
; SW[15]     ; HEX2[5]     ; 4.327 ; 4.298 ; 5.123 ; 5.094 ;
; SW[15]     ; HEX2[6]     ; 4.148 ; 4.197 ; 4.944 ; 4.993 ;
; SW[15]     ; HEX3[0]     ; 4.587 ; 4.567 ; 5.385 ; 5.365 ;
; SW[15]     ; HEX3[1]     ; 4.680 ; 4.764 ; 5.478 ; 5.555 ;
; SW[15]     ; HEX3[2]     ; 6.402 ; 6.207 ; 7.193 ; 7.005 ;
; SW[15]     ; HEX3[3]     ; 4.620 ; 4.644 ; 5.418 ; 5.442 ;
; SW[15]     ; HEX3[4]     ; 4.569 ; 4.631 ; 5.367 ; 5.422 ;
; SW[15]     ; HEX3[5]     ; 4.505 ; 4.506 ; 5.296 ; 5.304 ;
; SW[15]     ; HEX3[6]     ; 4.546 ; 4.567 ; 5.344 ; 5.365 ;
; SW[15]     ; LEDR[15]    ; 5.492 ;       ;       ; 6.498 ;
; SW[16]     ; LEDR[16]    ; 4.547 ;       ;       ; 5.492 ;
; SW[17]     ; LEDR[17]    ; 4.523 ;       ;       ; 5.457 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+------------------------------------------------+------------------------------------------------+----------+----------+--------------+--------------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths     ; FF Paths     ;
+------------------------------------------------+------------------------------------------------+----------+----------+--------------+--------------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3356     ; 0        ; 0            ; 0            ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0]              ; 1129     ; 0        ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; 0        ; 8        ; 0            ; 0            ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 26       ; 0        ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 22683    ; 0        ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0            ; 0            ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 17           ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 18       ; 0        ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 1648     ; 78       ; > 2147483647 ; > 2147483647 ;
+------------------------------------------------+------------------------------------------------+----------+----------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+------------------------------------------------+------------------------------------------------+----------+----------+--------------+--------------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths     ; FF Paths     ;
+------------------------------------------------+------------------------------------------------+----------+----------+--------------+--------------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3356     ; 0        ; 0            ; 0            ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; comb_244|altpll_0|sd1|pll7|clk[0]              ; 1129     ; 0        ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; 0        ; 8        ; 0            ; 0            ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 26       ; 0        ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 22683    ; 0        ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0            ; 0            ;
; comb_244|altpll_0|sd1|pll7|clk[0]              ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 17           ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 18       ; 0        ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 1648     ; 78       ; > 2147483647 ; > 2147483647 ;
+------------------------------------------------+------------------------------------------------+----------+----------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                             ;
+-----------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                         ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; 99       ; 0        ; 0        ; 0        ;
; CLOCK2_50                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; 114      ; 0        ; 577      ; 0        ;
+-----------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                              ;
+-----------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                         ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; comb_244|altpll_0|sd1|pll7|clk[0] ; comb_244|altpll_0|sd1|pll7|clk[0]              ; 99       ; 0        ; 0        ; 0        ;
; CLOCK2_50                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; 114      ; 0        ; 577      ; 0        ;
+-----------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 66    ; 66   ;
; Unconstrained Input Port Paths  ; 1283  ; 1283 ;
; Unconstrained Output Ports      ; 156   ; 156  ;
; Unconstrained Output Port Paths ; 511   ; 511  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File rom_1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rom_1.qip
Warning (125092): Tcl Script File eyefuck.qip not found
    Info (125063): set_global_assignment -name QIP_FILE eyefuck.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri Jun 10 13:52:52 2022
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'rs232_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {comb_244|altpll_0|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {comb_244|altpll_0|sd1|pll7|clk[0]} {comb_244|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[3]} {u6|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: KEY[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register style_mode_r[0] is being clocked by KEY[2]
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -100.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -100.946          -63889.484 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.030               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.720               0.000 CLOCK2_50 
    Info (332119):    17.460               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.322               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.338               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.403               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 2.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.938               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.955               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    13.110               0.000 CLOCK2_50 
    Info (332119):    37.438               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.036
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.036               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.337               0.000 CLOCK2_50 
    Info (332119):     5.213               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.261               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.689               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.685               0.000 CLOCK2_50 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.698               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    19.707               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 55
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.849 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: KEY[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register style_mode_r[0] is being clocked by KEY[2]
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -87.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -87.247          -55009.348 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.825               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.227               0.000 CLOCK2_50 
    Info (332119):    17.663               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.320               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.347               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.354               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 3.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.719               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.622               0.000 CLOCK2_50 
    Info (332119):    13.752               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    37.636               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.941               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.178               0.000 CLOCK2_50 
    Info (332119):     4.572               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.620               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.681               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.691               0.000 CLOCK2_50 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.688               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    19.709               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 55
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.333 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: KEY[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register style_mode_r[0] is being clocked by KEY[2]
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -29.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -29.128          -17920.944 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.746               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.398               0.000 CLOCK2_50 
    Info (332119):    18.598               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.139               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.181               0.000 CLOCK2_50 
    Info (332119):     0.182               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 6.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.183               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.164               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    16.267               0.000 CLOCK2_50 
    Info (332119):    38.664               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.495               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.567               0.000 CLOCK2_50 
    Info (332119):     2.776               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.793               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.760               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.270               0.000 CLOCK2_50 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.757               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    19.779               0.000 comb_244|altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 55
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.446 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5210 megabytes
    Info: Processing ended: Fri Jun 10 13:53:12 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:21


