# MIPS_MultiCore_Processor

In this project, my partner and I implemented a working dual-core multicycle MIPS microprocessor, complete with seperate LRU caches 
for instruction and data memory, as well as a 2-way associative branch predictor.
