

================================================================
== Vivado HLS Report for 'peak_detection'
================================================================
* Date:           Wed Mar 26 15:57:07 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FIRIn2Features
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.969|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    ?|    ?|  6 ~ 446 |          -|          -|        ?|    no    |
        | + Loop 1.1  |    4|  443|         4|          -|          -| 1 ~ 110 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    152|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     25|    -|
|Register         |        -|      -|     133|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     265|    655|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |feature_extractorcud_U1  |feature_extractorcud  |        0|      0|  66|  239|    0|
    |feature_extractorcud_U2  |feature_extractorcud  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_buffer_U  |peak_detection_bubkb  |        2|  0|   0|    0|   512|   32|     1|        16384|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|    0|   512|   32|     1|        16384|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln42_fu_244_p2       |     +    |      0|  0|  10|          10|          10|
    |add_ln700_fu_184_p2      |     +    |      0|  0|  10|           1|          10|
    |add_ln891_fu_190_p2      |     +    |      0|  0|   9|           1|           9|
    |i_fu_441_p2              |     +    |      0|  0|   7|           7|           1|
    |ret_V_1_fu_258_p2        |     +    |      0|  0|  11|          10|          11|
    |ret_V_fu_253_p2          |     -    |      0|  0|  11|          11|          11|
    |sub_ln1372_1_fu_302_p2   |     -    |      0|  0|  11|           1|          11|
    |sub_ln1372_fu_288_p2     |     -    |      0|  0|   9|           1|           9|
    |and_ln43_1_fu_414_p2     |    and   |      0|  0|   1|           1|           1|
    |and_ln43_2_fu_424_p2     |    and   |      0|  0|   1|           1|           1|
    |and_ln43_3_fu_429_p2     |    and   |      0|  0|   1|           1|           1|
    |and_ln43_fu_409_p2       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state2          |    and   |      0|  0|   1|           1|           1|
    |ap_block_state3          |    and   |      0|  0|   1|           1|           1|
    |tmp_nbreadreq_fu_90_p3   |    and   |      0|  0|   1|           1|           0|
    |icmp_ln40_fu_238_p2      |   icmp   |      0|  0|   3|           7|           6|
    |icmp_ln43_1_fu_228_p2    |   icmp   |      0|  0|   9|          23|           1|
    |icmp_ln43_2_fu_363_p2    |   icmp   |      0|  0|   4|           8|           2|
    |icmp_ln43_3_fu_369_p2    |   icmp   |      0|  0|   9|          23|           1|
    |icmp_ln43_4_fu_393_p2    |   icmp   |      0|  0|   4|           8|           2|
    |icmp_ln43_5_fu_399_p2    |   icmp   |      0|  0|   9|          23|           1|
    |icmp_ln43_fu_325_p2      |   icmp   |      0|  0|   4|           8|           2|
    |ap_block_state1          |    or    |      0|  0|   1|           1|           1|
    |or_ln43_1_fu_405_p2      |    or    |      0|  0|   1|           1|           1|
    |or_ln43_2_fu_420_p2      |    or    |      0|  0|   1|           1|           1|
    |or_ln43_3_fu_435_p2      |    or    |      0|  0|   1|           1|           1|
    |or_ln43_fu_331_p2        |    or    |      0|  0|   1|           1|           1|
    |buf_wr_ptr_V_fu_204_p3   |  select  |      0|  0|   9|           1|           1|
    |select_ln1372_fu_308_p3  |  select  |      0|  0|  11|           1|          11|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 152|         156|         110|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          7|    1|          7|
    |ap_done                    |   3|          2|    1|          2|
    |buf_buffer_address0        |   3|          3|    9|         27|
    |i_0_reg_153                |   3|          2|    7|         14|
    |in_V_TDATA_blk_n           |   3|          2|    1|          2|
    |peak_loc_stream_V_V_blk_n  |   3|          2|    1|          2|
    |real_start                 |   3|          2|    1|          2|
    |t_V_reg_142                |   3|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  25|         22|   30|         74|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |bitcast_ln43_reg_472   |  32|   0|   32|          0|
    |buf_wr_ptr_V_reg_456   |   9|   0|    9|          0|
    |i_0_reg_153            |   7|   0|    7|          0|
    |icmp_ln40_reg_482      |   1|   0|    1|          0|
    |icmp_ln43_1_reg_477    |   1|   0|    1|          0|
    |icmp_ln43_2_reg_517    |   1|   0|    1|          0|
    |icmp_ln43_3_reg_522    |   1|   0|    1|          0|
    |icmp_ln43_4_reg_527    |   1|   0|    1|          0|
    |icmp_ln43_5_reg_532    |   1|   0|    1|          0|
    |or_ln43_reg_491        |   1|   0|    1|          0|
    |select_ln1372_reg_486  |  11|   0|   11|          0|
    |start_once_reg         |   1|   0|    1|          0|
    |t_V_reg_142            |   9|   0|    9|          0|
    |tmp_9_reg_450          |  32|   0|   32|          0|
    |tmp_V_1_reg_461        |   9|   0|   10|          1|
    |zext_ln215_reg_467     |   9|   0|   11|          2|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 133|   0|  136|          3|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    peak_detection   | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    peak_detection   | return value |
|start_out                   | out |    1| ap_ctrl_hs |    peak_detection   | return value |
|start_write                 | out |    1| ap_ctrl_hs |    peak_detection   | return value |
|in_V_TDATA                  |  in |   32|    axis    |         in_V        |    pointer   |
|in_V_TVALID                 |  in |    1|    axis    |         in_V        |    pointer   |
|in_V_TREADY                 | out |    1|    axis    |         in_V        |    pointer   |
|peak_loc_stream_V_V_din     | out |   10|   ap_fifo  | peak_loc_stream_V_V |    pointer   |
|peak_loc_stream_V_V_full_n  |  in |    1|   ap_fifo  | peak_loc_stream_V_V |    pointer   |
|peak_loc_stream_V_V_write   | out |    1|   ap_fifo  | peak_loc_stream_V_V |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %peak_loc_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str49, i32 0, i32 0, [1 x i8]* @p_str50, [1 x i8]* @p_str51, [1 x i8]* @p_str52, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str54)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %in_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.77ns)   --->   "%buf_buffer = alloca [512 x float], align 4" [FIRIn2Features/FIRIn2Features.cpp:28]   --->   Operation 9 'alloca' 'buf_buffer' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "br label %1" [FIRIn2Features/FIRIn2Features.cpp:31]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %0 ], [ %buf_wr_ptr_V, %.critedge ]"   --->   Operation 11 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.floatP(float* %in_V, i32 1)" [FIRIn2Features/FIRIn2Features.cpp:31]   --->   Operation 12 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %6" [FIRIn2Features/FIRIn2Features.cpp:31]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_9 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in_V)" [FIRIn2Features/FIRIn2Features.cpp:33]   --->   Operation 14 'read' 'tmp_9' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i9 %t_V to i64" [FIRIn2Features/FIRIn2Features.cpp:15->FIRIn2Features/FIRIn2Features.cpp:34]   --->   Operation 15 'zext' 'zext_ln544' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%buf_buffer_addr = getelementptr [512 x float]* %buf_buffer, i64 0, i64 %zext_ln544" [FIRIn2Features/FIRIn2Features.cpp:15->FIRIn2Features/FIRIn2Features.cpp:34]   --->   Operation 16 'getelementptr' 'buf_buffer_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.77ns)   --->   "store float %tmp_9, float* %buf_buffer_addr, align 4" [FIRIn2Features/FIRIn2Features.cpp:15->FIRIn2Features/FIRIn2Features.cpp:34]   --->   Operation 17 'store' <Predicate = (tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i9 %t_V to i10" [FIRIn2Features/FIRIn2Features.cpp:31]   --->   Operation 18 'zext' 'zext_ln112' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.36ns)   --->   "%add_ln700 = add i10 1, %zext_ln112" [FIRIn2Features/FIRIn2Features.cpp:16->FIRIn2Features/FIRIn2Features.cpp:34]   --->   Operation 19 'add' 'add_ln700' <Predicate = (tmp)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.36ns)   --->   "%add_ln891 = add i9 1, %t_V" [FIRIn2Features/FIRIn2Features.cpp:17->FIRIn2Features/FIRIn2Features.cpp:34]   --->   Operation 20 'add' 'add_ln891' <Predicate = (tmp)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %add_ln700, i32 9)" [FIRIn2Features/FIRIn2Features.cpp:17->FIRIn2Features/FIRIn2Features.cpp:34]   --->   Operation 21 'bitselect' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.72ns)   --->   "%buf_wr_ptr_V = select i1 %tmp_2, i9 0, i9 %add_ln891" [FIRIn2Features/FIRIn2Features.cpp:17->FIRIn2Features/FIRIn2Features.cpp:34]   --->   Operation 22 'select' 'buf_wr_ptr_V' <Predicate = (tmp)> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_V_1 = zext i9 %buf_wr_ptr_V to i10" [FIRIn2Features/FIRIn2Features.cpp:17->FIRIn2Features/FIRIn2Features.cpp:34]   --->   Operation 23 'zext' 'tmp_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i9 %buf_wr_ptr_V to i11" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 24 'zext' 'zext_ln215' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast float %tmp_9 to i32" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 25 'bitcast' 'bitcast_ln43' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43 to i23" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 26 'trunc' 'trunc_ln43' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.02ns)   --->   "%icmp_ln43_1 = icmp eq i23 %trunc_ln43, 0" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 27 'icmp' 'icmp_ln43_1' <Predicate = (tmp)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "br label %3" [FIRIn2Features/FIRIn2Features.cpp:40]   --->   Operation 28 'br' <Predicate = (tmp)> <Delay = 0.46>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [FIRIn2Features/FIRIn2Features.cpp:54]   --->   Operation 29 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 1, %2 ], [ %i, %5 ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %i_0 to i10" [FIRIn2Features/FIRIn2Features.cpp:40]   --->   Operation 31 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.06ns)   --->   "%icmp_ln40 = icmp ult i7 %i_0, -17" [FIRIn2Features/FIRIn2Features.cpp:40]   --->   Operation 32 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 110, i64 55)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %4, label %.loopexit" [FIRIn2Features/FIRIn2Features.cpp:40]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.36ns)   --->   "%add_ln42 = add i10 %tmp_V_1, %zext_ln40" [FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 35 'add' 'add_ln42' <Predicate = (icmp_ln40)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i10 %add_ln42 to i11" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 36 'zext' 'zext_ln215_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.41ns)   --->   "%ret_V = sub i11 %zext_ln215, %zext_ln215_1" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 37 'sub' 'ret_V' <Predicate = (icmp_ln40)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.48ns)   --->   "%ret_V_1 = add i11 512, %ret_V" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 38 'add' 'ret_V_1' <Predicate = (icmp_ln40)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V_1, i32 10)" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 39 'bitselect' 'tmp_6' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1372 = trunc i11 %ret_V_1 to i9" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 40 'trunc' 'trunc_ln1372' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_and_f = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 0, i9 %trunc_ln1372)" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 41 'bitconcatenate' 'p_and_f' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1372_1 = trunc i11 %ret_V to i9" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 42 'trunc' 'trunc_ln1372_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.36ns)   --->   "%sub_ln1372 = sub i9 0, %trunc_ln1372_1" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 43 'sub' 'sub_ln1372' <Predicate = (icmp_ln40)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_and_t = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 0, i9 %sub_ln1372)" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 44 'bitconcatenate' 'p_and_t' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.48ns)   --->   "%sub_ln1372_1 = sub i11 0, %p_and_t" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 45 'sub' 'sub_ln1372_1' <Predicate = (icmp_ln40)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "%select_ln1372 = select i1 %tmp_6, i11 %sub_ln1372_1, i11 %p_and_f" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 46 'select' 'select_ln1372' <Predicate = (icmp_ln40)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln43, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 47 'partselect' 'tmp_3' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.31ns)   --->   "%icmp_ln43 = icmp ne i8 %tmp_3, -1" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 48 'icmp' 'icmp_ln43' <Predicate = (icmp_ln40)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.80ns)   --->   "%or_ln43 = or i1 %icmp_ln43_1, %icmp_ln43" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 49 'or' 'or_ln43' <Predicate = (icmp_ln40)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %peak_loc_stream_V_V, i10 %tmp_V_1)" [FIRIn2Features/FIRIn2Features.cpp:51]   --->   Operation 50 'write' <Predicate = (!icmp_ln40)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %.critedge" [FIRIn2Features/FIRIn2Features.cpp:52]   --->   Operation 51 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i7 %i_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:41]   --->   Operation 52 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%buf_buffer_addr_1 = getelementptr [512 x float]* %buf_buffer, i64 0, i64 %zext_ln544_1" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:41]   --->   Operation 53 'getelementptr' 'buf_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.77ns)   --->   "%prev = load float* %buf_buffer_addr_1, align 4" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:41]   --->   Operation 54 'load' 'prev' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln544 = sext i11 %select_ln1372 to i64" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 55 'sext' 'sext_ln544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%buf_buffer_addr_2 = getelementptr [512 x float]* %buf_buffer, i64 0, i64 %sext_ln544" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 56 'getelementptr' 'buf_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (2.77ns)   --->   "%next = load float* %buf_buffer_addr_2, align 4" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 57 'load' 'next' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 6.96>
ST_5 : Operation 58 [1/2] (2.77ns)   --->   "%prev = load float* %buf_buffer_addr_1, align 4" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:41]   --->   Operation 58 'load' 'prev' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 59 [1/2] (2.77ns)   --->   "%next = load float* %buf_buffer_addr_2, align 4" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:42]   --->   Operation 59 'load' 'next' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast float %prev to i32" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 60 'bitcast' 'bitcast_ln43_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln43_1, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 61 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %bitcast_ln43_1 to i23" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 62 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.31ns)   --->   "%icmp_ln43_2 = icmp ne i8 %tmp_4, -1" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 63 'icmp' 'icmp_ln43_2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (2.02ns)   --->   "%icmp_ln43_3 = icmp eq i23 %trunc_ln43_1, 0" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 64 'icmp' 'icmp_ln43_3' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [2/2] (4.19ns)   --->   "%tmp_5 = fcmp oge float %tmp_9, %prev" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 65 'fcmp' 'tmp_5' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln43_2 = bitcast float %next to i32" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 66 'bitcast' 'bitcast_ln43_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln43_2, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 67 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = trunc i32 %bitcast_ln43_2 to i23" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 68 'trunc' 'trunc_ln43_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.31ns)   --->   "%icmp_ln43_4 = icmp ne i8 %tmp_7, -1" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 69 'icmp' 'icmp_ln43_4' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (2.02ns)   --->   "%icmp_ln43_5 = icmp eq i23 %trunc_ln43_2, 0" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 70 'icmp' 'icmp_ln43_5' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [2/2] (4.19ns)   --->   "%tmp_8 = fcmp oge float %tmp_9, %next" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 71 'fcmp' 'tmp_8' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.79>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln43_3)   --->   "%or_ln43_1 = or i1 %icmp_ln43_3, %icmp_ln43_2" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 72 'or' 'or_ln43_1' <Predicate = (icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln43_3)   --->   "%and_ln43 = and i1 %or_ln43, %or_ln43_1" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 73 'and' 'and_ln43' <Predicate = (icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/2] (4.19ns)   --->   "%tmp_5 = fcmp oge float %tmp_9, %prev" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 74 'fcmp' 'tmp_5' <Predicate = (icmp_ln40)> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln43_3)   --->   "%and_ln43_1 = and i1 %and_ln43, %tmp_5" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 75 'and' 'and_ln43_1' <Predicate = (icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_3)   --->   "%or_ln43_2 = or i1 %icmp_ln43_5, %icmp_ln43_4" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 76 'or' 'or_ln43_2' <Predicate = (icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_3)   --->   "%and_ln43_2 = and i1 %or_ln43, %or_ln43_2" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 77 'and' 'and_ln43_2' <Predicate = (icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/2] (4.19ns)   --->   "%tmp_8 = fcmp oge float %tmp_9, %next" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 78 'fcmp' 'tmp_8' <Predicate = (icmp_ln40)> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln43_3 = and i1 %and_ln43_2, %tmp_8" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 79 'and' 'and_ln43_3' <Predicate = (icmp_ln40)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln43_3 = or i1 %and_ln43_1, %and_ln43_3" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 80 'or' 'or_ln43_3' <Predicate = (icmp_ln40)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %or_ln43_3, label %.critedge.loopexit, label %5" [FIRIn2Features/FIRIn2Features.cpp:43]   --->   Operation 81 'br' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.31ns)   --->   "%i = add i7 %i_0, 1" [FIRIn2Features/FIRIn2Features.cpp:40]   --->   Operation 82 'add' 'i' <Predicate = (icmp_ln40 & !or_ln43_3)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br label %3" [FIRIn2Features/FIRIn2Features.cpp:40]   --->   Operation 83 'br' <Predicate = (icmp_ln40 & !or_ln43_3)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %.critedge"   --->   Operation 84 'br' <Predicate = (icmp_ln40 & or_ln43_3)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %1" [FIRIn2Features/FIRIn2Features.cpp:53]   --->   Operation 85 'br' <Predicate = (or_ln43_3) | (!icmp_ln40)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ peak_loc_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
buf_buffer        (alloca           ) [ 0011111]
br_ln31           (br               ) [ 0111111]
t_V               (phi              ) [ 0010000]
tmp               (nbreadreq        ) [ 0011111]
br_ln31           (br               ) [ 0000000]
tmp_9             (read             ) [ 0001111]
zext_ln544        (zext             ) [ 0000000]
buf_buffer_addr   (getelementptr    ) [ 0000000]
store_ln15        (store            ) [ 0000000]
zext_ln112        (zext             ) [ 0000000]
add_ln700         (add              ) [ 0000000]
add_ln891         (add              ) [ 0000000]
tmp_2             (bitselect        ) [ 0000000]
buf_wr_ptr_V      (select           ) [ 0111111]
tmp_V_1           (zext             ) [ 0001111]
zext_ln215        (zext             ) [ 0001111]
bitcast_ln43      (bitcast          ) [ 0001111]
trunc_ln43        (trunc            ) [ 0000000]
icmp_ln43_1       (icmp             ) [ 0001111]
br_ln40           (br               ) [ 0011111]
ret_ln54          (ret              ) [ 0000000]
i_0               (phi              ) [ 0001111]
zext_ln40         (zext             ) [ 0000000]
icmp_ln40         (icmp             ) [ 0011111]
empty             (speclooptripcount) [ 0000000]
br_ln40           (br               ) [ 0000000]
add_ln42          (add              ) [ 0000000]
zext_ln215_1      (zext             ) [ 0000000]
ret_V             (sub              ) [ 0000000]
ret_V_1           (add              ) [ 0000000]
tmp_6             (bitselect        ) [ 0000000]
trunc_ln1372      (trunc            ) [ 0000000]
p_and_f           (bitconcatenate   ) [ 0000000]
trunc_ln1372_1    (trunc            ) [ 0000000]
sub_ln1372        (sub              ) [ 0000000]
p_and_t           (bitconcatenate   ) [ 0000000]
sub_ln1372_1      (sub              ) [ 0000000]
select_ln1372     (select           ) [ 0000100]
tmp_3             (partselect       ) [ 0000000]
icmp_ln43         (icmp             ) [ 0000000]
or_ln43           (or               ) [ 0000111]
write_ln51        (write            ) [ 0000000]
br_ln52           (br               ) [ 0000000]
zext_ln544_1      (zext             ) [ 0000000]
buf_buffer_addr_1 (getelementptr    ) [ 0000010]
sext_ln544        (sext             ) [ 0000000]
buf_buffer_addr_2 (getelementptr    ) [ 0000010]
prev              (load             ) [ 0011001]
next              (load             ) [ 0011001]
bitcast_ln43_1    (bitcast          ) [ 0000000]
tmp_4             (partselect       ) [ 0000000]
trunc_ln43_1      (trunc            ) [ 0000000]
icmp_ln43_2       (icmp             ) [ 0011001]
icmp_ln43_3       (icmp             ) [ 0011001]
bitcast_ln43_2    (bitcast          ) [ 0000000]
tmp_7             (partselect       ) [ 0000000]
trunc_ln43_2      (trunc            ) [ 0000000]
icmp_ln43_4       (icmp             ) [ 0011001]
icmp_ln43_5       (icmp             ) [ 0011001]
or_ln43_1         (or               ) [ 0000000]
and_ln43          (and              ) [ 0000000]
tmp_5             (fcmp             ) [ 0000000]
and_ln43_1        (and              ) [ 0000000]
or_ln43_2         (or               ) [ 0000000]
and_ln43_2        (and              ) [ 0000000]
tmp_8             (fcmp             ) [ 0000000]
and_ln43_3        (and              ) [ 0000000]
or_ln43_3         (or               ) [ 0011111]
br_ln43           (br               ) [ 0000000]
i                 (add              ) [ 0011111]
br_ln40           (br               ) [ 0011111]
br_ln0            (br               ) [ 0000000]
br_ln53           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="peak_loc_stream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="peak_loc_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i2.i9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="buf_buffer_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_buffer/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_nbreadreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_9_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln51_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="10" slack="0"/>
<pin id="107" dir="0" index="2" bw="9" slack="1"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buf_buffer_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_buffer_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
<pin id="140" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln15/2 prev/4 next/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf_buffer_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_buffer_addr_1/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buf_buffer_addr_2_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_buffer_addr_2/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="t_V_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="1"/>
<pin id="144" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="t_V_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="7" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="3"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="3"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln544_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln112_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="0"/>
<pin id="182" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln700_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="9" slack="0"/>
<pin id="187" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln891_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="9" slack="0"/>
<pin id="193" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln891/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="buf_wr_ptr_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="9" slack="0"/>
<pin id="207" dir="0" index="2" bw="9" slack="0"/>
<pin id="208" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_wr_ptr_V/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_V_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln215_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bitcast_ln43_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln43_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln43_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="23" slack="0"/>
<pin id="230" dir="0" index="1" bw="23" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln40_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln40_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln42_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="1"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln215_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="ret_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="1"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="ret_V_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="0" index="1" bw="11" slack="0"/>
<pin id="261" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln1372_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1372/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_and_f_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_f/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln1372_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1372_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sub_ln1372_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="9" slack="0"/>
<pin id="291" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1372/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_and_t_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="9" slack="0"/>
<pin id="298" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sub_ln1372_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="11" slack="0"/>
<pin id="305" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1372_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln1372_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="11" slack="0"/>
<pin id="311" dir="0" index="2" bw="11" slack="0"/>
<pin id="312" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1372/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln43_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="or_ln43_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln544_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln544_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln544/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="bitcast_ln43_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_1/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="0" index="3" bw="6" slack="0"/>
<pin id="354" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln43_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln43_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_2/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln43_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="23" slack="0"/>
<pin id="371" dir="0" index="1" bw="23" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_3/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="bitcast_ln43_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_2/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_7_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln43_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_2/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln43_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_4/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln43_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="23" slack="0"/>
<pin id="401" dir="0" index="1" bw="23" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_5/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="or_ln43_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="1" slack="1"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_1/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="and_ln43_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="3"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="and_ln43_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_1/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln43_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="1" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_2/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="and_ln43_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="3"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_2/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln43_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_3/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln43_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_3/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="3"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_9_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="3"/>
<pin id="452" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="456" class="1005" name="buf_wr_ptr_V_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="buf_wr_ptr_V "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_V_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="1"/>
<pin id="463" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="zext_ln215_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="1"/>
<pin id="469" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln215 "/>
</bind>
</comp>

<comp id="472" class="1005" name="bitcast_ln43_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln43 "/>
</bind>
</comp>

<comp id="477" class="1005" name="icmp_ln43_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="icmp_ln40_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="3"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="486" class="1005" name="select_ln1372_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="1"/>
<pin id="488" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1372 "/>
</bind>
</comp>

<comp id="491" class="1005" name="or_ln43_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="3"/>
<pin id="493" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln43 "/>
</bind>
</comp>

<comp id="497" class="1005" name="buf_buffer_addr_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="1"/>
<pin id="499" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buf_buffer_addr_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="buf_buffer_addr_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="1"/>
<pin id="504" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buf_buffer_addr_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="prev_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="prev "/>
</bind>
</comp>

<comp id="512" class="1005" name="next_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next "/>
</bind>
</comp>

<comp id="517" class="1005" name="icmp_ln43_2_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43_2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="icmp_ln43_3_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43_3 "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln43_4_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43_4 "/>
</bind>
</comp>

<comp id="532" class="1005" name="icmp_ln43_5_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43_5 "/>
</bind>
</comp>

<comp id="540" class="1005" name="i_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="1"/>
<pin id="542" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="84" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="98" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="169"><net_src comp="117" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="117" pin="7"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="146" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="183"><net_src comp="146" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="146" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="184" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="190" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="204" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="98" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="157" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="157" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="234" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="244" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="258" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="72" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="253" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="70" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="72" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="288" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="74" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="294" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="264" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="276" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="322"><net_src comp="76" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="78" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="324"><net_src comp="80" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="316" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="82" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="153" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="348"><net_src comp="117" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="76" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="78" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="362"><net_src comp="345" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="349" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="82" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="359" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="117" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="76" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="78" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="80" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="392"><net_src comp="375" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="379" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="82" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="389" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="165" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="170" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="414" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="153" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="98" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="459"><net_src comp="204" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="464"><net_src comp="212" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="470"><net_src comp="216" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="475"><net_src comp="220" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="480"><net_src comp="228" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="485"><net_src comp="238" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="308" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="494"><net_src comp="331" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="500"><net_src comp="124" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="505"><net_src comp="131" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="510"><net_src comp="117" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="515"><net_src comp="117" pin="7"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="520"><net_src comp="363" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="525"><net_src comp="369" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="530"><net_src comp="393" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="535"><net_src comp="399" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="543"><net_src comp="441" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="157" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V | {}
	Port: peak_loc_stream_V_V | {3 }
 - Input state : 
	Port: peak_detection : in_V | {2 }
  - Chain level:
	State 1
	State 2
		zext_ln544 : 1
		buf_buffer_addr : 2
		store_ln15 : 3
		zext_ln112 : 1
		add_ln700 : 2
		add_ln891 : 1
		tmp_2 : 3
		buf_wr_ptr_V : 4
		tmp_V_1 : 5
		zext_ln215 : 5
		trunc_ln43 : 1
		icmp_ln43_1 : 2
	State 3
		zext_ln40 : 1
		icmp_ln40 : 1
		br_ln40 : 2
		add_ln42 : 2
		zext_ln215_1 : 3
		ret_V : 4
		ret_V_1 : 5
		tmp_6 : 6
		trunc_ln1372 : 6
		p_and_f : 7
		trunc_ln1372_1 : 5
		sub_ln1372 : 6
		p_and_t : 7
		sub_ln1372_1 : 8
		select_ln1372 : 9
		icmp_ln43 : 1
		or_ln43 : 2
	State 4
		buf_buffer_addr_1 : 1
		prev : 2
		buf_buffer_addr_2 : 1
		next : 2
	State 5
		bitcast_ln43_1 : 1
		tmp_4 : 2
		trunc_ln43_1 : 2
		icmp_ln43_2 : 3
		icmp_ln43_3 : 3
		tmp_5 : 1
		bitcast_ln43_2 : 1
		tmp_7 : 2
		trunc_ln43_2 : 2
		icmp_ln43_4 : 3
		icmp_ln43_5 : 3
		tmp_8 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fcmp   |        grp_fu_165       |    0    |    66   |   239   |
|          |        grp_fu_170       |    0    |    66   |   239   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln700_fu_184    |    0    |    0    |    9    |
|          |     add_ln891_fu_190    |    0    |    0    |    9    |
|    add   |     add_ln42_fu_244     |    0    |    0    |    9    |
|          |      ret_V_1_fu_258     |    0    |    0    |    11   |
|          |         i_fu_441        |    0    |    0    |    7    |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln43_1_fu_228   |    0    |    0    |    9    |
|          |     icmp_ln40_fu_238    |    0    |    0    |    3    |
|          |     icmp_ln43_fu_325    |    0    |    0    |    4    |
|   icmp   |    icmp_ln43_2_fu_363   |    0    |    0    |    4    |
|          |    icmp_ln43_3_fu_369   |    0    |    0    |    9    |
|          |    icmp_ln43_4_fu_393   |    0    |    0    |    4    |
|          |    icmp_ln43_5_fu_399   |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |       ret_V_fu_253      |    0    |    0    |    10   |
|    sub   |    sub_ln1372_fu_288    |    0    |    0    |    9    |
|          |   sub_ln1372_1_fu_302   |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|  select  |   buf_wr_ptr_V_fu_204   |    0    |    0    |    9    |
|          |   select_ln1372_fu_308  |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |      or_ln43_fu_331     |    0    |    0    |    1    |
|    or    |     or_ln43_1_fu_405    |    0    |    0    |    1    |
|          |     or_ln43_2_fu_420    |    0    |    0    |    1    |
|          |     or_ln43_3_fu_435    |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln43_fu_409     |    0    |    0    |    1    |
|    and   |    and_ln43_1_fu_414    |    0    |    0    |    1    |
|          |    and_ln43_2_fu_424    |    0    |    0    |    1    |
|          |    and_ln43_3_fu_429    |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_90   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |     tmp_9_read_fu_98    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln51_write_fu_104 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln544_fu_175    |    0    |    0    |    0    |
|          |    zext_ln112_fu_180    |    0    |    0    |    0    |
|          |      tmp_V_1_fu_212     |    0    |    0    |    0    |
|   zext   |    zext_ln215_fu_216    |    0    |    0    |    0    |
|          |     zext_ln40_fu_234    |    0    |    0    |    0    |
|          |   zext_ln215_1_fu_249   |    0    |    0    |    0    |
|          |   zext_ln544_1_fu_336   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_2_fu_196      |    0    |    0    |    0    |
|          |       tmp_6_fu_264      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln43_fu_224    |    0    |    0    |    0    |
|          |   trunc_ln1372_fu_272   |    0    |    0    |    0    |
|   trunc  |  trunc_ln1372_1_fu_284  |    0    |    0    |    0    |
|          |   trunc_ln43_1_fu_359   |    0    |    0    |    0    |
|          |   trunc_ln43_2_fu_389   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      p_and_f_fu_276     |    0    |    0    |    0    |
|          |      p_and_t_fu_294     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_316      |    0    |    0    |    0    |
|partselect|       tmp_4_fu_349      |    0    |    0    |    0    |
|          |       tmp_7_fu_379      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln544_fu_341    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   132   |   623   |
|----------|-------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|buf_buffer|    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   bitcast_ln43_reg_472  |   32   |
|buf_buffer_addr_1_reg_497|    9   |
|buf_buffer_addr_2_reg_502|    9   |
|   buf_wr_ptr_V_reg_456  |    9   |
|       i_0_reg_153       |    7   |
|        i_reg_540        |    7   |
|    icmp_ln40_reg_482    |    1   |
|   icmp_ln43_1_reg_477   |    1   |
|   icmp_ln43_2_reg_517   |    1   |
|   icmp_ln43_3_reg_522   |    1   |
|   icmp_ln43_4_reg_527   |    1   |
|   icmp_ln43_5_reg_532   |    1   |
|       next_reg_512      |   32   |
|     or_ln43_reg_491     |    1   |
|       prev_reg_507      |   32   |
|  select_ln1372_reg_486  |   11   |
|       t_V_reg_142       |    9   |
|      tmp_9_reg_450      |   32   |
|     tmp_V_1_reg_461     |   10   |
|    zext_ln215_reg_467   |   11   |
+-------------------------+--------+
|          Total          |   217  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   3  |   9  |   27   ||    3    |
| grp_access_fu_117 |  p2  |   2  |   0  |    0   ||    3    |
|    i_0_reg_153    |  p0  |   2  |   7  |   14   ||    3    |
|     grp_fu_165    |  p1  |   2  |  32  |   64   ||    3    |
|     grp_fu_170    |  p1  |   2  |  32  |   64   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   169  ||  2.658  ||    15   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |   132  |   623  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   15   |    -   |
|  Register |    -   |    -   |    -   |   217  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    2   |   349  |   638  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
