
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)

1. Executing Liberty frontend: /opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib
Imported 84 cell types from liberty file.
[INFO] Using SDC file '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/06-yosys-synthesis/synthesis.abc.sdc' for ABC…wtaf

2. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/control.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/control.v' to AST representation.
Storing AST representation for module `$abstract\control'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v' to AST representation.
Storing AST representation for module `$abstract\sineDecoder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v' to AST representation.
Storing AST representation for module `$abstract\register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/DigitalSine.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/DigitalSine.v' to AST representation.
Storing AST representation for module `$abstract\DigitalSine'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/adder.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/adder.v' to AST representation.
Storing AST representation for module `$abstract\adder'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/datapath.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/datapath.v' to AST representation.
Storing AST representation for module `$abstract\datapath'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v' to AST representation.
Storing AST representation for module `$abstract\flipflop'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/fulladder.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/fulladder.v' to AST representation.
Storing AST representation for module `$abstract\fulladder'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/halfadder.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/halfadder.v' to AST representation.
Storing AST representation for module `$abstract\halfadder'.
Successfully finished Verilog frontend.

11. Executing HIERARCHY pass (managing design hierarchy).

12. Executing AST frontend in derive mode using pre-parsed AST for module `\DigitalSine'.
Generating RTLIL representation for module `\DigitalSine'.

12.1. Analyzing design hierarchy..
Top module:  \DigitalSine

12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\control'.
Generating RTLIL representation for module `\control'.

12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\datapath'.
Generating RTLIL representation for module `\datapath'.

12.4. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:     \datapath

12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Generating RTLIL representation for module `\adder'.

12.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sineDecoder'.
Generating RTLIL representation for module `\sineDecoder'.
Note: Assuming pure combinatorial block at /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7.2-139.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

12.7. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Generating RTLIL representation for module `\register'.

12.8. Executing AST frontend in derive mode using pre-parsed AST for module `\flipflop'.
Generating RTLIL representation for module `\flipflop'.

12.9. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:         \flipflop
Used module:     \datapath
Used module:         \adder
Used module:         \sineDecoder
Used module:         \register

12.10. Executing AST frontend in derive mode using pre-parsed AST for module `\fulladder'.
Generating RTLIL representation for module `\fulladder'.

12.11. Executing AST frontend in derive mode using pre-parsed AST for module `\halfadder'.
Generating RTLIL representation for module `\halfadder'.

12.12. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:         \flipflop
Used module:     \datapath
Used module:         \adder
Used module:             \fulladder
Used module:             \halfadder
Used module:         \sineDecoder
Used module:         \register

12.13. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:         \flipflop
Used module:     \datapath
Used module:         \adder
Used module:             \fulladder
Used module:             \halfadder
Used module:         \sineDecoder
Used module:         \register
Removing unused module `$abstract\halfadder'.
Removing unused module `$abstract\fulladder'.
Removing unused module `$abstract\flipflop'.
Removing unused module `$abstract\datapath'.
Removing unused module `$abstract\adder'.
Removing unused module `$abstract\DigitalSine'.
Removing unused module `$abstract\register'.
Removing unused module `$abstract\sineDecoder'.
Removing unused module `$abstract\control'.
Removed 9 unused modules.
Renaming module DigitalSine to DigitalSine.

13. Executing ATTRMAP pass (move or copy attributes).

14. Executing TRIBUF pass.

15. Executing HIERARCHY pass (managing design hierarchy).

15.1. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:         \flipflop
Used module:     \datapath
Used module:         \adder
Used module:             \fulladder
Used module:             \halfadder
Used module:         \sineDecoder
Used module:         \register

15.2. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:         \flipflop
Used module:     \datapath
Used module:         \adder
Used module:             \fulladder
Used module:             \halfadder
Used module:         \sineDecoder
Used module:         \register
Removed 0 unused modules.

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

17. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v:11$35 in module flipflop.
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v:11$34 in module register.
Removed 1 dead cases from process $proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33 in module sineDecoder.
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33 in module sineDecoder.
Removed a total of 1 dead cases.

18. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 1 assignment to connection.

19. Executing PROC_INIT pass (extract init attributes).

20. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\flipflop.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v:11$35'.
Found async reset \rst in `\register.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v:11$34'.

21. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.

22. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\flipflop.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v:11$35'.
     1/1: $0\q[0:0]
Creating decoders for process `\register.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v:11$34'.
     1/1: $0\q[6:0]
Creating decoders for process `\sineDecoder.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33'.
     1/1: $1\Y[32:0]

23. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\sineDecoder.\Y' from process `\sineDecoder.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33'.

24. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\flipflop.\q' using process `\flipflop.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v:11$35'.
  created $adff cell `$procdff$50' with positive edge clock and positive level reset.
Creating register for signal `\register.\q' using process `\register.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v:11$34'.
  created $adff cell `$procdff$53' with positive edge clock and positive level reset.

25. Executing PROC_MEMWR pass (convert process memory writes to cells).

26. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `flipflop.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v:11$35'.
Removing empty process `register.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v:11$34'.
Found and cleaned up 1 empty switch in `\sineDecoder.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33'.
Removing empty process `sineDecoder.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33'.
Cleaned up 1 empty switch.

27. Executing CHECK pass (checking for obvious problems).
Checking module DigitalSine...
Checking module fulladder...
Checking module flipflop...
Checking module register...
Checking module sineDecoder...
Checking module adder...
Checking module datapath...
Checking module control...
Checking module halfadder...
Found and reported 0 problems.

28. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.
Optimizing module fulladder.
Optimizing module flipflop.
<suppressed ~1 debug messages>
Optimizing module register.
<suppressed ~1 debug messages>
Optimizing module sineDecoder.
Optimizing module adder.
Optimizing module datapath.
Optimizing module control.
Optimizing module halfadder.

29. Executing FLATTEN pass (flatten design).
Deleting now unused module fulladder.
Deleting now unused module flipflop.
Deleting now unused module register.
Deleting now unused module sineDecoder.
Deleting now unused module adder.
Deleting now unused module datapath.
Deleting now unused module control.
Deleting now unused module halfadder.
<suppressed ~14 debug messages>

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.
<suppressed ~2 debug messages>

31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..
Removed 3 unused cells and 52 unused wires.
<suppressed ~6 debug messages>

32. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DigitalSine..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DigitalSine.
Performed a total of 0 changes.

36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

37. Executing OPT_DFF pass (perform DFF optimizations).

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..
Removed 0 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

39. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

40. Rerunning OPT passes. (Maybe there is more to do…)

41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DigitalSine..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

42. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DigitalSine.
Performed a total of 0 changes.

43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

44. Executing OPT_DFF pass (perform DFF optimizations).

45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

47. Executing FSM pass (extract and optimize FSM).

47.1. Executing FSM_DETECT pass (finding FSMs in design).

47.2. Executing FSM_EXTRACT pass (extracting FSM from design).

47.3. Executing FSM_OPT pass (simple optimizations of FSMs).

47.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

47.5. Executing FSM_OPT pass (simple optimizations of FSMs).

47.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

47.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

47.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

48. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DigitalSine..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DigitalSine.
Performed a total of 0 changes.

52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

53. Executing OPT_DFF pass (perform DFF optimizations).

54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

55. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

56. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 address bits (of 32) from memory init port DigitalSine.$flatten\DPATH.\SDEC.$auto$mem.cc:328:emit$46 ($flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44).

57. Executing PEEPOPT pass (run peephole optimizers).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

59. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module DigitalSine:
  created 0 $alu and 0 $macc cells.

60. Executing SHARE pass (SAT-based resource sharing).

61. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DigitalSine..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DigitalSine.
Performed a total of 0 changes.

65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

66. Executing OPT_DFF pass (perform DFF optimizations).

67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

68. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

69. Executing MEMORY pass.

69.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

69.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

69.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

69.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

69.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44'[0] in module `\DigitalSine': no output FF found.
Checking read port address `$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44'[0] in module `\DigitalSine': address FF has async set and/or reset, not supported.

69.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

69.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

69.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

69.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

69.10. Executing MEMORY_COLLECT pass (generating $mem cells).

70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

71. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

73. Executing OPT_DFF pass (perform DFF optimizations).

74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

75. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44 in module \DigitalSine:
  created 128 $dff cells and 0 static cells of width 33.
  read interface: 0 $dff and 127 $mux cells.
  write interface: 0 write mux blocks.

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.
<suppressed ~16 debug messages>

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DigitalSine..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DigitalSine.
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][46]$399:
      Old ports: A=33'000111111111111111111111111111111, B=33'001111111111111111111111111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$a$235
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$a$235 [30] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$a$235 [0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$a$235 [32:31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$a$235 [29:1] } = { 30'001111111111111111111111111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$a$235 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][47]$402:
      Old ports: A=33'001111111111111111111111111111100, B=33'001111111111111111111111111111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$b$236
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$b$236 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$b$236 [32:1] = 1073741822
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][44]$393:
      Old ports: A=33'000111111111111111111111111111100, B=33'000111111111111111111111111111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][22]$a$232
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][22]$a$232 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][22]$a$232 [32:1] = 536870910
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][43]$390:
      Old ports: A=33'000011111111111111111111111111111, B=33'000111111111111111111111111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$b$230
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$b$230 [29] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$b$230 [0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$b$230 [32:30] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$b$230 [28:1] } = { 30'000111111111111111111111111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$b$230 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][42]$387:
      Old ports: A=33'000011111111111111111111111111101, B=33'000011111111111111111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$a$229
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$a$229 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$a$229 [32:2] = 31'0000111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][41]$384:
      Old ports: A=33'000011111111111111111111111111100, B=33'000011111111111111111111111111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$b$227
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$b$227 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$b$227 [32:1] = 268435454
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][40]$381:
      Old ports: A=33'000001111111111111111111111111110, B=33'000001111111111111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$a$226
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$a$226 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$a$226 [32:1] = 134217727
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][39]$378:
      Old ports: A=33'000001111111111111111111111111100, B=33'000001111111111111111111111111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$b$224
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$b$224 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$b$224 [32:1] = 134217726
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][38]$375:
      Old ports: A=33'000000111111111111111111111111110, B=33'000000111111111111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$a$223
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$a$223 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$a$223 [32:1] = 67108863
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][37]$372:
      Old ports: A=33'000000111111111111111111111111101, B=33'000000111111111111111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$b$221
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$b$221 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$b$221 [32:2] = 31'0000001111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][36]$369:
      Old ports: A=33'000000011111111111111111111111111, B=33'000000111111111111111111111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$a$220
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$a$220 [26] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$a$220 [0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$a$220 [32:27] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$a$220 [25:1] } = { 30'000000111111111111111111111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$a$220 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][35]$366:
      Old ports: A=33'000000011111111111111111111111101, B=33'000000011111111111111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$b$218
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$b$218 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$b$218 [32:2] = 31'0000000111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][34]$363:
      Old ports: A=33'000000001111111111111111111111111, B=33'000000011111111111111111111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$a$217
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$a$217 [25] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$a$217 [0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$a$217 [32:26] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$a$217 [24:1] } = { 30'000000011111111111111111111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$a$217 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][33]$360:
      Old ports: A=33'000000001111111111111111111111101, B=33'000000001111111111111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$b$215
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$b$215 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$b$215 [32:2] = 31'0000000011111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][32]$357:
      Old ports: A=33'000000000111111111111111111111110, B=33'000000000111111111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$a$214
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$a$214 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$a$214 [32:1] = 8388607
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][31]$354:
      Old ports: A=33'000000000111111111111111111111100, B=33'000000000111111111111111111111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$b$212
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$b$212 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$b$212 [32:1] = 8388606
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][30]$351:
      Old ports: A=33'000000000011111111111111111111110, B=33'000000000011111111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$a$211
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$a$211 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$a$211 [32:1] = 4194303
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][29]$348:
      Old ports: A=33'000000000011111111111111111111100, B=33'000000000011111111111111111111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$b$209
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$b$209 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$b$209 [32:1] = 4194302
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][28]$345:
      Old ports: A=33'000000000001111111111111111111101, B=33'000000000001111111111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$a$208
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$a$208 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$a$208 [32:2] = 31'0000000000011111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][27]$342:
      Old ports: A=33'000000000000111111111111111111111, B=33'000000000001111111111111111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$b$206
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$b$206 [21] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$b$206 [0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$b$206 [32:22] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$b$206 [20:1] } = { 30'000000000001111111111111111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$b$206 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][26]$339:
      Old ports: A=33'000000000000111111111111111111100, B=33'000000000000111111111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$a$205
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$a$205 [1]
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$a$205 [32:2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$a$205 [0] } = 1048574
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][25]$336:
      Old ports: A=33'000000000000011111111111111111110, B=33'000000000000011111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$b$203
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$b$203 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$b$203 [32:1] = 524287
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][24]$333:
      Old ports: A=33'000000000000001111111111111111111, B=33'000000000000011111111111111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$a$202
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$a$202 [19] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$a$202 [0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$a$202 [32:20] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$a$202 [18:1] } = { 30'000000000000011111111111111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$a$202 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][23]$330:
      Old ports: A=33'000000000000001111111111111111101, B=33'000000000000001111111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$b$200
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$b$200 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$b$200 [32:2] = 31'0000000000000011111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][22]$327:
      Old ports: A=33'000000000000000111111111111111110, B=33'000000000000000111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$a$199
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$a$199 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$a$199 [32:1] = 131071
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][21]$324:
      Old ports: A=33'000000000000000011111111111111111, B=33'000000000000000111111111111111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$b$197
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$b$197 [17] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$b$197 [1] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$b$197 [32:18] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$b$197 [16:2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$b$197 [0] } = 31'0000000000000001111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][20]$321:
      Old ports: A=33'000000000000000011111111111111101, B=33'000000000000000011111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$a$196
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$a$196 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$a$196 [32:2] = 31'0000000000000000111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][19]$318:
      Old ports: A=33'000000000000000001111111111111110, B=33'000000000000000001111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$b$194
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$b$194 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$b$194 [32:1] = 32767
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][18]$315:
      Old ports: A=33'000000000000000000111111111111111, B=33'000000000000000001111111111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$a$193
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$a$193 [15] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$a$193 [0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$a$193 [32:16] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$a$193 [14:1] } = { 30'000000000000000001111111111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$a$193 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][17]$312:
      Old ports: A=33'000000000000000000111111111111100, B=33'000000000000000000111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$b$191
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$b$191 [1]
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$b$191 [32:2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$b$191 [0] } = 16382
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][16]$309:
      Old ports: A=33'000000000000000000011111111111101, B=33'000000000000000000011111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$a$190
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$a$190 [1]
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$a$190 [32:2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$a$190 [0] } = 8191
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][15]$306:
      Old ports: A=33'000000000000000000001111111111110, B=33'000000000000000000011111111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$b$188
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$b$188 [13] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$b$188 [1] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$b$188 [32:14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$b$188 [12:2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$b$188 [0] } = 31'0000000000000000000111111111110
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][14]$303:
      Old ports: A=33'000000000000000000001111111111100, B=33'000000000000000000001111111111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$a$187
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$a$187 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$a$187 [32:1] = 4094
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][13]$300:
      Old ports: A=33'000000000000000000000111111111101, B=33'000000000000000000000111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$b$185
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$b$185 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$b$185 [32:2] = 31'0000000000000000000001111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][12]$297:
      Old ports: A=33'000000000000000000000011111111110, B=33'000000000000000000000011111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$a$184
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$a$184 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$a$184 [32:1] = 1023
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][11]$294:
      Old ports: A=33'000000000000000000000001111111111, B=33'000000000000000000000011111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$b$182
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$b$182 [10] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$b$182 [0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$b$182 [32:11] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$b$182 [9:1] } = { 30'000000000000000000000011111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$b$182 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][10]$291:
      Old ports: A=33'000000000000000000000001111111100, B=33'000000000000000000000001111111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$a$181
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$a$181 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$a$181 [32:1] = 510
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][9]$288:
      Old ports: A=33'000000000000000000000000111111101, B=33'000000000000000000000000111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$b$179
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$b$179 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$b$179 [32:2] = 31'0000000000000000000000001111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][8]$285:
      Old ports: A=33'000000000000000000000000011111110, B=33'000000000000000000000000011111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$a$178
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$a$178 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$a$178 [32:1] = 127
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][7]$282:
      Old ports: A=33'000000000000000000000000001111110, B=33'000000000000000000000000011111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$b$176
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$b$176 [7] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$b$176 [1] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$b$176 [32:8] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$b$176 [6:2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$b$176 [0] } = 31'0000000000000000000000000111110
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][6]$279:
      Old ports: A=33'000000000000000000000000000111111, B=33'000000000000000000000000001111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$a$175
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$a$175 [6] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$a$175 [1] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$a$175 [32:7] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$a$175 [5:2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$a$175 [0] } = 31'0000000000000000000000000011111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][5]$276:
      Old ports: A=33'000000000000000000000000000111100, B=33'000000000000000000000000000111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$b$173
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$b$173 [1]
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$b$173 [32:2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$b$173 [0] } = 30
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][4]$273:
      Old ports: A=33'000000000000000000000000000011101, B=33'000000000000000000000000000011111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$a$172
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$a$172 [1]
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$a$172 [32:2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$a$172 [0] } = 15
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][3]$270:
      Old ports: A=33'000000000000000000000000000001110, B=33'000000000000000000000000000011100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$b$170
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$b$170 [4] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$b$170 [1] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$b$170 [32:5] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$b$170 [3:2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$b$170 [0] } = 31'0000000000000000000000000000110
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][2]$267:
      Old ports: A=33'000000000000000000000000000000111, B=33'000000000000000000000000000001101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$a$169
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$a$169 [3] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$a$169 [1] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$a$169 [32:4] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$a$169 [2] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$a$169 [0] } = 31'0000000000000000000000000000011
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][1]$264:
      Old ports: A=33'000000000000000000000000000000100, B=33'000000000000000000000000000000101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$b$167
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$b$167 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$b$167 [32:1] = 2
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][0]$261:
      Old ports: A=33'000000000000000000000000000000001, B=33'000000000000000000000000000000010, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [32:2] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][60]$441:
      Old ports: A=33'111111111111111111111111111111110, B=33'111111111111111111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][30]$a$256
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][30]$a$256 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][30]$a$256 [32:1] = 32'11111111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][54]$423:
      Old ports: A=33'011111111111111111111111111111111, B=33'111111111111111111111111111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][27]$a$247
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][27]$a$247 [32] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][27]$a$247 [0] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][27]$a$247 [31:1] = { 30'111111111111111111111111111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][27]$a$247 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][26]$243:
      Old ports: A=33'011111111111111111111111111111110, B=33'011111111111111111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$a$157
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$a$157 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$a$157 [32:1] = 2147483647
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][25]$240:
      Old ports: A=33'011111111111111111111111111111100, B=33'011111111111111111111111111111101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$b$155
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$b$155 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$b$155 [32:1] = 2147483646
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][24]$237:
      Old ports: A=33'001111111111111111111111111111110, B=33'001111111111111111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$a$154
      New ports: A=1'0, B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$a$154 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$a$154 [32:1] = 1073741823
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][6][57]$432:
      Old ports: A=33'111111111111111111111111111111101, B=33'111111111111111111111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][28]$b$251
      New ports: A=2'01, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][28]$b$251 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][28]$b$251 [32:2] = 31'1111111111111111111111111111111
  Optimizing cells in module \DigitalSine.
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][30]$255:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][30]$a$256, B=33'111111111111111111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][15]$a$163
      New ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][30]$a$256 [0], B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][15]$a$163 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][15]$a$163 [32:1] = 32'11111111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][28]$249:
      Old ports: A=33'111111111111111111111111111111101, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][28]$b$251, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][14]$a$160
      New ports: A=2'01, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][28]$b$251 [1:0], Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][14]$a$160 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][14]$a$160 [32:2] = 31'1111111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][27]$246:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][27]$a$247, B=33'111111111111111111111111111111100, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$b$158
      New ports: A={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][27]$a$247 [32] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][27]$a$247 [0] }, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$b$158 [32] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$b$158 [0] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$b$158 [31:1] = { 30'111111111111111111111111111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$b$158 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$234:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$a$235, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$b$236, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$b$152
      New ports: A={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$a$235 [30] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$a$235 [0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$a$235 [0] }, B={ 2'10 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][23]$b$236 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$b$152 [30] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$b$152 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$b$152 [32:31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$b$152 [29:2] } = 30'001111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][22]$231:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][22]$a$232, B=33'000111111111111111111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$a$151
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][22]$a$232 [0] }, B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$a$151 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$a$151 [32:2] = 31'0001111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$228:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$a$229, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$b$230, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$a$229 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$b$230 [29] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$b$230 [0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$b$230 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [29] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [32:30] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [28:2] } = 30'000111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$225:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$a$226, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$b$227, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148
      New ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$a$226 [0] }, B={ 2'10 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$b$227 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [28] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [32:29] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [27:2] } = 30'000011111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$222:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$a$223, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$b$224, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$b$146
      New ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$a$223 [0] }, B={ 2'10 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][19]$b$224 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$b$146 [27] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$b$146 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$b$146 [32:28] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$b$146 [26:2] } = 30'000001111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$219:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$a$220, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$b$221, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$a$145
      New ports: A={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$a$220 [26] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$a$220 [0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$a$220 [0] }, B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$b$221 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$a$145 [26] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$a$145 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$a$145 [32:27] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$a$145 [25:2] } = 30'000000111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$216:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$a$217, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$b$218, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143
      New ports: A={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$a$217 [25] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$a$217 [0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$a$217 [0] }, B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][17]$b$218 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [25] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [32:26] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [24:2] } = 30'000000011111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$213:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$a$214, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$b$215, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$a$142
      New ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$a$214 [0] }, B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][16]$b$215 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$a$142 [24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$a$142 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$a$142 [32:25] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$a$142 [23:2] } = 30'000000001111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$210:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$a$211, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$b$212, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$b$140
      New ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$a$211 [0] }, B={ 2'10 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][15]$b$212 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$b$140 [23] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$b$140 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$b$140 [32:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$b$140 [22:2] } = 30'000000000111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$207:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$a$208, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$b$209, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$a$139
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$a$208 [1:0] }, B={ 2'10 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][14]$b$209 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$a$139 [22] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$a$139 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$a$139 [32:23] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$a$139 [21:2] } = 30'000000000011111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$204:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$a$205, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$b$206, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$b$137
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$a$205 [1] 1'0 }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$b$206 [21] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$b$206 [0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][13]$b$206 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$b$137 [21] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$b$137 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$b$137 [32:22] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$b$137 [20:2] } = 30'000000000001111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$201:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$a$202, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$b$203, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$a$136
      New ports: A={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$a$202 [19] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$a$202 [0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$a$202 [0] }, B={ 2'11 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][12]$b$203 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$a$136 [19] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$a$136 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$a$136 [32:20] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$a$136 [18:2] } = 30'000000000000011111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$198:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$a$199, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$b$200, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$b$134
      New ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$a$199 [0] }, B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][11]$b$200 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$b$134 [18] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$b$134 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$b$134 [32:19] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$b$134 [17:2] } = 30'000000000000001111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$195:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$a$196, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$b$197, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$a$133
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$a$196 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$b$197 [17] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][10]$b$197 [1] 1'1 }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$a$133 [17] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$a$133 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$a$133 [32:18] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$a$133 [16:2] } = 30'000000000000000111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$192:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$a$193, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$b$194, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$b$131
      New ports: A={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$a$193 [15] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$a$193 [0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$a$193 [0] }, B={ 2'11 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][9]$b$194 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$b$131 [15] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$b$131 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$b$131 [32:16] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$b$131 [14:2] } = 30'000000000000000001111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$189:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$a$190, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$b$191, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$a$130
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$a$190 [1] 1'1 }, B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$b$191 [1] 1'0 }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$a$130 [14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$a$130 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$a$130 [32:15] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$a$130 [13:2] } = 30'000000000000000000111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$186:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$a$187, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$b$188, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$b$128
      New ports: A={ 2'00 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$a$187 [0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$b$188 [13] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][7]$b$188 [1] 1'0 }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$b$128 [13] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$b$128 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$b$128 [32:14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$b$128 [12:2] } = 30'000000000000000000011111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$183:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$a$184, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$b$185, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$a$127
      New ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$a$184 [0] }, B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][6]$b$185 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$a$127 [11] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$a$127 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$a$127 [32:12] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$a$127 [10:2] } = 30'000000000000000000000111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$180:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$a$181, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$b$182, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$b$125
      New ports: A={ 2'00 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$a$181 [0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$b$182 [10] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$b$182 [0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][5]$b$182 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$b$125 [10] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$b$125 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$b$125 [32:11] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$b$125 [9:2] } = 30'000000000000000000000011111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$177:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$a$178, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$b$179, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$a$124
      New ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$a$178 [0] }, B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][4]$b$179 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$a$124 [8] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$a$124 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$a$124 [32:9] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$a$124 [7:2] } = 30'000000000000000000000000111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$174:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$a$175, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$b$176, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$b$122
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$a$175 [6] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$a$175 [1] 1'1 }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$b$176 [7] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$b$176 [1] 1'0 }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$b$122 [7:6] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$b$122 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$b$122 [32:8] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$b$122 [5:2] } = 29'00000000000000000000000001111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$171:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$a$172, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$b$173, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$a$172 [1] 1'1 }, B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][2]$b$173 [1] 1'0 }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [5] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [32:6] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [4:2] } = 30'000000000000000000000000000111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$168:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$a$169, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$b$170, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$a$169 [3] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$a$169 [1] 1'1 }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$b$170 [4] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][1]$b$170 [1] 1'0 }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [4:3] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [32:5] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [2] } = 29'00000000000000000000000000001
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$165:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$b$167, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$a$118
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1:0] }, B={ 2'10 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$b$167 [0] }, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$a$118 [2:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$a$118 [32:3] = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$153:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$a$154, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$b$155, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112
      New ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$a$154 [0] }, B={ 2'10 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$b$155 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [32] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [30:2] } = 30'011111111111111111111111111111
  Optimizing cells in module \DigitalSine.
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][15]$162:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][15]$a$163, B=33'111111111111111111111111111111111, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$b$116
      New ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][15]$a$163 [0], B=1'1, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$b$116 [0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$b$116 [32:1] = 32'11111111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][14]$159:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][14]$a$160, B=33'111111111111111111111111111111110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$a$115
      New ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][14]$a$160 [1:0], B=2'10, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$a$115 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$a$115 [32:2] = 31'1111111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$156:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$a$157, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$b$158, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$b$113
      New ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$a$157 [0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$b$158 [32] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$b$158 [0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][13]$b$158 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$b$113 [32] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$b$113 [1:0] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$b$113 [31:2] = 30'111111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$150:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$a$151, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$b$152, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$b$110
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$a$151 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$b$152 [30] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][11]$b$152 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$b$110 [30] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$b$110 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$b$110 [32:31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$b$110 [29:2] } = 30'001111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$147:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$a$109
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [28] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [29] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$a$109 [29:28] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$a$109 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$a$109 [32:30] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$a$109 [27:2] } = 29'00011111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$144:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$a$145, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$b$146, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$b$107
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$a$145 [26] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$a$145 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$b$146 [27] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][9]$b$146 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$b$107 [27:26] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$b$107 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$b$107 [32:28] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$b$107 [25:2] } = 29'00000111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$141:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$a$142, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$a$106
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$a$142 [24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$a$142 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [25] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$a$106 [25:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$a$106 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$a$106 [32:26] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$a$106 [23:2] } = 29'00000001111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$138:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$a$139, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$b$140, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$b$104
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$a$139 [22] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$a$139 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$b$140 [23] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][7]$b$140 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$b$104 [23:22] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$b$104 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$b$104 [32:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$b$104 [21:2] } = 29'00000000011111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$135:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$a$136, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$b$137, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$a$103
      New ports: A={ 2'00 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$a$136 [19] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$a$136 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$b$137 [21] 2'11 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][6]$b$137 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$a$103 [21:19] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$a$103 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$a$103 [32:22] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$a$103 [18:2] } = 28'0000000000011111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$132:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$a$133, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$b$134, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$b$101
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$a$133 [17] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$a$133 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$b$134 [18] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][5]$b$134 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$b$101 [18:17] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$b$101 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$b$101 [32:19] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$b$101 [16:2] } = 29'00000000000000111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$129:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$a$130, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$b$131, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$a$100
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$a$130 [14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$a$130 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$b$131 [15] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][4]$b$131 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$a$100 [15:14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$a$100 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$a$100 [32:16] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$a$100 [13:2] } = 29'00000000000000000111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$126:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$a$127, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$b$128, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$b$98
      New ports: A={ 2'00 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$a$127 [11] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$a$127 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$b$128 [13] 2'11 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][3]$b$128 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$b$98 [13:11] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$b$98 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$b$98 [32:14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$b$98 [10:2] } = 28'0000000000000000000111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$123:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$a$124, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$b$125, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$a$97
      New ports: A={ 2'00 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$a$124 [8] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$a$124 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$b$125 [10] 2'11 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][2]$b$125 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$a$97 [10:8] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$a$97 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$a$97 [32:11] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$a$97 [7:2] } = 28'0000000000000000000000111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$120:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$b$122, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$b$95
      New ports: A={ 2'00 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [5] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$b$122 [7:6] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$b$122 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$b$95 [7:5] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$b$95 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$b$95 [32:8] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$b$95 [4:2] } = 28'0000000000000000000000000111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$117:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$a$118, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$a$94
      New ports: A={ 2'00 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$a$118 [2:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [4:3] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [1:0] }, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$a$94 [4:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$a$94 [32:5] = 28'0000000000000000000000000000
  Optimizing cells in module \DigitalSine.
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$114:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$a$115, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$b$116, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$b$92
      New ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$a$115 [1:0], B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][7]$b$116 [0] }, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$b$92 [1:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$b$92 [32:2] = 31'1111111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$111:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$b$113, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$a$91
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$b$113 [32] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$b$113 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$a$91 [32:31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$a$91 [1:0] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$a$91 [30:2] = 29'11111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$108:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$a$109, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$b$110, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$b$89
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$a$109 [29:28] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$a$109 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$b$110 [30] 2'11 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][5]$b$110 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$b$89 [30:28] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$b$89 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$b$89 [32:31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$b$89 [27:2] } = 28'0011111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$105:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$a$106, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$b$107, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$a$88
      New ports: A={ 2'00 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$a$106 [25:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$a$106 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$b$107 [27:26] 2'11 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][4]$b$107 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$a$88 [27:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$a$88 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$a$88 [32:28] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$a$88 [23:2] } = 27'000001111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$102:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$a$103, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$b$104, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$b$86
      New ports: A={ 2'00 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$a$103 [21:19] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$a$103 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$b$104 [23:22] 3'111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][3]$b$104 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$b$86 [23:19] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$b$86 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$b$86 [32:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$b$86 [18:2] } = 26'00000000011111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$99:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$a$100, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$b$101, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$a$85
      New ports: A={ 3'000 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$a$100 [15:14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$a$100 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$b$101 [18:17] 3'111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][2]$b$101 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$a$85 [18:14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$a$85 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$a$85 [32:19] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$a$85 [13:2] } = 26'00000000000000111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$96:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$a$97, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$b$98, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$b$83
      New ports: A={ 3'000 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$a$97 [10:8] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$a$97 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$b$98 [13:11] 3'111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][1]$b$98 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$b$83 [13:8] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$b$83 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$b$83 [32:14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$b$83 [7:2] } = 25'0000000000000000000111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$93:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$a$94, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$b$95, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$a$82
      New ports: A={ 3'000 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$a$94 [4:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$b$95 [7:5] 3'111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][0]$b$95 [1:0] }, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$a$82 [7:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$a$82 [32:8] = 25'0000000000000000000000000
  Optimizing cells in module \DigitalSine.
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$90:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$a$91, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$b$92, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$b$80
      New ports: A={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$a$91 [32:31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$a$91 [1:0] }, B={ 2'11 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][3]$b$92 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$b$80 [32:31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$b$80 [1:0] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$b$80 [30:2] = 29'11111111111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$87:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$a$88, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$b$89, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$a$79
      New ports: A={ 3'000 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$a$88 [27:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$a$88 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$b$89 [30:28] 4'1111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][2]$b$89 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$a$79 [30:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$a$79 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$a$79 [32:31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$a$79 [23:2] } = 24'001111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$84:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$a$85, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$b$86, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$b$77
      New ports: A={ 5'00000 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$a$85 [18:14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$a$85 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$b$86 [23:19] 5'11111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][1]$b$86 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$b$77 [23:14] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$b$77 [1:0] }
      New connections: { $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$b$77 [32:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$b$77 [13:2] } = 21'000000000111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$81:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$a$82, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$b$83, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$a$76
      New ports: A={ 6'000000 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$a$82 [7:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$b$83 [13:8] 6'111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][2][0]$b$83 [1:0] }, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$a$76 [13:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$a$76 [32:14] = 19'0000000000000000000
  Optimizing cells in module \DigitalSine.
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$78:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$a$79, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$b$80, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][0][0]$b$74
      New ports: A={ 2'00 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$a$79 [30:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$a$79 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$b$80 [32:31] 7'1111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][1]$b$80 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][0][0]$b$74 [32:24] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][0][0]$b$74 [1:0] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][0][0]$b$74 [23:2] = 22'1111111111111111111111
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$75:
      Old ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$a$76, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$b$77, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][0][0]$a$73
      New ports: A={ 10'0000000000 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$a$76 [13:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$b$77 [23:14] 12'111111111111 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][1][0]$b$77 [1:0] }, Y=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][0][0]$a$73 [23:0]
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][0][0]$a$73 [32:24] = 9'000000000
  Optimizing cells in module \DigitalSine.
Performed a total of 110 changes.

80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

81. Executing OPT_SHARE pass.

82. Executing OPT_DFF pass (perform DFF optimizations).

83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..
Removed 0 unused cells and 204 unused wires.
<suppressed ~1 debug messages>

84. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.
<suppressed ~4 debug messages>

85. Rerunning OPT passes. (Maybe there is more to do…)

86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DigitalSine..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

87. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DigitalSine.
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$153:
      Old ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$a$154 [0] }, B={ 2'10 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][12]$a$154 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [1:0] }
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [31] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [1] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][3][6]$a$112 [0] = \DPATH.REG.q [1]
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][18]$219:
      Old ports: A={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1:0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [0] }, B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1:0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [25] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [1:0] }
      New ports: A=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1:0], B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [25] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [1] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][8]$b$143 [0] = $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [0]
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][20]$225:
      Old ports: A={ 2'01 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$b$167 [0] }, B={ 2'10 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$b$167 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [28] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [1:0] }
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [28] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [1] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$a$148 [0] = \DPATH.REG.q [0]
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][21]$228:
      Old ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1:0] }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1:0] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [0] }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [29] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [1:0] }
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1] }, B=$memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1:0], Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [29] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [1] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][10]$b$149 [0] = $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [0]
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][3]$174:
      Old ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1:0] 1'1 }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1] 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [0] 1'0 }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [4:3] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [1:0] }
      New ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1] 1'1 }, B={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [1] 2'10 }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [4:3] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [0] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][0]$b$119 [1] = $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$a$166 [0]
    Consolidated identical input bits for $mux cell $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][8]$189:
      Old ports: A={ 1'0 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$b$167 [0] 1'1 }, B={ 1'1 $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][5][0]$b$167 [0] 1'0 }, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [5] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [1:0] }
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [5] $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [0] }
      New connections: $memory$flatten\DPATH.\SDEC.$auto$proc_rom.cc:155:do_switch$44$rdmux[0][4][1]$a$121 [1] = \DPATH.REG.q [0]
  Optimizing cells in module \DigitalSine.
Performed a total of 6 changes.

88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

89. Executing OPT_SHARE pass.

90. Executing OPT_DFF pass (perform DFF optimizations).

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

92. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

93. Rerunning OPT passes. (Maybe there is more to do…)

94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DigitalSine..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

95. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DigitalSine.
Performed a total of 0 changes.

96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

97. Executing OPT_SHARE pass.

98. Executing OPT_DFF pass (perform DFF optimizations).

99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

100. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

101. Executing TECHMAP pass (map to technology primitives).

101.1. Executing Verilog-2005 frontend: /nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

101.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
No more expansions possible.
<suppressed ~185 debug messages>

102. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.
<suppressed ~10 debug messages>

103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
<suppressed ~258 debug messages>
Removed a total of 86 cells.

104. Executing OPT_DFF pass (perform DFF optimizations).

105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

106. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.
<suppressed ~3 debug messages>

107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

108. Executing OPT_DFF pass (perform DFF optimizations).

109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

110. Executing ABC pass (technology mapping using ABC).

110.1. Extracting gate netlist of module `\DigitalSine' to `<abc-temp-dir>/input.blif'..
Extracted 248 gates and 259 wires to a netlist network with 9 inputs and 43 outputs.

110.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

110.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:       82
ABC RESULTS:               MUX cells:       45
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               NOT cells:       10
ABC RESULTS:                OR cells:       36
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:        7
ABC RESULTS:        internal signals:      207
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       43
Removing temp directory.

111. Executing OPT pass (performing simple optimizations).

111.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.
<suppressed ~30 debug messages>

111.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

111.3. Executing OPT_DFF pass (perform DFF optimizations).

111.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..
Removed 0 unused cells and 157 unused wires.
<suppressed ~42 debug messages>

111.5. Finished fast OPT passes.

112. Executing HIERARCHY pass (managing design hierarchy).

112.1. Analyzing design hierarchy..
Top module:  \DigitalSine

112.2. Analyzing design hierarchy..
Top module:  \DigitalSine
Removed 0 unused modules.

113. Executing CHECK pass (checking for obvious problems).
Checking module DigitalSine...
Found and reported 0 problems.

114. Printing statistics.

=== DigitalSine ===

   Number of wires:                228
   Number of wire bits:            346
   Number of public wires:          63
   Number of public wire bits:     181
   Number of ports:                  5
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                231
     $_ANDNOT_                      80
     $_AND_                          2
     $_DFF_PP0_                      9
     $_MUX_                         45
     $_NAND_                        11
     $_NOR_                          7
     $_NOT_                         10
     $_ORNOT_                        3
     $_OR_                          36
     $_XNOR_                         7
     $_XOR_                          7
     $scopeinfo                     14

115. Executing OPT pass (performing simple optimizations).

115.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

115.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

115.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DigitalSine..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

115.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DigitalSine.
Performed a total of 0 changes.

115.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DigitalSine'.
Removed a total of 0 cells.

115.6. Executing OPT_DFF pass (perform DFF optimizations).

115.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..

115.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.

115.9. Finished OPT passes. (There is nothing left to do.)

116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..
Removed 14 unused cells and 41 unused wires.
<suppressed ~55 debug messages>
{
   "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/tmp/fcc2dc1541454ab397ab2df516ba7a1e.lib ",
   "modules": {
      "\\DigitalSine": {
         "num_wires":         187,
         "num_wire_bits":     219,
         "num_pub_wires":     22,
         "num_pub_wire_bits": 54,
         "num_ports":         5,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         217,
         "num_cells_by_type": {
            "$_ANDNOT_": 80,
            "$_AND_": 2,
            "$_DFF_PP0_": 9,
            "$_MUX_": 45,
            "$_NAND_": 11,
            "$_NOR_": 7,
            "$_NOT_": 10,
            "$_ORNOT_": 3,
            "$_OR_": 36,
            "$_XNOR_": 7,
            "$_XOR_": 7
         }
      }
   },
      "design": {
         "num_wires":         187,
         "num_wire_bits":     219,
         "num_pub_wires":     22,
         "num_pub_wire_bits": 54,
         "num_ports":         5,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         217,
         "num_cells_by_type": {
            "$_ANDNOT_": 80,
            "$_AND_": 2,
            "$_DFF_PP0_": 9,
            "$_MUX_": 45,
            "$_NAND_": 11,
            "$_NOR_": 7,
            "$_NOT_": 10,
            "$_ORNOT_": 3,
            "$_OR_": 36,
            "$_XNOR_": 7,
            "$_XOR_": 7
         }
      }
}

117. Printing statistics.

=== DigitalSine ===

   Number of wires:                187
   Number of wire bits:            219
   Number of public wires:          22
   Number of public wire bits:      54
   Number of ports:                  5
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                217
     $_ANDNOT_                      80
     $_AND_                          2
     $_DFF_PP0_                      9
     $_MUX_                         45
     $_NAND_                        11
     $_NOR_                          7
     $_NOT_                         10
     $_ORNOT_                        3
     $_OR_                          36
     $_XNOR_                         7
     $_XOR_                          7

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_PP0_ is unknown!

[INFO] Applying tri-state buffer mapping from '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v'…

118. Executing TECHMAP pass (map to technology primitives).

118.1. Executing Verilog-2005 frontend: /opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v
Parsing Verilog input from `/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

118.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

119. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v'…

120. Executing TECHMAP pass (map to technology primitives).

120.1. Executing Verilog-2005 frontend: /opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v
Parsing Verilog input from `/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Successfully finished Verilog frontend.

120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

121. Executing SIMPLEMAP pass (map simple cells to gate primitives).

122. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    unmapped dff cell: $_DFF_P_
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

122.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~4 debug messages>
Mapping DFF cells in module `\DigitalSine':
  mapped 9 $_DFF_PN0_ cells to \sg13g2_dfrbpq_1 cells.
{
   "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/tmp/fcc2dc1541454ab397ab2df516ba7a1e.lib ",
   "modules": {
      "\\DigitalSine": {
         "num_wires":         196,
         "num_wire_bits":     228,
         "num_pub_wires":     22,
         "num_pub_wire_bits": 54,
         "num_ports":         5,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         226,
         "area":              440.899200,
         "num_cells_by_type": {
            "$_ANDNOT_": 80,
            "$_AND_": 2,
            "$_MUX_": 45,
            "$_NAND_": 11,
            "$_NOR_": 7,
            "$_NOT_": 19,
            "$_ORNOT_": 3,
            "$_OR_": 36,
            "$_XNOR_": 7,
            "$_XOR_": 7,
            "sg13g2_dfrbpq_1": 9
         }
      }
   },
      "design": {
         "num_wires":         196,
         "num_wire_bits":     228,
         "num_pub_wires":     22,
         "num_pub_wire_bits": 54,
         "num_ports":         5,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         226,
         "area":              440.899200,
         "num_cells_by_type": {
            "$_ANDNOT_": 80,
            "$_AND_": 2,
            "$_MUX_": 45,
            "$_NAND_": 11,
            "$_NOR_": 7,
            "$_NOT_": 19,
            "$_ORNOT_": 3,
            "$_OR_": 36,
            "$_XNOR_": 7,
            "$_XOR_": 7,
            "sg13g2_dfrbpq_1": 9
         }
      }
}

123. Printing statistics.

=== DigitalSine ===

   Number of wires:                196
   Number of wire bits:            228
   Number of public wires:          22
   Number of public wire bits:      54
   Number of ports:                  5
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                226
     $_ANDNOT_                      80
     $_AND_                          2
     $_MUX_                         45
     $_NAND_                        11
     $_NOR_                          7
     $_NOT_                         19
     $_ORNOT_                        3
     $_OR_                          36
     $_XNOR_                         7
     $_XOR_                          7
     sg13g2_dfrbpq_1                 9

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\DigitalSine': 440.899200
     of which used for sequential elements: 440.899200 (100.00%)

[INFO] Using generated ABC script '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/06-yosys-synthesis/AREA_0.abc'…

124. Executing ABC pass (technology mapping using ABC).

124.1. Extracting gate netlist of module `\DigitalSine' to `/tmp/yosys-abc-8vXsM8/input.blif'..
Extracted 217 gates and 227 wires to a netlist network with 10 inputs and 52 outputs.

124.1.1. Executing ABC.
Running ABC command: "/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/yosys-abc" -s -f /tmp/yosys-abc-8vXsM8/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-8vXsM8/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-8vXsM8/input.blif 
ABC: + read_lib -w /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/tmp/fcc2dc1541454ab397ab2df516ba7a1e.lib 
ABC: Parsing finished successfully.  Parsing time =     0.02 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_2".
ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/tmp/fcc2dc1541454ab397ab2df516ba7a1e.lib" has 54 cells (18 skipped: 12 seq; 6 tri-state; 0 no func; 7 dont_use).  Time =     0.02 sec
ABC: Memory =    2.63 MB. Time =     0.02 sec
ABC: + read_constr -v /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sg13g2_buf_4/X".
ABC: Setting output load to be 6.000000.
ABC: + source /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sg13g2_buf_4/X) in the library.
ABC: WireLoad = "none"  Gates =    168 (  8.9 %)   Cap =  8.7 ff (  1.2 %)   Area =     1480.44 ( 97.6 %)   Delay =   847.42 ps  (  4.8 %)               
ABC: Path  0 --       4 : 0   16 pi             A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  53.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     129 : 2    2 sg13g2_xnor2_1 A =  14.52  Df = 104.1  -10.2 ps  S =  99.4 ps  Cin =  5.4 ff  Cout =   8.6 ff  Cmax = 300.0 ff  G =  157  
ABC: Path  2 --     131 : 3    2 sg13g2_o21ai_1 A =   9.07  Df = 227.6  -23.6 ps  S = 127.1 ps  Cin =  3.3 ff  Cout =   8.8 ff  Cmax = 300.0 ff  G =  264  
ABC: Path  3 --     135 : 3    2 sg13g2_a21oi_1 A =   9.07  Df = 344.2  -24.3 ps  S = 105.7 ps  Cin =  3.0 ff  Cout =   9.3 ff  Cmax = 300.0 ff  G =  305  
ABC: Path  4 --     141 : 3    2 sg13g2_o21ai_1 A =   9.07  Df = 488.6  -60.4 ps  S = 122.6 ps  Cin =  3.3 ff  Cout =   8.3 ff  Cmax = 300.0 ff  G =  247  
ABC: Path  5 --     145 : 3    2 sg13g2_a21oi_1 A =   9.07  Df = 602.1  -52.2 ps  S = 102.0 ps  Cin =  3.0 ff  Cout =   8.7 ff  Cmax = 300.0 ff  G =  284  
ABC: Path  6 --     147 : 3    1 sg13g2_o21ai_1 A =   9.07  Df = 717.1  -81.8 ps  S =  99.3 ps  Cin =  3.3 ff  Cout =   5.7 ff  Cmax = 300.0 ff  G =  169  
ABC: Path  7 --     149 : 2    1 sg13g2_xnor2_1 A =  14.52  Df = 847.4 -100.1 ps  S =  86.6 ps  Cin =  5.4 ff  Cout =   6.0 ff  Cmax = 300.0 ff  G =  112  
ABC: Start-point = pi3 (\DPATH.SUM.fa_1.A).  End-point = po27 (\DPATH.SUM.fa_6.S).
ABC: netlist                       : i/o =   10/   52  lat =    0  nd =   168  edge =    393  area =1480.47  delay = 7.00  lev = 7
ABC: + write_blif /tmp/yosys-abc-8vXsM8/output.blif 

124.1.2. Re-integrating ABC results.
ABC RESULTS:    sg13g2_a21oi_1 cells:       24
ABC RESULTS:   sg13g2_a221oi_1 cells:        2
ABC RESULTS:    sg13g2_a22oi_1 cells:        3
ABC RESULTS:     sg13g2_and2_1 cells:        6
ABC RESULTS:     sg13g2_and3_1 cells:        2
ABC RESULTS:      sg13g2_inv_1 cells:       15
ABC RESULTS:    sg13g2_nand2_1 cells:       29
ABC RESULTS:   sg13g2_nand2b_1 cells:        4
ABC RESULTS:    sg13g2_nand3_1 cells:        9
ABC RESULTS:     sg13g2_nor2_1 cells:       27
ABC RESULTS:    sg13g2_nor2b_1 cells:        3
ABC RESULTS:     sg13g2_nor3_1 cells:        6
ABC RESULTS:     sg13g2_nor4_1 cells:        1
ABC RESULTS:    sg13g2_o21ai_1 cells:       17
ABC RESULTS:      sg13g2_or2_1 cells:        4
ABC RESULTS:    sg13g2_xnor2_1 cells:        7
ABC RESULTS:     sg13g2_xor2_1 cells:        9
ABC RESULTS:        internal signals:      165
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       52
Removing temp directory.

125. Executing SETUNDEF pass (replace undef values with defined constants).

126. Executing HILOMAP pass (mapping to constant drivers).

127. Executing SPLITNETS pass (splitting up multi-bit signals).

128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..
Removed 0 unused cells and 227 unused wires.
<suppressed ~1 debug messages>

129. Executing INSBUF pass (insert buffer cells for connected wires).

130. Executing CHECK pass (checking for obvious problems).
Checking module DigitalSine...
Found and reported 0 problems.
{
   "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/tmp/fcc2dc1541454ab397ab2df516ba7a1e.lib ",
   "modules": {
      "\\DigitalSine": {
         "num_wires":         147,
         "num_wire_bits":     179,
         "num_pub_wires":     22,
         "num_pub_wire_bits": 54,
         "num_ports":         5,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         177,
         "area":              1921.336200,
         "num_cells_by_type": {
            "sg13g2_a21oi_1": 24,
            "sg13g2_a221oi_1": 2,
            "sg13g2_a22oi_1": 3,
            "sg13g2_and2_1": 6,
            "sg13g2_and3_1": 2,
            "sg13g2_dfrbpq_1": 9,
            "sg13g2_inv_1": 15,
            "sg13g2_nand2_1": 29,
            "sg13g2_nand2b_1": 4,
            "sg13g2_nand3_1": 9,
            "sg13g2_nor2_1": 27,
            "sg13g2_nor2b_1": 3,
            "sg13g2_nor3_1": 6,
            "sg13g2_nor4_1": 1,
            "sg13g2_o21ai_1": 17,
            "sg13g2_or2_1": 4,
            "sg13g2_xnor2_1": 7,
            "sg13g2_xor2_1": 9
         }
      }
   },
      "design": {
         "num_wires":         147,
         "num_wire_bits":     179,
         "num_pub_wires":     22,
         "num_pub_wire_bits": 54,
         "num_ports":         5,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         177,
         "area":              1921.336200,
         "num_cells_by_type": {
            "sg13g2_a21oi_1": 24,
            "sg13g2_a221oi_1": 2,
            "sg13g2_a22oi_1": 3,
            "sg13g2_and2_1": 6,
            "sg13g2_and3_1": 2,
            "sg13g2_dfrbpq_1": 9,
            "sg13g2_inv_1": 15,
            "sg13g2_nand2_1": 29,
            "sg13g2_nand2b_1": 4,
            "sg13g2_nand3_1": 9,
            "sg13g2_nor2_1": 27,
            "sg13g2_nor2b_1": 3,
            "sg13g2_nor3_1": 6,
            "sg13g2_nor4_1": 1,
            "sg13g2_o21ai_1": 17,
            "sg13g2_or2_1": 4,
            "sg13g2_xnor2_1": 7,
            "sg13g2_xor2_1": 9
         }
      }
}

131. Printing statistics.

=== DigitalSine ===

   Number of wires:                147
   Number of wire bits:            179
   Number of public wires:          22
   Number of public wire bits:      54
   Number of ports:                  5
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                177
     sg13g2_a21oi_1                 24
     sg13g2_a221oi_1                 2
     sg13g2_a22oi_1                  3
     sg13g2_and2_1                   6
     sg13g2_and3_1                   2
     sg13g2_dfrbpq_1                 9
     sg13g2_inv_1                   15
     sg13g2_nand2_1                 29
     sg13g2_nand2b_1                 4
     sg13g2_nand3_1                  9
     sg13g2_nor2_1                  27
     sg13g2_nor2b_1                  3
     sg13g2_nor3_1                   6
     sg13g2_nor4_1                   1
     sg13g2_o21ai_1                 17
     sg13g2_or2_1                    4
     sg13g2_xnor2_1                  7
     sg13g2_xor2_1                   9

   Chip area for module '\DigitalSine': 1921.336200
     of which used for sequential elements: 440.899200 (22.95%)

132. Executing Verilog backend.
Dumping module `\DigitalSine'.

133. Executing JSON backend.
