Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 88eb37e51e3f43d09840f6d415333091 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Mycode/vivadoCode/wallace_mul/wallace_mul.srcs/sources_1/new/wallace.v" Line 1. Module wallace doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Mycode/vivadoCode/wallace_mul/wallace_mul.srcs/sources_1/new/wallace.v" Line 1. Module wallace doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hadd
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.wallace
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
