0.6
2019.2
Nov  6 2019
21:57:16
E:/project/Experiment_3/display/display.srcs/sim_1/new/display_tb.sv,1716449414,systemVerilog,,,,part3_bit_extension_tb,,,../../../../display.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/project/Experiment_4/display/display.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/project/Experiment_4/display/display.srcs/sim_1/new/display_tb.sv,1716907170,systemVerilog,,,,top_tb,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1713454518,verilog,,E:/project/Experiment_4/display/display.srcs/sources_1/ip/width8_addr14/sim/width8_addr14.v,,clk_wiz_0,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1713454518,verilog,,E:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/ip/width8_addr14/sim/width8_addr14.v,1716022068,verilog,,,,width8_addr14,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/alu.sv,1716901121,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sources_1/new/mem.sv,E:/project/Experiment_4/display/display.srcs/sources_1/new/define.vh,alu,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/cpu.sv,1716903976,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sim_1/new/display_tb.sv,,micro_cpu,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/define.vh,1715345808,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v;E:/project/Experiment_4/display/display.srcs/sources_1/new/display.sv,,,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/display.sv,1715587848,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sources_1/new/seg7.sv,,display,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/inst_dec.sv,1716901015,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sources_1/new/regfile.sv,E:/project/Experiment_4/display/display.srcs/sources_1/new/define.vh,inst_dec,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/mem.sv,1716904675,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sources_1/new/cpu.sv,E:/project/Experiment_4/display/display.srcs/sources_1/new/define.vh,mem,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/part2_word_extension.sv,1716089687,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sources_1/new/part3_bit_extension.sv,,part2_word_extension,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/part3_bit_extension.sv,1716464680,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sources_1/new/inst_dec.sv,,part3_bit_extension,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/regfile.sv,1715590167,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sources_1/new/alu.sv,E:/project/Experiment_4/display/display.srcs/sources_1/new/define.vh,regfile,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/seg7.sv,1713467298,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sources_1/new/top.sv,,seg7,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_4/display/display.srcs/sources_1/new/top.sv,1716906694,systemVerilog,,E:/project/Experiment_4/display/display.srcs/sources_1/new/part2_word_extension.sv,,top,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
