<profile>

<section name = "Vivado HLS Report for 'AXIvideo2Mat44'" level="0">
<item name = "Date">Sat Dec  3 16:51:19 2016
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">mysobel</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.95, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 2081163, 3, 2081163, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_wait_for_start">0, 0, 1, 1, 1, 0, yes</column>
<column name="- loop_height">0, 2081160, 7 ~ 1927, -, -, 0 ~ 1080, no</column>
<column name=" + loop_width">1, 1921, 2, 1, 1, 0 ~ 1920, yes</column>
<column name=" + loop_wait_for_eol">1, 1, 2, 1, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 43</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 149</column>
<column name="Register">-, -, 169, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_672_p2">+, 0, 0, 11, 11, 1</column>
<column name="j_V_fu_683_p2">+, 0, 0, 11, 11, 1</column>
<column name="ap_condition_584">and, 0, 0, 1, 1, 1</column>
<column name="video_in_V_data_V_0_load_A">and, 0, 0, 1, 1, 1</column>
<column name="video_in_V_data_V_0_load_B">and, 0, 0, 1, 1, 1</column>
<column name="video_in_V_last_V_0_load_A">and, 0, 0, 1, 1, 1</column>
<column name="video_in_V_last_V_0_load_B">and, 0, 0, 1, 1, 1</column>
<column name="video_in_V_user_V_0_load_A">and, 0, 0, 1, 1, 1</column>
<column name="video_in_V_user_V_0_load_B">and, 0, 0, 1, 1, 1</column>
<column name="exitcond2_i_i_i_i_fu_667_p2">icmp, 0, 0, 4, 11, 11</column>
<column name="exitcond_i_i_i_i_fu_678_p2">icmp, 0, 0, 4, 11, 11</column>
<column name="video_in_V_data_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="video_in_V_last_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="video_in_V_user_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="ap_condition_671">or, 0, 0, 1, 1, 1</column>
<column name="ap_condition_703">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_i_i_i_i_fu_692_p2">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_XR0C0_channel_blk_n">1, 2, 1, 2</column>
<column name="C_XR0C1_channel_blk_n">1, 2, 1, 2</column>
<column name="C_XR0C2_channel_blk_n">1, 2, 1, 2</column>
<column name="C_XR1C0_channel_blk_n">1, 2, 1, 2</column>
<column name="C_XR1C1_channel_blk_n">1, 2, 1, 2</column>
<column name="C_XR1C2_channel_blk_n">1, 2, 1, 2</column>
<column name="C_XR2C0_channel_blk_n">1, 2, 1, 2</column>
<column name="C_XR2C1_channel_blk_n">1, 2, 1, 2</column>
<column name="C_XR2C2_channel_blk_n">1, 2, 1, 2</column>
<column name="C_YR0C0_channel_blk_n">1, 2, 1, 2</column>
<column name="C_YR0C1_channel_blk_n">1, 2, 1, 2</column>
<column name="C_YR0C2_channel_blk_n">1, 2, 1, 2</column>
<column name="C_YR1C0_channel_blk_n">1, 2, 1, 2</column>
<column name="C_YR1C1_channel_blk_n">1, 2, 1, 2</column>
<column name="C_YR1C2_channel_blk_n">1, 2, 1, 2</column>
<column name="C_YR2C0_channel_blk_n">1, 2, 1, 2</column>
<column name="C_YR2C1_channel_blk_n">1, 2, 1, 2</column>
<column name="ap_NS_fsm">4, 9, 1, 9</column>
<column name="ap_enable_reg_pp1_iter1">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">1, 2, 1, 2</column>
<column name="axi_data_V1_i_i_i_i_reg_514">16, 2, 16, 32</column>
<column name="axi_data_V_1_i_i_i_i_reg_569">16, 2, 16, 32</column>
<column name="axi_data_V_3_i_i_i_i_reg_628">16, 2, 16, 32</column>
<column name="axi_last_V1_i_i_i_i_reg_504">1, 2, 1, 2</column>
<column name="axi_last_V_2_i_i_i_i_phi_fu_585_p4">1, 3, 1, 3</column>
<column name="axi_last_V_3_i_i_i_i_reg_616">1, 2, 1, 2</column>
<column name="c_high_thresh_channe_blk_n">1, 2, 1, 2</column>
<column name="c_invert_channel_blk_n">1, 2, 1, 2</column>
<column name="c_low_thresh_channel_1_blk_n">1, 2, 1, 2</column>
<column name="eol_2_i_i_i_i_phi_fu_608_p4">1, 2, 1, 2</column>
<column name="eol_2_i_i_i_i_reg_605">1, 2, 1, 2</column>
<column name="eol_i_i_i_i_phi_fu_550_p4">1, 2, 1, 2</column>
<column name="eol_i_i_i_i_reg_546">1, 2, 1, 2</column>
<column name="eol_reg_558">1, 2, 1, 2</column>
<column name="img_0_data_stream_0_blk_n">1, 2, 1, 2</column>
<column name="img_0_data_stream_1_blk_n">1, 2, 1, 2</column>
<column name="p_3_i_i_i_i_reg_535">11, 2, 11, 22</column>
<column name="p_Val2_s_phi_fu_597_p4">16, 3, 16, 48</column>
<column name="p_i_i_i_i_reg_524">11, 2, 11, 22</column>
<column name="video_in_TDATA_blk_n">1, 2, 1, 2</column>
<column name="video_in_V_data_V_0_data_out">16, 2, 16, 32</column>
<column name="video_in_V_data_V_0_state">2, 3, 2, 6</column>
<column name="video_in_V_dest_V_0_state">2, 3, 2, 6</column>
<column name="video_in_V_last_V_0_data_out">1, 2, 1, 2</column>
<column name="video_in_V_last_V_0_state">2, 3, 2, 6</column>
<column name="video_in_V_user_V_0_data_out">1, 2, 1, 2</column>
<column name="video_in_V_user_V_0_state">2, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="axi_data_V1_i_i_i_i_reg_514">16, 0, 16, 0</column>
<column name="axi_data_V_1_i_i_i_i_reg_569">16, 0, 16, 0</column>
<column name="axi_data_V_3_i_i_i_i_reg_628">16, 0, 16, 0</column>
<column name="axi_last_V1_i_i_i_i_reg_504">1, 0, 1, 0</column>
<column name="axi_last_V_3_i_i_i_i_reg_616">1, 0, 1, 0</column>
<column name="brmerge_i_i_i_i_reg_767">1, 0, 1, 0</column>
<column name="eol_2_i_i_i_i_reg_605">1, 0, 1, 0</column>
<column name="eol_i_i_i_i_reg_546">1, 0, 1, 0</column>
<column name="eol_reg_558">1, 0, 1, 0</column>
<column name="exitcond_i_i_i_i_reg_758">1, 0, 1, 0</column>
<column name="i_V_reg_753">11, 0, 11, 0</column>
<column name="p_3_i_i_i_i_reg_535">11, 0, 11, 0</column>
<column name="p_i_i_i_i_reg_524">11, 0, 11, 0</column>
<column name="sof_1_i_i_i_i_fu_176">1, 0, 1, 0</column>
<column name="tmp_data_V_reg_729">16, 0, 16, 0</column>
<column name="tmp_last_V_reg_737">1, 0, 1, 0</column>
<column name="video_in_V_data_V_0_payload_A">16, 0, 16, 0</column>
<column name="video_in_V_data_V_0_payload_B">16, 0, 16, 0</column>
<column name="video_in_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="video_in_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="video_in_V_data_V_0_state">2, 0, 2, 0</column>
<column name="video_in_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="video_in_V_last_V_0_payload_A">1, 0, 1, 0</column>
<column name="video_in_V_last_V_0_payload_B">1, 0, 1, 0</column>
<column name="video_in_V_last_V_0_sel_rd">1, 0, 1, 0</column>
<column name="video_in_V_last_V_0_sel_wr">1, 0, 1, 0</column>
<column name="video_in_V_last_V_0_state">2, 0, 2, 0</column>
<column name="video_in_V_user_V_0_payload_A">1, 0, 1, 0</column>
<column name="video_in_V_user_V_0_payload_B">1, 0, 1, 0</column>
<column name="video_in_V_user_V_0_sel_rd">1, 0, 1, 0</column>
<column name="video_in_V_user_V_0_sel_wr">1, 0, 1, 0</column>
<column name="video_in_V_user_V_0_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIvideo2Mat44, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIvideo2Mat44, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIvideo2Mat44, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIvideo2Mat44, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXIvideo2Mat44, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIvideo2Mat44, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIvideo2Mat44, return value</column>
<column name="video_in_TDATA">in, 16, axis, video_in_V_data_V, pointer</column>
<column name="video_in_TVALID">in, 1, axis, video_in_V_dest_V, pointer</column>
<column name="video_in_TREADY">out, 1, axis, video_in_V_dest_V, pointer</column>
<column name="video_in_TDEST">in, 1, axis, video_in_V_dest_V, pointer</column>
<column name="video_in_TKEEP">in, 2, axis, video_in_V_keep_V, pointer</column>
<column name="video_in_TSTRB">in, 2, axis, video_in_V_strb_V, pointer</column>
<column name="video_in_TUSER">in, 1, axis, video_in_V_user_V, pointer</column>
<column name="video_in_TLAST">in, 1, axis, video_in_V_last_V, pointer</column>
<column name="video_in_TID">in, 1, axis, video_in_V_id_V, pointer</column>
<column name="rows">in, 32, ap_stable, rows, scalar</column>
<column name="cols">in, 32, ap_stable, cols, scalar</column>
<column name="img_0_data_stream_0_din">out, 8, ap_fifo, img_0_data_stream_0, pointer</column>
<column name="img_0_data_stream_0_full_n">in, 1, ap_fifo, img_0_data_stream_0, pointer</column>
<column name="img_0_data_stream_0_write">out, 1, ap_fifo, img_0_data_stream_0, pointer</column>
<column name="img_0_data_stream_1_din">out, 8, ap_fifo, img_0_data_stream_1, pointer</column>
<column name="img_0_data_stream_1_full_n">in, 1, ap_fifo, img_0_data_stream_1, pointer</column>
<column name="img_0_data_stream_1_write">out, 1, ap_fifo, img_0_data_stream_1, pointer</column>
<column name="C_XR0C0">in, 32, ap_none, C_XR0C0, scalar</column>
<column name="C_XR0C1">in, 32, ap_none, C_XR0C1, scalar</column>
<column name="C_XR0C2">in, 32, ap_none, C_XR0C2, scalar</column>
<column name="C_XR1C0">in, 32, ap_none, C_XR1C0, scalar</column>
<column name="C_XR1C1">in, 32, ap_none, C_XR1C1, scalar</column>
<column name="C_XR1C2">in, 32, ap_none, C_XR1C2, scalar</column>
<column name="C_XR2C0">in, 32, ap_none, C_XR2C0, scalar</column>
<column name="C_XR2C1">in, 32, ap_none, C_XR2C1, scalar</column>
<column name="C_XR2C2">in, 32, ap_none, C_XR2C2, scalar</column>
<column name="C_YR0C0">in, 32, ap_none, C_YR0C0, scalar</column>
<column name="C_YR0C1">in, 32, ap_none, C_YR0C1, scalar</column>
<column name="C_YR0C2">in, 32, ap_none, C_YR0C2, scalar</column>
<column name="C_YR1C0">in, 32, ap_none, C_YR1C0, scalar</column>
<column name="C_YR1C1">in, 32, ap_none, C_YR1C1, scalar</column>
<column name="C_YR1C2">in, 32, ap_none, C_YR1C2, scalar</column>
<column name="C_YR2C0">in, 32, ap_none, C_YR2C0, scalar</column>
<column name="C_YR2C1">in, 32, ap_none, C_YR2C1, scalar</column>
<column name="c_high_thresh">in, 32, ap_none, c_high_thresh, scalar</column>
<column name="c_low_thresh">in, 32, ap_none, c_low_thresh, scalar</column>
<column name="c_invert">in, 32, ap_none, c_invert, scalar</column>
<column name="C_XR0C0_channel_din">out, 32, ap_fifo, C_XR0C0_channel, pointer</column>
<column name="C_XR0C0_channel_full_n">in, 1, ap_fifo, C_XR0C0_channel, pointer</column>
<column name="C_XR0C0_channel_write">out, 1, ap_fifo, C_XR0C0_channel, pointer</column>
<column name="C_XR0C1_channel_din">out, 32, ap_fifo, C_XR0C1_channel, pointer</column>
<column name="C_XR0C1_channel_full_n">in, 1, ap_fifo, C_XR0C1_channel, pointer</column>
<column name="C_XR0C1_channel_write">out, 1, ap_fifo, C_XR0C1_channel, pointer</column>
<column name="C_XR0C2_channel_din">out, 32, ap_fifo, C_XR0C2_channel, pointer</column>
<column name="C_XR0C2_channel_full_n">in, 1, ap_fifo, C_XR0C2_channel, pointer</column>
<column name="C_XR0C2_channel_write">out, 1, ap_fifo, C_XR0C2_channel, pointer</column>
<column name="C_XR1C0_channel_din">out, 32, ap_fifo, C_XR1C0_channel, pointer</column>
<column name="C_XR1C0_channel_full_n">in, 1, ap_fifo, C_XR1C0_channel, pointer</column>
<column name="C_XR1C0_channel_write">out, 1, ap_fifo, C_XR1C0_channel, pointer</column>
<column name="C_XR1C1_channel_din">out, 32, ap_fifo, C_XR1C1_channel, pointer</column>
<column name="C_XR1C1_channel_full_n">in, 1, ap_fifo, C_XR1C1_channel, pointer</column>
<column name="C_XR1C1_channel_write">out, 1, ap_fifo, C_XR1C1_channel, pointer</column>
<column name="C_XR1C2_channel_din">out, 32, ap_fifo, C_XR1C2_channel, pointer</column>
<column name="C_XR1C2_channel_full_n">in, 1, ap_fifo, C_XR1C2_channel, pointer</column>
<column name="C_XR1C2_channel_write">out, 1, ap_fifo, C_XR1C2_channel, pointer</column>
<column name="C_XR2C0_channel_din">out, 32, ap_fifo, C_XR2C0_channel, pointer</column>
<column name="C_XR2C0_channel_full_n">in, 1, ap_fifo, C_XR2C0_channel, pointer</column>
<column name="C_XR2C0_channel_write">out, 1, ap_fifo, C_XR2C0_channel, pointer</column>
<column name="C_XR2C1_channel_din">out, 32, ap_fifo, C_XR2C1_channel, pointer</column>
<column name="C_XR2C1_channel_full_n">in, 1, ap_fifo, C_XR2C1_channel, pointer</column>
<column name="C_XR2C1_channel_write">out, 1, ap_fifo, C_XR2C1_channel, pointer</column>
<column name="C_XR2C2_channel_din">out, 32, ap_fifo, C_XR2C2_channel, pointer</column>
<column name="C_XR2C2_channel_full_n">in, 1, ap_fifo, C_XR2C2_channel, pointer</column>
<column name="C_XR2C2_channel_write">out, 1, ap_fifo, C_XR2C2_channel, pointer</column>
<column name="C_YR0C0_channel_din">out, 32, ap_fifo, C_YR0C0_channel, pointer</column>
<column name="C_YR0C0_channel_full_n">in, 1, ap_fifo, C_YR0C0_channel, pointer</column>
<column name="C_YR0C0_channel_write">out, 1, ap_fifo, C_YR0C0_channel, pointer</column>
<column name="C_YR0C1_channel_din">out, 32, ap_fifo, C_YR0C1_channel, pointer</column>
<column name="C_YR0C1_channel_full_n">in, 1, ap_fifo, C_YR0C1_channel, pointer</column>
<column name="C_YR0C1_channel_write">out, 1, ap_fifo, C_YR0C1_channel, pointer</column>
<column name="C_YR0C2_channel_din">out, 32, ap_fifo, C_YR0C2_channel, pointer</column>
<column name="C_YR0C2_channel_full_n">in, 1, ap_fifo, C_YR0C2_channel, pointer</column>
<column name="C_YR0C2_channel_write">out, 1, ap_fifo, C_YR0C2_channel, pointer</column>
<column name="C_YR1C0_channel_din">out, 32, ap_fifo, C_YR1C0_channel, pointer</column>
<column name="C_YR1C0_channel_full_n">in, 1, ap_fifo, C_YR1C0_channel, pointer</column>
<column name="C_YR1C0_channel_write">out, 1, ap_fifo, C_YR1C0_channel, pointer</column>
<column name="C_YR1C1_channel_din">out, 32, ap_fifo, C_YR1C1_channel, pointer</column>
<column name="C_YR1C1_channel_full_n">in, 1, ap_fifo, C_YR1C1_channel, pointer</column>
<column name="C_YR1C1_channel_write">out, 1, ap_fifo, C_YR1C1_channel, pointer</column>
<column name="C_YR1C2_channel_din">out, 32, ap_fifo, C_YR1C2_channel, pointer</column>
<column name="C_YR1C2_channel_full_n">in, 1, ap_fifo, C_YR1C2_channel, pointer</column>
<column name="C_YR1C2_channel_write">out, 1, ap_fifo, C_YR1C2_channel, pointer</column>
<column name="C_YR2C0_channel_din">out, 32, ap_fifo, C_YR2C0_channel, pointer</column>
<column name="C_YR2C0_channel_full_n">in, 1, ap_fifo, C_YR2C0_channel, pointer</column>
<column name="C_YR2C0_channel_write">out, 1, ap_fifo, C_YR2C0_channel, pointer</column>
<column name="C_YR2C1_channel_din">out, 32, ap_fifo, C_YR2C1_channel, pointer</column>
<column name="C_YR2C1_channel_full_n">in, 1, ap_fifo, C_YR2C1_channel, pointer</column>
<column name="C_YR2C1_channel_write">out, 1, ap_fifo, C_YR2C1_channel, pointer</column>
<column name="c_high_thresh_channe_din">out, 32, ap_fifo, c_high_thresh_channe, pointer</column>
<column name="c_high_thresh_channe_full_n">in, 1, ap_fifo, c_high_thresh_channe, pointer</column>
<column name="c_high_thresh_channe_write">out, 1, ap_fifo, c_high_thresh_channe, pointer</column>
<column name="c_low_thresh_channel_1_din">out, 32, ap_fifo, c_low_thresh_channel_1, pointer</column>
<column name="c_low_thresh_channel_1_full_n">in, 1, ap_fifo, c_low_thresh_channel_1, pointer</column>
<column name="c_low_thresh_channel_1_write">out, 1, ap_fifo, c_low_thresh_channel_1, pointer</column>
<column name="c_invert_channel_din">out, 32, ap_fifo, c_invert_channel, pointer</column>
<column name="c_invert_channel_full_n">in, 1, ap_fifo, c_invert_channel, pointer</column>
<column name="c_invert_channel_write">out, 1, ap_fifo, c_invert_channel, pointer</column>
</table>
</item>
</section>
</profile>
