Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -o debounce_tb.exe --prj /home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/code/fsm/fsm.sim/sim_1/behav/debounce_tb.prj -top work.debounce_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "/home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/code/fsm/fsm.srcs/sources_1/new/debounce.vhd" into library work
Parsing VHDL file "/home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/code/fsm/fsm.srcs/sim_1/new/debounce_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96424 KB
Fuse CPU Usage: 1720 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity debounce [\debounce(19)\]
Compiling architecture behavioral of entity debounce_tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable debounce_tb.exe
Fuse Memory Usage: 668724 KB
Fuse CPU Usage: 1820 ms
GCC CPU Usage: 3560 ms
