{"vcs1":{"timestamp_begin":1732690642.247480102, "rt":1.99, "ut":0.70, "st":0.25}}
{"vcselab":{"timestamp_begin":1732690644.315413217, "rt":1.08, "ut":0.32, "st":0.14}}
{"link":{"timestamp_begin":1732690645.463911540, "rt":0.33, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732690641.716771771}
{"VCS_COMP_START_TIME": 1732690641.716771771}
{"VCS_COMP_END_TIME": 1732690652.800210335}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332280}}
{"stitch_vcselab": {"peak_mem": 231548}}
