Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,7517
design__instance__area,92138.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,16
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0016738793347030878
power__switching__total,0.0003671339072752744
power__leakage__total,0.000003999354703410063
power__total,0.0020450125448405743
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.018747767757767982
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,-0.018747767757767982
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.2185877929420678
timing__setup__ws__corner:nom_fast_1p32V_m40C,9.441136140103044
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.218588
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,9.441136
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,16
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.03399328137415416
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,-0.03399328137415416
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5233654768813257
timing__setup__ws__corner:nom_slow_1p08V_125C,8.580677744546335
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.523365
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,8.580678
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,16
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.02475072994390376
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,-0.02475072994390376
timing__hold__ws__corner:nom_typ_1p20V_25C,0.32840914250923064
timing__setup__ws__corner:nom_typ_1p20V_25C,9.122132640790994
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.328409
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.122132
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,16
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.018747767757767982
clock__skew__worst_setup,-0.03399328137415416
timing__hold__ws,0.2185877929420678
timing__setup__ws,8.580677744546335
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.218588
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.580678
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,45
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,1810
design__instance__area__stdcell,26463
design__instance__count__macros,1
design__instance__area__macros,3522.95
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.321218
design__instance__utilization__stdcell,0.294597
design__rows,50
design__rows:CoreSite,50
design__sites,48840
design__sites:CoreSite,48840
design__instance__count__class:macro,1
design__instance__area__class:macro,3522.95
design__instance__count__class:buffer,16
design__instance__area__class:buffer,116.122
design__instance__count__class:inverter,138
design__instance__area__class:inverter,751.162
design__instance__count__class:sequential_cell,256
design__instance__area__class:sequential_cell,12541.1
design__instance__count__class:multi_input_combinational_cell,1162
design__instance__area__class:multi_input_combinational_cell,10757.6
flow__warnings__count,1
flow__errors__count,0
flow__warnings__count:ODB-0220,1
flow__warnings__count:ORD-2011,1
flow__warnings__type_count,1
flow__warnings__count:ORD-0039,1
flow__warnings__count:PDN-0211,1
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,52726.1
design__violations,0
design__instance__count__class:timing_repair_buffer,202
design__instance__area__class:timing_repair_buffer,1466.04
design__instance__count__class:clock_buffer,26
design__instance__area__class:clock_buffer,722.131
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,108.864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,11055
global_route__wirelength,89913
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1816
route__net__special,2
route__drc_errors__iter:0,476
route__wirelength__iter:0,61697
route__drc_errors__iter:1,178
route__wirelength__iter:1,61437
route__drc_errors__iter:2,145
route__wirelength__iter:2,61438
route__drc_errors__iter:3,0
route__wirelength__iter:3,61424
route__drc_errors,0
route__wirelength,61424
route__vias,10689
route__vias__singlecut,10689
route__vias__multicut,0
flow__warnings__count:DRT-0349,10
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,630.59
design__instance__count__class:fill_cell,5706
design__instance__area__class:fill_cell,62152.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,289
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,289
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,289
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,289
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19154
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19987
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00845712
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00484806
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000273848
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00484806
design_powergrid__voltage__worst,0.00484806
design_powergrid__voltage__worst__net:VPWR,1.19154
design_powergrid__drop__worst,0.00845712
design_powergrid__drop__worst__net:VPWR,0.00845712
design_powergrid__voltage__worst__net:VGND,0.00484806
design_powergrid__drop__worst__net:VGND,0.00484806
ir__voltage__worst,1.189999999999999946709294817992486059665679931640625
ir__drop__avg,0.0001269999999999999970058672804640309550450183451175689697265625
ir__drop__worst,0.00846000000000000050570658771675880416296422481536865234375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
