<stg><name>myproject</name>


<trans_list>

<trans id="326" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
.preheader41.preheader:0  %log_table_i = alloca [4096 x i16], align 2

]]></Node>
<StgValue><ssdm name="log_table_i"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="35" op_0_bw="64">
<![CDATA[
.preheader41.preheader:6  %transformer_0_out = alloca [32 x i35], align 8

]]></Node>
<StgValue><ssdm name="transformer_0_out"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="35" op_0_bw="64">
<![CDATA[
.preheader41.preheader:7  %mlp_dimensions_reduced_V = alloca [16 x i35], align 8

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">
</state>

<state id="3" st_id="3">
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="560" op_0_bw="560" op_1_bw="35">
<![CDATA[
.preheader41.preheader:13  %call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="560" op_0_bw="560" op_1_bw="35">
<![CDATA[
.preheader41.preheader:13  %call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="560" op_0_bw="560" op_1_bw="35">
<![CDATA[
.preheader41.preheader:13  %call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="560" op_0_bw="560" op_1_bw="35">
<![CDATA[
.preheader41.preheader:13  %call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="560" op_0_bw="560" op_1_bw="35">
<![CDATA[
.preheader41.preheader:13  %call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="560" op_0_bw="560" op_1_bw="35">
<![CDATA[
.preheader41.preheader:13  %call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="560" op_0_bw="560" op_1_bw="35">
<![CDATA[
.preheader41.preheader:13  %call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="59" st_id="11" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="560" op_0_bw="560" op_1_bw="35">
<![CDATA[
.preheader41.preheader:13  %call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="60" st_id="12" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="560" op_0_bw="560" op_1_bw="35">
<![CDATA[
.preheader41.preheader:13  %call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="61" st_id="13" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="560" op_0_bw="560" op_1_bw="35">
<![CDATA[
.preheader41.preheader:13  %call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:14  %embedded_with_cls_1_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="embedded_with_cls_1_V"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:15  %embedded_with_cls_3_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="embedded_with_cls_3_V"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:16  %embedded_with_cls_5_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="embedded_with_cls_5_V"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:17  %embedded_with_cls_7_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="embedded_with_cls_7_V"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:18  %embedded_with_cls_9_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="embedded_with_cls_9_V"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:19  %embedded_with_cls_11_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="embedded_with_cls_11_V"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:20  %embedded_with_cls_13_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="embedded_with_cls_13_V"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:21  %embedded_with_cls_15_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="embedded_with_cls_15_V"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:22  %embedded_with_cls_17_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="embedded_with_cls_17_V"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:23  %embedded_with_cls_19_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="embedded_with_cls_19_V"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:24  %embedded_with_cls_21_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="embedded_with_cls_21_V"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:25  %embedded_with_cls_23_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="embedded_with_cls_23_V"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:26  %embedded_with_cls_25_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="embedded_with_cls_25_V"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:27  %embedded_with_cls_27_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="embedded_with_cls_27_V"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:28  %embedded_with_cls_29_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="embedded_with_cls_29_V"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="35" op_0_bw="560">
<![CDATA[
.preheader41.preheader:29  %embedded_with_cls_31_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="embedded_with_cls_31_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="78" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="35" op_9_bw="35" op_10_bw="35" op_11_bw="35" op_12_bw="35" op_13_bw="35" op_14_bw="35" op_15_bw="35" op_16_bw="35" op_17_bw="35" op_18_bw="16" op_19_bw="16">
<![CDATA[
.preheader41.preheader:30  call fastcc void @transformer(i35 %embedded_with_cls_1_V, i35 %embedded_with_cls_3_V, i35 %embedded_with_cls_5_V, i35 %embedded_with_cls_7_V, i35 %embedded_with_cls_9_V, i35 %embedded_with_cls_11_V, i35 %embedded_with_cls_13_V, i35 %embedded_with_cls_15_V, i35 %embedded_with_cls_17_V, i35 %embedded_with_cls_19_V, i35 %embedded_with_cls_21_V, i35 %embedded_with_cls_23_V, i35 %embedded_with_cls_25_V, i35 %embedded_with_cls_27_V, i35 %embedded_with_cls_29_V, i35 %embedded_with_cls_31_V, [32 x i35]* %transformer_0_out)

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader41.preheader:170  call fastcc void @"init_log_table<ap_fixed<16, 6, 5, 3, 0>, softmax_config0>"([4096 x i16]* %log_table_i)

]]></Node>
<StgValue><ssdm name="call_ln350"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="80" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="35" op_9_bw="35" op_10_bw="35" op_11_bw="35" op_12_bw="35" op_13_bw="35" op_14_bw="35" op_15_bw="35" op_16_bw="35" op_17_bw="35" op_18_bw="16" op_19_bw="16">
<![CDATA[
.preheader41.preheader:30  call fastcc void @transformer(i35 %embedded_with_cls_1_V, i35 %embedded_with_cls_3_V, i35 %embedded_with_cls_5_V, i35 %embedded_with_cls_7_V, i35 %embedded_with_cls_9_V, i35 %embedded_with_cls_11_V, i35 %embedded_with_cls_13_V, i35 %embedded_with_cls_15_V, i35 %embedded_with_cls_17_V, i35 %embedded_with_cls_19_V, i35 %embedded_with_cls_21_V, i35 %embedded_with_cls_23_V, i35 %embedded_with_cls_25_V, i35 %embedded_with_cls_27_V, i35 %embedded_with_cls_29_V, i35 %embedded_with_cls_31_V, [32 x i35]* %transformer_0_out)

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader41.preheader:170  call fastcc void @"init_log_table<ap_fixed<16, 6, 5, 3, 0>, softmax_config0>"([4096 x i16]* %log_table_i)

]]></Node>
<StgValue><ssdm name="call_ln350"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="82" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:31  %transformer_0_out_addr = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr"/></StgValue>
</operation>

<operation id="83" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:32  %transformer_0_out_load = load i35* %transformer_0_out_addr, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:35  %transformer_0_out_addr_1 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:36  %transformer_0_out_load_1 = load i35* %transformer_0_out_addr_1, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="86" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:32  %transformer_0_out_load = load i35* %transformer_0_out_addr, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load"/></StgValue>
</operation>

<operation id="87" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:33  %mlp_dimensions_reduced_V_addr = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:34  store i35 %transformer_0_out_load, i35* %mlp_dimensions_reduced_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="89" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:36  %transformer_0_out_load_1 = load i35* %transformer_0_out_addr_1, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_1"/></StgValue>
</operation>

<operation id="90" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:37  %mlp_dimensions_reduced_V_addr_1 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:38  store i35 %transformer_0_out_load_1, i35* %mlp_dimensions_reduced_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:39  %transformer_0_out_addr_2 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:40  %transformer_0_out_load_2 = load i35* %transformer_0_out_addr_2, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_2"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:43  %transformer_0_out_addr_3 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_3"/></StgValue>
</operation>

<operation id="95" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:44  %transformer_0_out_load_3 = load i35* %transformer_0_out_addr_3, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="96" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:40  %transformer_0_out_load_2 = load i35* %transformer_0_out_addr_2, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_2"/></StgValue>
</operation>

<operation id="97" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:41  %mlp_dimensions_reduced_V_addr_2 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:42  store i35 %transformer_0_out_load_2, i35* %mlp_dimensions_reduced_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="99" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:44  %transformer_0_out_load_3 = load i35* %transformer_0_out_addr_3, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_3"/></StgValue>
</operation>

<operation id="100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:45  %mlp_dimensions_reduced_V_addr_3 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_3"/></StgValue>
</operation>

<operation id="101" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:46  store i35 %transformer_0_out_load_3, i35* %mlp_dimensions_reduced_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:47  %transformer_0_out_addr_4 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_4"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:48  %transformer_0_out_load_4 = load i35* %transformer_0_out_addr_4, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_4"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:51  %transformer_0_out_addr_5 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_5"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:52  %transformer_0_out_load_5 = load i35* %transformer_0_out_addr_5, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="106" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:48  %transformer_0_out_load_4 = load i35* %transformer_0_out_addr_4, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_4"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:49  %mlp_dimensions_reduced_V_addr_4 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_4"/></StgValue>
</operation>

<operation id="108" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:50  store i35 %transformer_0_out_load_4, i35* %mlp_dimensions_reduced_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="109" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:52  %transformer_0_out_load_5 = load i35* %transformer_0_out_addr_5, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_5"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:53  %mlp_dimensions_reduced_V_addr_5 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_5"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:54  store i35 %transformer_0_out_load_5, i35* %mlp_dimensions_reduced_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:55  %transformer_0_out_addr_6 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_6"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:56  %transformer_0_out_load_6 = load i35* %transformer_0_out_addr_6, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_6"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:59  %transformer_0_out_addr_7 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_7"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:60  %transformer_0_out_load_7 = load i35* %transformer_0_out_addr_7, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="116" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:56  %transformer_0_out_load_6 = load i35* %transformer_0_out_addr_6, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_6"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:57  %mlp_dimensions_reduced_V_addr_6 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_6"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:58  store i35 %transformer_0_out_load_6, i35* %mlp_dimensions_reduced_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:60  %transformer_0_out_load_7 = load i35* %transformer_0_out_addr_7, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_7"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:61  %mlp_dimensions_reduced_V_addr_7 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_7"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:62  store i35 %transformer_0_out_load_7, i35* %mlp_dimensions_reduced_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:63  %transformer_0_out_addr_8 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_8"/></StgValue>
</operation>

<operation id="123" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:64  %transformer_0_out_load_8 = load i35* %transformer_0_out_addr_8, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_8"/></StgValue>
</operation>

<operation id="124" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:67  %transformer_0_out_addr_9 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_9"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:68  %transformer_0_out_load_9 = load i35* %transformer_0_out_addr_9, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="126" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:64  %transformer_0_out_load_8 = load i35* %transformer_0_out_addr_8, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_8"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:65  %mlp_dimensions_reduced_V_addr_8 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_8"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:66  store i35 %transformer_0_out_load_8, i35* %mlp_dimensions_reduced_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:68  %transformer_0_out_load_9 = load i35* %transformer_0_out_addr_9, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_9"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:69  %mlp_dimensions_reduced_V_addr_9 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_9"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:70  store i35 %transformer_0_out_load_9, i35* %mlp_dimensions_reduced_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:71  %transformer_0_out_addr_10 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_10"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:72  %transformer_0_out_load_10 = load i35* %transformer_0_out_addr_10, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_10"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:75  %transformer_0_out_addr_11 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_11"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:76  %transformer_0_out_load_11 = load i35* %transformer_0_out_addr_11, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="136" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:72  %transformer_0_out_load_10 = load i35* %transformer_0_out_addr_10, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_10"/></StgValue>
</operation>

<operation id="137" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:73  %mlp_dimensions_reduced_V_addr_10 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_10"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:74  store i35 %transformer_0_out_load_10, i35* %mlp_dimensions_reduced_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="139" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:76  %transformer_0_out_load_11 = load i35* %transformer_0_out_addr_11, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_11"/></StgValue>
</operation>

<operation id="140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:77  %mlp_dimensions_reduced_V_addr_11 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_11"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:78  store i35 %transformer_0_out_load_11, i35* %mlp_dimensions_reduced_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:79  %transformer_0_out_addr_12 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_12"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:80  %transformer_0_out_load_12 = load i35* %transformer_0_out_addr_12, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_12"/></StgValue>
</operation>

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:83  %transformer_0_out_addr_13 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_13"/></StgValue>
</operation>

<operation id="145" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:84  %transformer_0_out_load_13 = load i35* %transformer_0_out_addr_13, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="146" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:80  %transformer_0_out_load_12 = load i35* %transformer_0_out_addr_12, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_12"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:81  %mlp_dimensions_reduced_V_addr_12 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_12"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:82  store i35 %transformer_0_out_load_12, i35* %mlp_dimensions_reduced_V_addr_12, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:84  %transformer_0_out_load_13 = load i35* %transformer_0_out_addr_13, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_13"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:85  %mlp_dimensions_reduced_V_addr_13 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_13"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:86  store i35 %transformer_0_out_load_13, i35* %mlp_dimensions_reduced_V_addr_13, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:87  %transformer_0_out_addr_14 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_14"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:88  %transformer_0_out_load_14 = load i35* %transformer_0_out_addr_14, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_14"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:91  %transformer_0_out_addr_15 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_15"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:92  %transformer_0_out_load_15 = load i35* %transformer_0_out_addr_15, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="156" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:88  %transformer_0_out_load_14 = load i35* %transformer_0_out_addr_14, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_14"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:89  %mlp_dimensions_reduced_V_addr_14 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_14"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:90  store i35 %transformer_0_out_load_14, i35* %mlp_dimensions_reduced_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:92  %transformer_0_out_load_15 = load i35* %transformer_0_out_addr_15, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_15"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:93  %mlp_dimensions_reduced_V_addr_15 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_15"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:94  store i35 %transformer_0_out_load_15, i35* %mlp_dimensions_reduced_V_addr_15, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:95  %transformer_0_out_addr_16 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_16"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:96  %transformer_0_out_load_16 = load i35* %transformer_0_out_addr_16, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_16"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:99  %transformer_0_out_addr_17 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_17"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:100  %transformer_0_out_load_17 = load i35* %transformer_0_out_addr_17, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="166" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:96  %transformer_0_out_load_16 = load i35* %transformer_0_out_addr_16, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_16"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:97  %mlp_dimensions_reduced_V_addr_16 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_16"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:98  store i35 %transformer_0_out_load_16, i35* %mlp_dimensions_reduced_V_addr_16, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:100  %transformer_0_out_load_17 = load i35* %transformer_0_out_addr_17, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_17"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:101  %mlp_dimensions_reduced_V_addr_17 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_17"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:102  store i35 %transformer_0_out_load_17, i35* %mlp_dimensions_reduced_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:103  %transformer_0_out_addr_18 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_18"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:104  %transformer_0_out_load_18 = load i35* %transformer_0_out_addr_18, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_18"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:107  %transformer_0_out_addr_19 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_19"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:108  %transformer_0_out_load_19 = load i35* %transformer_0_out_addr_19, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:104  %transformer_0_out_load_18 = load i35* %transformer_0_out_addr_18, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_18"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:105  %mlp_dimensions_reduced_V_addr_18 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_18"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:106  store i35 %transformer_0_out_load_18, i35* %mlp_dimensions_reduced_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:108  %transformer_0_out_load_19 = load i35* %transformer_0_out_addr_19, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_19"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:109  %mlp_dimensions_reduced_V_addr_19 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_19"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:110  store i35 %transformer_0_out_load_19, i35* %mlp_dimensions_reduced_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:111  %transformer_0_out_addr_20 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_20"/></StgValue>
</operation>

<operation id="183" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:112  %transformer_0_out_load_20 = load i35* %transformer_0_out_addr_20, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_20"/></StgValue>
</operation>

<operation id="184" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:115  %transformer_0_out_addr_21 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_21"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:116  %transformer_0_out_load_21 = load i35* %transformer_0_out_addr_21, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_21"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="186" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:112  %transformer_0_out_load_20 = load i35* %transformer_0_out_addr_20, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_20"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:113  %mlp_dimensions_reduced_V_addr_20 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_20"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:114  store i35 %transformer_0_out_load_20, i35* %mlp_dimensions_reduced_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="189" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:116  %transformer_0_out_load_21 = load i35* %transformer_0_out_addr_21, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_21"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:117  %mlp_dimensions_reduced_V_addr_21 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_21"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:118  store i35 %transformer_0_out_load_21, i35* %mlp_dimensions_reduced_V_addr_21, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:119  %transformer_0_out_addr_22 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_22"/></StgValue>
</operation>

<operation id="193" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:120  %transformer_0_out_load_22 = load i35* %transformer_0_out_addr_22, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_22"/></StgValue>
</operation>

<operation id="194" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:123  %transformer_0_out_addr_23 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_23"/></StgValue>
</operation>

<operation id="195" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:124  %transformer_0_out_load_23 = load i35* %transformer_0_out_addr_23, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="196" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:120  %transformer_0_out_load_22 = load i35* %transformer_0_out_addr_22, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_22"/></StgValue>
</operation>

<operation id="197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:121  %mlp_dimensions_reduced_V_addr_22 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_22"/></StgValue>
</operation>

<operation id="198" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:122  store i35 %transformer_0_out_load_22, i35* %mlp_dimensions_reduced_V_addr_22, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="199" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:124  %transformer_0_out_load_23 = load i35* %transformer_0_out_addr_23, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_23"/></StgValue>
</operation>

<operation id="200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:125  %mlp_dimensions_reduced_V_addr_23 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_23"/></StgValue>
</operation>

<operation id="201" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:126  store i35 %transformer_0_out_load_23, i35* %mlp_dimensions_reduced_V_addr_23, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:127  %transformer_0_out_addr_24 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_24"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:128  %transformer_0_out_load_24 = load i35* %transformer_0_out_addr_24, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_24"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:131  %transformer_0_out_addr_25 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_25"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:132  %transformer_0_out_load_25 = load i35* %transformer_0_out_addr_25, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_25"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="206" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:128  %transformer_0_out_load_24 = load i35* %transformer_0_out_addr_24, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_24"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:129  %mlp_dimensions_reduced_V_addr_24 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_24"/></StgValue>
</operation>

<operation id="208" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:130  store i35 %transformer_0_out_load_24, i35* %mlp_dimensions_reduced_V_addr_24, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="209" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:132  %transformer_0_out_load_25 = load i35* %transformer_0_out_addr_25, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_25"/></StgValue>
</operation>

<operation id="210" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:133  %mlp_dimensions_reduced_V_addr_25 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_25"/></StgValue>
</operation>

<operation id="211" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:134  store i35 %transformer_0_out_load_25, i35* %mlp_dimensions_reduced_V_addr_25, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="212" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:135  %transformer_0_out_addr_26 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_26"/></StgValue>
</operation>

<operation id="213" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:136  %transformer_0_out_load_26 = load i35* %transformer_0_out_addr_26, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_26"/></StgValue>
</operation>

<operation id="214" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:139  %transformer_0_out_addr_27 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_27"/></StgValue>
</operation>

<operation id="215" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:140  %transformer_0_out_load_27 = load i35* %transformer_0_out_addr_27, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_27"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="216" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:136  %transformer_0_out_load_26 = load i35* %transformer_0_out_addr_26, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_26"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:137  %mlp_dimensions_reduced_V_addr_26 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_26"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:138  store i35 %transformer_0_out_load_26, i35* %mlp_dimensions_reduced_V_addr_26, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:140  %transformer_0_out_load_27 = load i35* %transformer_0_out_addr_27, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_27"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:141  %mlp_dimensions_reduced_V_addr_27 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_27"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:142  store i35 %transformer_0_out_load_27, i35* %mlp_dimensions_reduced_V_addr_27, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="222" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:143  %transformer_0_out_addr_28 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_28"/></StgValue>
</operation>

<operation id="223" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:144  %transformer_0_out_load_28 = load i35* %transformer_0_out_addr_28, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_28"/></StgValue>
</operation>

<operation id="224" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:147  %transformer_0_out_addr_29 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_29"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:148  %transformer_0_out_load_29 = load i35* %transformer_0_out_addr_29, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="226" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:144  %transformer_0_out_load_28 = load i35* %transformer_0_out_addr_28, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_28"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:145  %mlp_dimensions_reduced_V_addr_28 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_28"/></StgValue>
</operation>

<operation id="228" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:146  store i35 %transformer_0_out_load_28, i35* %mlp_dimensions_reduced_V_addr_28, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="229" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:148  %transformer_0_out_load_29 = load i35* %transformer_0_out_addr_29, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_29"/></StgValue>
</operation>

<operation id="230" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:149  %mlp_dimensions_reduced_V_addr_29 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_29"/></StgValue>
</operation>

<operation id="231" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:150  store i35 %transformer_0_out_load_29, i35* %mlp_dimensions_reduced_V_addr_29, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="232" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:151  %transformer_0_out_addr_30 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_30"/></StgValue>
</operation>

<operation id="233" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:152  %transformer_0_out_load_30 = load i35* %transformer_0_out_addr_30, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_30"/></StgValue>
</operation>

<operation id="234" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:155  %transformer_0_out_addr_31 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="transformer_0_out_addr_31"/></StgValue>
</operation>

<operation id="235" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:156  %transformer_0_out_load_31 = load i35* %transformer_0_out_addr_31, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_31"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="236" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:152  %transformer_0_out_load_30 = load i35* %transformer_0_out_addr_30, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_30"/></StgValue>
</operation>

<operation id="237" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:153  %mlp_dimensions_reduced_V_addr_30 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_30"/></StgValue>
</operation>

<operation id="238" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:154  store i35 %transformer_0_out_load_30, i35* %mlp_dimensions_reduced_V_addr_30, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="239" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="35" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41.preheader:156  %transformer_0_out_load_31 = load i35* %transformer_0_out_addr_31, align 16

]]></Node>
<StgValue><ssdm name="transformer_0_out_load_31"/></StgValue>
</operation>

<operation id="240" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:157  %mlp_dimensions_reduced_V_addr_31 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="mlp_dimensions_reduced_V_addr_31"/></StgValue>
</operation>

<operation id="241" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.preheader41.preheader:158  store i35 %transformer_0_out_load_31, i35* %mlp_dimensions_reduced_V_addr_31, align 8

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="242" st_id="33" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="35" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.preheader41.preheader:159  %call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="243" st_id="34" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="35" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.preheader41.preheader:159  %call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="244" st_id="35" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="35" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.preheader41.preheader:159  %call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="245" st_id="36" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="35" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.preheader41.preheader:159  %call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="246" st_id="37" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="35" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.preheader41.preheader:159  %call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="247" st_id="38" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="35" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.preheader41.preheader:159  %call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="248" st_id="39" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="35" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.preheader41.preheader:159  %call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="249" st_id="40" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="35" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.preheader41.preheader:159  %call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="250" st_id="41" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="35" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.preheader41.preheader:159  %call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="251" st_id="42" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="35" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
.preheader41.preheader:159  %call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="252" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="35" op_0_bw="175">
<![CDATA[
.preheader41.preheader:160  %mlp_out = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="mlp_out"/></StgValue>
</operation>

<operation id="253" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="35" op_0_bw="175">
<![CDATA[
.preheader41.preheader:161  %mlp_out_1 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="mlp_out_1"/></StgValue>
</operation>

<operation id="254" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="35" op_0_bw="175">
<![CDATA[
.preheader41.preheader:162  %mlp_out_2 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="mlp_out_2"/></StgValue>
</operation>

<operation id="255" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="35" op_0_bw="175">
<![CDATA[
.preheader41.preheader:163  %mlp_out_3 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="mlp_out_3"/></StgValue>
</operation>

<operation id="256" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="35" op_0_bw="175">
<![CDATA[
.preheader41.preheader:164  %mlp_out_4 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 4

]]></Node>
<StgValue><ssdm name="mlp_out_4"/></StgValue>
</operation>

<operation id="257" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader41.preheader:165  %mlp_out_red_0_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="mlp_out_red_0_V"/></StgValue>
</operation>

<operation id="258" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader41.preheader:166  %mlp_out_red_1_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="mlp_out_red_1_V"/></StgValue>
</operation>

<operation id="259" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader41.preheader:167  %mlp_out_red_2_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="mlp_out_red_2_V"/></StgValue>
</operation>

<operation id="260" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader41.preheader:168  %mlp_out_red_3_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="mlp_out_red_3_V"/></StgValue>
</operation>

<operation id="261" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader41.preheader:169  %mlp_out_red_4_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_4, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="mlp_out_red_4_V"/></StgValue>
</operation>

<operation id="262" st_id="42" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader41.preheader:171  %call_ret_i = call fastcc { i16, i16, i16, i16, i16 } @"softmax_latency<ap_fixed,ap_fixed,softmax_config0>"(i16 %mlp_out_red_0_V, i16 %mlp_out_red_1_V, i16 %mlp_out_red_2_V, i16 %mlp_out_red_3_V, i16 %mlp_out_red_4_V)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="263" st_id="43" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader41.preheader:171  %call_ret_i = call fastcc { i16, i16, i16, i16, i16 } @"softmax_latency<ap_fixed,ap_fixed,softmax_config0>"(i16 %mlp_out_red_0_V, i16 %mlp_out_red_1_V, i16 %mlp_out_red_2_V, i16 %mlp_out_red_3_V, i16 %mlp_out_red_4_V)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="264" st_id="44" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader41.preheader:171  %call_ret_i = call fastcc { i16, i16, i16, i16, i16 } @"softmax_latency<ap_fixed,ap_fixed,softmax_config0>"(i16 %mlp_out_red_0_V, i16 %mlp_out_red_1_V, i16 %mlp_out_red_2_V, i16 %mlp_out_red_3_V, i16 %mlp_out_red_4_V)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="265" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="80">
<![CDATA[
.preheader41.preheader:172  %p_Val2_s = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 0

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="266" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="80">
<![CDATA[
.preheader41.preheader:173  %p_Val2_15 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 1

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="267" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="80">
<![CDATA[
.preheader41.preheader:174  %p_Val2_1 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="268" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="80">
<![CDATA[
.preheader41.preheader:175  %p_Val2_2 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 3

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="269" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="80">
<![CDATA[
.preheader41.preheader:176  %p_Val2_3 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 4

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="270" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader41.preheader:177  %y_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_s, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="271" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader41.preheader:185  %y_V_8 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_15, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="y_V_8"/></StgValue>
</operation>

<operation id="272" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader41.preheader:193  %y_V_9 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_1, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="y_V_9"/></StgValue>
</operation>

<operation id="273" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader41.preheader:201  %y_V_10 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_2, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="y_V_10"/></StgValue>
</operation>

<operation id="274" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader41.preheader:209  %y_V_11 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_3, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="y_V_11"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="275" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
.preheader41.preheader:178  %zext_ln364 = zext i12 %y_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln364"/></StgValue>
</operation>

<operation id="276" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:179  %log_table_i_addr = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364

]]></Node>
<StgValue><ssdm name="log_table_i_addr"/></StgValue>
</operation>

<operation id="277" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41.preheader:180  %log_table_i_load = load i16* %log_table_i_addr, align 2

]]></Node>
<StgValue><ssdm name="log_table_i_load"/></StgValue>
</operation>

<operation id="278" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
.preheader41.preheader:186  %zext_ln364_1 = zext i12 %y_V_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln364_1"/></StgValue>
</operation>

<operation id="279" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:187  %log_table_i_addr_1 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_1

]]></Node>
<StgValue><ssdm name="log_table_i_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41.preheader:188  %log_table_i_load_1 = load i16* %log_table_i_addr_1, align 2

]]></Node>
<StgValue><ssdm name="log_table_i_load_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="281" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41.preheader:180  %log_table_i_load = load i16* %log_table_i_addr, align 2

]]></Node>
<StgValue><ssdm name="log_table_i_load"/></StgValue>
</operation>

<operation id="282" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader41.preheader:181  %shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="283" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="35" op_0_bw="26">
<![CDATA[
.preheader41.preheader:182  %sext_ln728 = sext i26 %shl_ln to i35

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="284" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:183  %data_out_V_addr = getelementptr [5 x i35]* %data_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_out_V_addr"/></StgValue>
</operation>

<operation id="285" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="35" op_1_bw="3">
<![CDATA[
.preheader41.preheader:184  store i35 %sext_ln728, i35* %data_out_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="286" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41.preheader:188  %log_table_i_load_1 = load i16* %log_table_i_addr_1, align 2

]]></Node>
<StgValue><ssdm name="log_table_i_load_1"/></StgValue>
</operation>

<operation id="287" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader41.preheader:189  %shl_ln728_s = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="288" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="35" op_0_bw="26">
<![CDATA[
.preheader41.preheader:190  %sext_ln728_1 = sext i26 %shl_ln728_s to i35

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="289" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:191  %data_out_V_addr_1 = getelementptr [5 x i35]* %data_out_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_out_V_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="35" op_1_bw="3">
<![CDATA[
.preheader41.preheader:192  store i35 %sext_ln728_1, i35* %data_out_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="291" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
.preheader41.preheader:194  %zext_ln364_2 = zext i12 %y_V_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln364_2"/></StgValue>
</operation>

<operation id="292" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:195  %log_table_i_addr_2 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_2

]]></Node>
<StgValue><ssdm name="log_table_i_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41.preheader:196  %log_table_i_load_2 = load i16* %log_table_i_addr_2, align 2

]]></Node>
<StgValue><ssdm name="log_table_i_load_2"/></StgValue>
</operation>

<operation id="294" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
.preheader41.preheader:202  %zext_ln364_3 = zext i12 %y_V_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln364_3"/></StgValue>
</operation>

<operation id="295" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:203  %log_table_i_addr_3 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_3

]]></Node>
<StgValue><ssdm name="log_table_i_addr_3"/></StgValue>
</operation>

<operation id="296" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41.preheader:204  %log_table_i_load_3 = load i16* %log_table_i_addr_3, align 2

]]></Node>
<StgValue><ssdm name="log_table_i_load_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="297" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41.preheader:196  %log_table_i_load_2 = load i16* %log_table_i_addr_2, align 2

]]></Node>
<StgValue><ssdm name="log_table_i_load_2"/></StgValue>
</operation>

<operation id="298" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader41.preheader:197  %shl_ln728_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_2, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="299" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="35" op_0_bw="26">
<![CDATA[
.preheader41.preheader:198  %sext_ln728_2 = sext i26 %shl_ln728_1 to i35

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="300" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:199  %data_out_V_addr_2 = getelementptr [5 x i35]* %data_out_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_out_V_addr_2"/></StgValue>
</operation>

<operation id="301" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="35" op_1_bw="3">
<![CDATA[
.preheader41.preheader:200  store i35 %sext_ln728_2, i35* %data_out_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="302" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41.preheader:204  %log_table_i_load_3 = load i16* %log_table_i_addr_3, align 2

]]></Node>
<StgValue><ssdm name="log_table_i_load_3"/></StgValue>
</operation>

<operation id="303" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader41.preheader:205  %shl_ln728_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_3, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="304" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="35" op_0_bw="26">
<![CDATA[
.preheader41.preheader:206  %sext_ln728_3 = sext i26 %shl_ln728_2 to i35

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="305" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:207  %data_out_V_addr_3 = getelementptr [5 x i35]* %data_out_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_out_V_addr_3"/></StgValue>
</operation>

<operation id="306" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="35" op_1_bw="3">
<![CDATA[
.preheader41.preheader:208  store i35 %sext_ln728_3, i35* %data_out_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="12">
<![CDATA[
.preheader41.preheader:210  %zext_ln364_4 = zext i12 %y_V_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln364_4"/></StgValue>
</operation>

<operation id="308" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:211  %log_table_i_addr_4 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_4

]]></Node>
<StgValue><ssdm name="log_table_i_addr_4"/></StgValue>
</operation>

<operation id="309" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41.preheader:212  %log_table_i_load_4 = load i16* %log_table_i_addr_4, align 2

]]></Node>
<StgValue><ssdm name="log_table_i_load_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="310" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="35">
<![CDATA[
.preheader41.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([16 x i35]* %data_in_V), !map !220

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="311" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="35">
<![CDATA[
.preheader41.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([5 x i35]* %data_out_V), !map !226

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="312" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader41.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !232

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="313" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader41.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !236

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="314" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader41.preheader:5  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="315" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader41.preheader:8  call void (...)* @_ssdm_op_SpecInterface([16 x i35]* %data_in_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln35"/></StgValue>
</operation>

<operation id="316" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader41.preheader:9  call void (...)* @_ssdm_op_SpecInterface([5 x i35]* %data_out_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln35"/></StgValue>
</operation>

<operation id="317" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader41.preheader:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="318" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader41.preheader:11  call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in_1, i16 16)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="319" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader41.preheader:12  call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out_1, i16 5)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="320" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41.preheader:212  %log_table_i_load_4 = load i16* %log_table_i_addr_4, align 2

]]></Node>
<StgValue><ssdm name="log_table_i_load_4"/></StgValue>
</operation>

<operation id="321" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader41.preheader:213  %shl_ln728_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_4, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="322" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="35" op_0_bw="26">
<![CDATA[
.preheader41.preheader:214  %sext_ln728_4 = sext i26 %shl_ln728_3 to i35

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="323" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader:215  %data_out_V_addr_4 = getelementptr [5 x i35]* %data_out_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_out_V_addr_4"/></StgValue>
</operation>

<operation id="324" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="35" op_1_bw="3">
<![CDATA[
.preheader41.preheader:216  store i35 %sext_ln728_4, i35* %data_out_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="325" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0">
<![CDATA[
.preheader41.preheader:217  ret void

]]></Node>
<StgValue><ssdm name="ret_ln201"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
