[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/IndexPartSel/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 147
LIB: work
FILE: ${SURELOG_DIR}/tests/IndexPartSel/dut.sv
n<> u<146> t<Top_level_rule> c<1> l<2:1> el<9:1>
  n<> u<1> t<Null_rule> p<146> s<145> l<2:1> el<2:1>
  n<> u<145> t<Source_text> p<146> c<144> l<2:1> el<8:10>
    n<> u<144> t<Description> p<145> c<143> l<2:1> el<8:10>
      n<> u<143> t<Module_declaration> p<144> c<7> l<2:1> el<8:10>
        n<> u<7> t<Module_nonansi_header> p<143> c<2> s<29> l<2:1> el<2:18>
          n<module> u<2> t<Module_keyword> p<7> s<3> l<2:1> el<2:7>
          n<dut> u<3> t<STRING_CONST> p<7> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<7> s<5> l<2:12> el<2:12>
          n<> u<5> t<Parameter_port_list> p<7> s<6> l<2:12> el<2:15>
          n<> u<6> t<Port_list> p<7> l<2:15> el<2:17>
        n<> u<29> t<Module_item> p<143> c<28> s<51> l<3:1> el<3:26>
          n<> u<28> t<Non_port_module_item> p<29> c<27> l<3:1> el<3:26>
            n<> u<27> t<Module_or_generate_item> p<28> c<26> l<3:1> el<3:26>
              n<> u<26> t<Module_common_item> p<27> c<25> l<3:1> el<3:26>
                n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<3:1> el<3:26>
                  n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<3:1> el<3:26>
                    n<> u<23> t<Net_declaration> p<24> c<8> l<3:1> el<3:26>
                      n<> u<8> t<NetType_Wire> p<23> s<19> l<3:1> el<3:5>
                      n<> u<19> t<Data_type_or_implicit> p<23> c<18> s<22> l<3:6> el<3:13>
                        n<> u<18> t<Packed_dimension> p<19> c<17> l<3:6> el<3:13>
                          n<> u<17> t<Constant_range> p<18> c<12> l<3:7> el<3:12>
                            n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<3:7> el<3:10>
                              n<> u<11> t<Constant_primary> p<12> c<10> l<3:7> el<3:10>
                                n<> u<10> t<Primary_literal> p<11> c<9> l<3:7> el<3:10>
                                  n<220> u<9> t<INT_CONST> p<10> l<3:7> el<3:10>
                            n<> u<16> t<Constant_expression> p<17> c<15> l<3:11> el<3:12>
                              n<> u<15> t<Constant_primary> p<16> c<14> l<3:11> el<3:12>
                                n<> u<14> t<Primary_literal> p<15> c<13> l<3:11> el<3:12>
                                  n<0> u<13> t<INT_CONST> p<14> l<3:11> el<3:12>
                      n<> u<22> t<Net_decl_assignment_list> p<23> c<21> l<3:14> el<3:25>
                        n<> u<21> t<Net_decl_assignment> p<22> c<20> l<3:14> el<3:25>
                          n<hw2reg_wrap> u<20> t<STRING_CONST> p<21> l<3:14> el<3:25>
        n<> u<51> t<Module_item> p<143> c<50> s<73> l<4:1> el<4:45>
          n<> u<50> t<Non_port_module_item> p<51> c<49> l<4:1> el<4:45>
            n<> u<49> t<Module_or_generate_item> p<50> c<48> l<4:1> el<4:45>
              n<> u<48> t<Module_common_item> p<49> c<47> l<4:1> el<4:45>
                n<> u<47> t<Module_or_generate_item_declaration> p<48> c<46> l<4:1> el<4:45>
                  n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<4:1> el<4:45>
                    n<> u<45> t<Net_declaration> p<46> c<30> l<4:1> el<4:45>
                      n<> u<30> t<NetType_Wire> p<45> s<41> l<4:1> el<4:5>
                      n<> u<41> t<Data_type_or_implicit> p<45> c<40> s<44> l<4:6> el<4:13>
                        n<> u<40> t<Packed_dimension> p<41> c<39> l<4:6> el<4:13>
                          n<> u<39> t<Constant_range> p<40> c<34> l<4:7> el<4:12>
                            n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<4:7> el<4:10>
                              n<> u<33> t<Constant_primary> p<34> c<32> l<4:7> el<4:10>
                                n<> u<32> t<Primary_literal> p<33> c<31> l<4:7> el<4:10>
                                  n<237> u<31> t<INT_CONST> p<32> l<4:7> el<4:10>
                            n<> u<38> t<Constant_expression> p<39> c<37> l<4:11> el<4:12>
                              n<> u<37> t<Constant_primary> p<38> c<36> l<4:11> el<4:12>
                                n<> u<36> t<Primary_literal> p<37> c<35> l<4:11> el<4:12>
                                  n<0> u<35> t<INT_CONST> p<36> l<4:11> el<4:12>
                      n<> u<44> t<Net_decl_assignment_list> p<45> c<43> l<4:14> el<4:44>
                        n<> u<43> t<Net_decl_assignment> p<44> c<42> l<4:14> el<4:44>
                          n<notworking_indexed_part_select> u<42> t<STRING_CONST> p<43> l<4:14> el<4:44>
        n<> u<73> t<Module_item> p<143> c<72> s<100> l<5:1> el<5:31>
          n<> u<72> t<Non_port_module_item> p<73> c<71> l<5:1> el<5:31>
            n<> u<71> t<Module_or_generate_item> p<72> c<70> l<5:1> el<5:31>
              n<> u<70> t<Module_common_item> p<71> c<69> l<5:1> el<5:31>
                n<> u<69> t<Module_or_generate_item_declaration> p<70> c<68> l<5:1> el<5:31>
                  n<> u<68> t<Package_or_generate_item_declaration> p<69> c<67> l<5:1> el<5:31>
                    n<> u<67> t<Net_declaration> p<68> c<52> l<5:1> el<5:31>
                      n<> u<52> t<NetType_Wire> p<67> s<63> l<5:1> el<5:5>
                      n<> u<63> t<Data_type_or_implicit> p<67> c<62> s<66> l<5:6> el<5:12>
                        n<> u<62> t<Packed_dimension> p<63> c<61> l<5:6> el<5:12>
                          n<> u<61> t<Constant_range> p<62> c<56> l<5:7> el<5:11>
                            n<> u<56> t<Constant_expression> p<61> c<55> s<60> l<5:7> el<5:9>
                              n<> u<55> t<Constant_primary> p<56> c<54> l<5:7> el<5:9>
                                n<> u<54> t<Primary_literal> p<55> c<53> l<5:7> el<5:9>
                                  n<10> u<53> t<INT_CONST> p<54> l<5:7> el<5:9>
                            n<> u<60> t<Constant_expression> p<61> c<59> l<5:10> el<5:11>
                              n<> u<59> t<Constant_primary> p<60> c<58> l<5:10> el<5:11>
                                n<> u<58> t<Primary_literal> p<59> c<57> l<5:10> el<5:11>
                                  n<0> u<57> t<INT_CONST> p<58> l<5:10> el<5:11>
                      n<> u<66> t<Net_decl_assignment_list> p<67> c<65> l<5:13> el<5:30>
                        n<> u<65> t<Net_decl_assignment> p<66> c<64> l<5:13> el<5:30>
                          n<working_bitselect> u<64> t<STRING_CONST> p<65> l<5:13> el<5:30>
        n<> u<100> t<Module_item> p<143> c<99> s<141> l<6:1> el<6:50>
          n<> u<99> t<Non_port_module_item> p<100> c<98> l<6:1> el<6:50>
            n<> u<98> t<Module_or_generate_item> p<99> c<97> l<6:1> el<6:50>
              n<> u<97> t<Module_common_item> p<98> c<96> l<6:1> el<6:50>
                n<> u<96> t<Continuous_assign> p<97> c<95> l<6:1> el<6:50>
                  n<> u<95> t<Net_assignment_list> p<96> c<94> l<6:8> el<6:49>
                    n<> u<94> t<Net_assignment> p<95> c<83> l<6:8> el<6:49>
                      n<> u<83> t<Net_lvalue> p<94> c<82> s<93> l<6:8> el<6:30>
                        n<> u<82> t<Net_lvalue> p<83> c<75> l<6:9> el<6:29>
                          n<> u<75> t<Ps_or_hierarchical_identifier> p<82> c<74> s<81> l<6:9> el<6:26>
                            n<working_bitselect> u<74> t<STRING_CONST> p<75> l<6:9> el<6:26>
                          n<> u<81> t<Constant_select> p<82> c<80> l<6:26> el<6:29>
                            n<> u<80> t<Constant_bit_select> p<81> c<79> l<6:26> el<6:29>
                              n<> u<79> t<Constant_expression> p<80> c<78> l<6:27> el<6:28>
                                n<> u<78> t<Constant_primary> p<79> c<77> l<6:27> el<6:28>
                                  n<> u<77> t<Primary_literal> p<78> c<76> l<6:27> el<6:28>
                                    n<5> u<76> t<INT_CONST> p<77> l<6:27> el<6:28>
                      n<> u<93> t<Expression> p<94> c<92> l<6:33> el<6:49>
                        n<> u<92> t<Primary> p<93> c<91> l<6:33> el<6:49>
                          n<> u<91> t<Complex_func_call> p<92> c<84> l<6:33> el<6:49>
                            n<hw2reg_wrap> u<84> t<STRING_CONST> p<91> s<90> l<6:33> el<6:44>
                            n<> u<90> t<Select> p<91> c<89> l<6:44> el<6:49>
                              n<> u<89> t<Bit_select> p<90> c<88> l<6:44> el<6:49>
                                n<> u<88> t<Expression> p<89> c<87> l<6:45> el<6:48>
                                  n<> u<87> t<Primary> p<88> c<86> l<6:45> el<6:48>
                                    n<> u<86> t<Primary_literal> p<87> c<85> l<6:45> el<6:48>
                                      n<203> u<85> t<INT_CONST> p<86> l<6:45> el<6:48>
        n<> u<141> t<Module_item> p<143> c<140> s<142> l<7:1> el<7:72>
          n<> u<140> t<Non_port_module_item> p<141> c<139> l<7:1> el<7:72>
            n<> u<139> t<Module_or_generate_item> p<140> c<138> l<7:1> el<7:72>
              n<> u<138> t<Module_common_item> p<139> c<137> l<7:1> el<7:72>
                n<> u<137> t<Continuous_assign> p<138> c<136> l<7:1> el<7:72>
                  n<> u<136> t<Net_assignment_list> p<137> c<135> l<7:8> el<7:71>
                    n<> u<135> t<Net_assignment> p<136> c<117> l<7:8> el<7:71>
                      n<> u<117> t<Net_lvalue> p<135> c<116> s<134> l<7:8> el<7:48>
                        n<> u<116> t<Net_lvalue> p<117> c<102> l<7:9> el<7:47>
                          n<> u<102> t<Ps_or_hierarchical_identifier> p<116> c<101> s<115> l<7:9> el<7:39>
                            n<notworking_indexed_part_select> u<101> t<STRING_CONST> p<102> l<7:9> el<7:39>
                          n<> u<115> t<Constant_select> p<116> c<103> l<7:39> el<7:47>
                            n<> u<103> t<Constant_bit_select> p<115> s<114> l<7:39> el<7:39>
                            n<> u<114> t<Constant_part_select_range> p<115> c<113> l<7:40> el<7:46>
                              n<> u<113> t<Constant_indexed_range> p<114> c<107> l<7:40> el<7:46>
                                n<> u<107> t<Constant_expression> p<113> c<106> s<108> l<7:40> el<7:42>
                                  n<> u<106> t<Constant_primary> p<107> c<105> l<7:40> el<7:42>
                                    n<> u<105> t<Primary_literal> p<106> c<104> l<7:40> el<7:42>
                                      n<50> u<104> t<INT_CONST> p<105> l<7:40> el<7:42>
                                n<> u<108> t<DecPartSelectOp> p<113> s<112> l<7:42> el<7:44>
                                n<> u<112> t<Constant_expression> p<113> c<111> l<7:44> el<7:46>
                                  n<> u<111> t<Constant_primary> p<112> c<110> l<7:44> el<7:46>
                                    n<> u<110> t<Primary_literal> p<111> c<109> l<7:44> el<7:46>
                                      n<16> u<109> t<INT_CONST> p<110> l<7:44> el<7:46>
                      n<> u<134> t<Expression> p<135> c<133> l<7:51> el<7:71>
                        n<> u<133> t<Primary> p<134> c<132> l<7:51> el<7:71>
                          n<> u<132> t<Complex_func_call> p<133> c<118> l<7:51> el<7:71>
                            n<hw2reg_wrap> u<118> t<STRING_CONST> p<132> s<131> l<7:51> el<7:62>
                            n<> u<131> t<Select> p<132> c<119> l<7:62> el<7:71>
                              n<> u<119> t<Bit_select> p<131> s<130> l<7:62> el<7:62>
                              n<> u<130> t<Part_select_range> p<131> c<129> l<7:63> el<7:70>
                                n<> u<129> t<Indexed_range> p<130> c<123> l<7:63> el<7:70>
                                  n<> u<123> t<Expression> p<129> c<122> s<124> l<7:63> el<7:66>
                                    n<> u<122> t<Primary> p<123> c<121> l<7:63> el<7:66>
                                      n<> u<121> t<Primary_literal> p<122> c<120> l<7:63> el<7:66>
                                        n<203> u<120> t<INT_CONST> p<121> l<7:63> el<7:66>
                                  n<> u<124> t<DecPartSelectOp> p<129> s<128> l<7:66> el<7:68>
                                  n<> u<128> t<Constant_expression> p<129> c<127> l<7:68> el<7:70>
                                    n<> u<127> t<Constant_primary> p<128> c<126> l<7:68> el<7:70>
                                      n<> u<126> t<Primary_literal> p<127> c<125> l<7:68> el<7:70>
                                        n<16> u<125> t<INT_CONST> p<126> l<7:68> el<7:70>
        n<> u<142> t<ENDMODULE> p<143> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IndexPartSel/dut.sv:2:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/IndexPartSel/dut.sv:2:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              2
Constant                                              12
ContAssign                                             2
Design                                                 1
IndexedPartSelect                                      2
LogicNet                                               3
LogicTypespec                                          3
Module                                                 1
Operation                                              2
Range                                                  3
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IndexPartSel/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/IndexPartSel/dut.sv, line:2:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: , line:3:1, endln:3:13
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/IndexPartSel/dut.sv, line:2:1, endln:8:10
    |vpiRange:
    \_Range: , line:3:6, endln:3:13
      |vpiParent:
      \_LogicTypespec: , line:3:1, endln:3:13
      |vpiLeftRange:
      \_Constant: , line:3:7, endln:3:10
        |vpiParent:
        \_Range: , line:3:6, endln:3:13
        |vpiDecompile:220
        |vpiSize:64
        |UINT:220
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:6, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:1, endln:4:13
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/IndexPartSel/dut.sv, line:2:1, endln:8:10
    |vpiRange:
    \_Range: , line:4:6, endln:4:13
      |vpiParent:
      \_LogicTypespec: , line:4:1, endln:4:13
      |vpiLeftRange:
      \_Constant: , line:4:7, endln:4:10
        |vpiParent:
        \_Range: , line:4:6, endln:4:13
        |vpiDecompile:237
        |vpiSize:64
        |UINT:237
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:11, endln:4:12
        |vpiParent:
        \_Range: , line:4:6, endln:4:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:1, endln:5:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/IndexPartSel/dut.sv, line:2:1, endln:8:10
    |vpiRange:
    \_Range: , line:5:6, endln:5:12
      |vpiParent:
      \_LogicTypespec: , line:5:1, endln:5:12
      |vpiLeftRange:
      \_Constant: , line:5:7, endln:5:9
        |vpiParent:
        \_Range: , line:5:6, endln:5:12
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:10, endln:5:11
        |vpiParent:
        \_Range: , line:5:6, endln:5:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:1, endln:3:13
  |vpiImportTypespec:
  \_LogicNet: (work@dut.hw2reg_wrap), line:3:14, endln:3:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/IndexPartSel/dut.sv, line:2:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.hw2reg_wrap), line:3:1, endln:3:5
      |vpiParent:
      \_LogicNet: (work@dut.hw2reg_wrap), line:3:14, endln:3:25
      |vpiFullName:work@dut.hw2reg_wrap
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:13
    |vpiName:hw2reg_wrap
    |vpiFullName:work@dut.hw2reg_wrap
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:1, endln:4:13
  |vpiImportTypespec:
  \_LogicNet: (work@dut.notworking_indexed_part_select), line:4:14, endln:4:44
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/IndexPartSel/dut.sv, line:2:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.notworking_indexed_part_select), line:4:1, endln:4:5
      |vpiParent:
      \_LogicNet: (work@dut.notworking_indexed_part_select), line:4:14, endln:4:44
      |vpiFullName:work@dut.notworking_indexed_part_select
      |vpiActual:
      \_LogicTypespec: , line:4:1, endln:4:13
    |vpiName:notworking_indexed_part_select
    |vpiFullName:work@dut.notworking_indexed_part_select
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:1, endln:5:12
  |vpiImportTypespec:
  \_LogicNet: (work@dut.working_bitselect), line:5:13, endln:5:30
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/IndexPartSel/dut.sv, line:2:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.working_bitselect), line:5:1, endln:5:5
      |vpiParent:
      \_LogicNet: (work@dut.working_bitselect), line:5:13, endln:5:30
      |vpiFullName:work@dut.working_bitselect
      |vpiActual:
      \_LogicTypespec: , line:5:1, endln:5:12
    |vpiName:working_bitselect
    |vpiFullName:work@dut.working_bitselect
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.hw2reg_wrap), line:3:14, endln:3:25
  |vpiNet:
  \_LogicNet: (work@dut.notworking_indexed_part_select), line:4:14, endln:4:44
  |vpiNet:
  \_LogicNet: (work@dut.working_bitselect), line:5:13, endln:5:30
  |vpiContAssign:
  \_ContAssign: , line:6:8, endln:6:49
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/IndexPartSel/dut.sv, line:2:1, endln:8:10
    |vpiRhs:
    \_BitSelect: (work@dut.hw2reg_wrap), line:6:44, endln:6:49
      |vpiParent:
      \_ContAssign: , line:6:8, endln:6:49
      |vpiName:hw2reg_wrap
      |vpiFullName:work@dut.hw2reg_wrap
      |vpiActual:
      \_LogicNet: (work@dut.hw2reg_wrap), line:3:14, endln:3:25
      |vpiIndex:
      \_Constant: , line:6:45, endln:6:48
        |vpiParent:
        \_BitSelect: (work@dut.hw2reg_wrap), line:6:44, endln:6:49
        |vpiDecompile:203
        |vpiSize:64
        |UINT:203
        |vpiConstType:9
    |vpiLhs:
    \_Operation: , line:6:8, endln:6:30
      |vpiParent:
      \_ContAssign: , line:6:8, endln:6:49
      |vpiOpType:33
      |vpiOperand:
      \_BitSelect: (work@dut.working_bitselect), line:6:26, endln:6:29
        |vpiParent:
        \_Operation: , line:6:8, endln:6:30
        |vpiName:working_bitselect
        |vpiFullName:work@dut.working_bitselect
        |vpiActual:
        \_LogicNet: (work@dut.working_bitselect), line:5:13, endln:5:30
        |vpiIndex:
        \_Constant: , line:6:27, endln:6:28
          |vpiParent:
          \_BitSelect: (work@dut.working_bitselect), line:6:26, endln:6:29
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:7:8, endln:7:71
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/IndexPartSel/dut.sv, line:2:1, endln:8:10
    |vpiRhs:
    \_IndexedPartSelect: hw2reg_wrap (work@dut.hw2reg_wrap), line:7:63, endln:7:70
      |vpiParent:
      \_ContAssign: , line:7:8, endln:7:71
      |vpiName:hw2reg_wrap
      |vpiFullName:work@dut.hw2reg_wrap
      |vpiDefName:hw2reg_wrap
      |vpiActual:
      \_LogicNet: (work@dut.hw2reg_wrap), line:3:14, endln:3:25
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:2
      |vpiBaseExpr:
      \_Constant: , line:7:63, endln:7:66
        |vpiParent:
        \_IndexedPartSelect: hw2reg_wrap (work@dut.hw2reg_wrap), line:7:63, endln:7:70
        |vpiDecompile:203
        |vpiSize:64
        |UINT:203
        |vpiConstType:9
      |vpiWidthExpr:
      \_Constant: , line:7:68, endln:7:70
        |vpiParent:
        \_IndexedPartSelect: hw2reg_wrap (work@dut.hw2reg_wrap), line:7:63, endln:7:70
        |vpiDecompile:16
        |vpiSize:64
        |UINT:16
        |vpiConstType:9
    |vpiLhs:
    \_Operation: , line:7:8, endln:7:48
      |vpiParent:
      \_ContAssign: , line:7:8, endln:7:71
      |vpiOpType:33
      |vpiOperand:
      \_IndexedPartSelect: notworking_indexed_part_select (work@dut.notworking_indexed_part_select), line:7:40, endln:7:46
        |vpiParent:
        \_Operation: , line:7:8, endln:7:48
        |vpiName:notworking_indexed_part_select
        |vpiFullName:work@dut.notworking_indexed_part_select
        |vpiDefName:notworking_indexed_part_select
        |vpiActual:
        \_LogicNet: (work@dut.notworking_indexed_part_select), line:4:14, endln:4:44
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:2
        |vpiBaseExpr:
        \_Constant: , line:7:40, endln:7:42
          |vpiParent:
          \_IndexedPartSelect: notworking_indexed_part_select (work@dut.notworking_indexed_part_select), line:7:40, endln:7:46
          |vpiDecompile:50
          |vpiSize:64
          |UINT:50
          |vpiConstType:9
        |vpiWidthExpr:
        \_Constant: , line:7:44, endln:7:46
          |vpiParent:
          \_IndexedPartSelect: notworking_indexed_part_select (work@dut.notworking_indexed_part_select), line:7:40, endln:7:46
          |vpiDecompile:16
          |vpiSize:64
          |UINT:16
          |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
