---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 384
      num_constraints: 384
      at: b920cc8817e4d4d085d65c5d25f3fac23e8d6d01326dff2984750a66e32561de
      bt: e2a5f987d6fa02f8d2038d3a4e4337748fc99c21ed9a4802b9da13b6ed2fa068
      ct: 4448bb53906eb79c032a595dc7bb60aafcb63a7764802898924ecb2902858b4b
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  ccall &v3, 'to_bits_le', 1"
      - "  store &v4, v3"
      - "  ccall &v5, 'to_bits_le', v2"
      - "  store &v6, v5"
      - "  ccall &v7, 'u128_from_bits_le', v4"
      - "  store &v8, v7"
      - "  eq &v9, v4, v6"
      - "  eq &v10, v8, v2"
      - "  and &v11, v9, v10"
      - "  retn v11"
      - "decl f1: <12>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <13>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f3: <14>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f4: <15>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <16>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f6: <17>"
      - "  retn false"
      - "decl f7: <18>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <19>"
      - "  retn false"
      - "decl f9: <20>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f10: <21>"
      - "  retn 'a'"
      - "decl f11: <22>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f12: <23>"
      - "  retn 'a'"
      - "decl f13: <24>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f14: <25>"
      - "  retn []"
      - "decl f15: <26>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f16: <27>"
      - "  retn []"
      - "decl f17: <28>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f18: <29>"
      - "  retn []group"
      - "decl f19: <30>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <31>"
      - "  retn []group"
      - "decl f21: <32>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <33>"
      - "  retn 0"
      - "decl f23: <34>"
      - "  retn [0]"
      - "decl f24: <35>"
      - "  retn 0"
      - "decl f25: <36>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <37>"
      - "  retn 0"
      - "decl f27: <38>"
      - "  retn [0, 0]"
      - "decl f28: <39>"
      - "  retn 0"
      - "decl f29: <40>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <41>"
      - "  retn 0"
      - "decl f31: <42>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <43>"
      - "  retn 0"
      - "decl f33: <44>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <45>"
      - "  retn 0"
      - "decl f35: <46>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f36: <47>"
      - "  retn 0"
      - "decl f37: <48>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <49>"
      - "  retn 0"
      - "decl f39: <50>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <51>"
      - "  retn 0"
      - "decl f41: <52>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <53>"
      - "  retn 0"
      - "decl f43: <54>"
      - "  retn [0]"
      - "decl f44: <55>"
      - "  retn 0"
      - "decl f45: <56>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f46: <57>"
      - "  retn 0"
      - "decl f47: <58>"
      - "  retn [0, 0]"
      - "decl f48: <59>"
      - "  retn 0"
      - "decl f49: <60>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f50: <61>"
      - "  retn 0"
      - "decl f51: <62>"
      - "  retn [0, 0, 0, 0]"
      - "decl f52: <63>"
      - "  retn 0"
      - "decl f53: <64>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f54: <65>"
      - "  retn 0"
      - "decl f55: <66>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <67>"
      - "  retn 0"
      - "decl f57: <68>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f58: <69>"
      - "  retn 0"
      - "decl f59: <70>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <71>"
      - "  retn 0"
      - ""
    output:
      - input_file: u128.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: c2ef338cd962fb0e7d48b6b69c7167b4cfcc503c6b9469c24dba77924d44b6cd
    imports_resolved_ast: 51ca30f08990679b241a741afcb80e0bb479c85978edd9b3db38f5f26230bb5e
    canonicalized_ast: 51ca30f08990679b241a741afcb80e0bb479c85978edd9b3db38f5f26230bb5e
    type_inferenced_ast: 84f045939c6cdb32caa4dbb09fcb0a256a49721133c502f4a1c043819fee4529
