
TesteI2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000069a4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004069a4  004069a4  000169a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20000000  004069ac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004d4  200009c8  00407374  000209c8  2**2
                  ALLOC
  4 .stack        00003004  20000e9c  00407848  000209c8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209f2  2**0
                  CONTENTS, READONLY
  7 .debug_info   00011710  00000000  00000000  00020a4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000025e3  00000000  00000000  0003215b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000808  00000000  00000000  0003473e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000860  00000000  00000000  00034f46  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014ae9  00000000  00000000  000357a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000aa5e  00000000  00000000  0004a28f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00059340  00000000  00000000  00054ced  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001de8  00000000  00000000  000ae030  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000052fe  00000000  00000000  000afe18  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	a0 3e 00 20 4d 12 40 00 49 12 40 00 49 12 40 00     .>. M.@.I.@.I.@.
  400010:	49 12 40 00 49 12 40 00 49 12 40 00 00 00 00 00     I.@.I.@.I.@.....
	...
  40002c:	49 12 40 00 49 12 40 00 00 00 00 00 49 12 40 00     I.@.I.@.....I.@.
  40003c:	49 12 40 00 49 12 40 00 49 12 40 00 49 12 40 00     I.@.I.@.I.@.I.@.
  40004c:	49 12 40 00 49 12 40 00 49 12 40 00 49 12 40 00     I.@.I.@.I.@.I.@.
  40005c:	49 12 40 00 49 12 40 00 49 12 40 00 00 00 00 00     I.@.I.@.I.@.....
  40006c:	d1 10 40 00 e5 10 40 00 f9 10 40 00 49 12 40 00     ..@...@...@.I.@.
  40007c:	49 12 40 00 00 00 00 00 00 00 00 00 49 12 40 00     I.@.........I.@.
  40008c:	49 12 40 00 49 12 40 00 49 12 40 00 49 12 40 00     I.@.I.@.I.@.I.@.
  40009c:	49 12 40 00 49 12 40 00 49 12 40 00 49 12 40 00     I.@.I.@.I.@.I.@.
  4000ac:	49 12 40 00 49 12 40 00 49 12 40 00 49 12 40 00     I.@.I.@.I.@.I.@.
  4000bc:	49 12 40 00 49 12 40 00 49 12 40 00 49 12 40 00     I.@.I.@.I.@.I.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c8 	.word	0x200009c8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004069ac 	.word	0x004069ac

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004069ac 	.word	0x004069ac
  40012c:	200009cc 	.word	0x200009cc
  400130:	004069ac 	.word	0x004069ac
  400134:	00000000 	.word	0x00000000

00400138 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400138:	b4f0      	push	{r4, r5, r6, r7}
  40013a:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  40013c:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400140:	2810      	cmp	r0, #16
  400142:	bf28      	it	cs
  400144:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400146:	2800      	cmp	r0, #0
  400148:	bf08      	it	eq
  40014a:	2001      	moveq	r0, #1
{
  40014c:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40014e:	4d10      	ldr	r5, [pc, #64]	; (400190 <aat31xx_set_backlight+0x58>)
  400150:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  400154:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400156:	2418      	movs	r4, #24
  400158:	636f      	str	r7, [r5, #52]	; 0x34
  40015a:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40015c:	9b01      	ldr	r3, [sp, #4]
  40015e:	1e5a      	subs	r2, r3, #1
  400160:	9201      	str	r2, [sp, #4]
  400162:	2b00      	cmp	r3, #0
  400164:	d1fa      	bne.n	40015c <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400166:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400168:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40016a:	9b01      	ldr	r3, [sp, #4]
  40016c:	1e5a      	subs	r2, r3, #1
  40016e:	9201      	str	r2, [sp, #4]
  400170:	2b00      	cmp	r3, #0
  400172:	d1fa      	bne.n	40016a <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  400174:	3101      	adds	r1, #1
  400176:	4281      	cmp	r1, r0
  400178:	d3ee      	bcc.n	400158 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  40017a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40017e:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400180:	9b01      	ldr	r3, [sp, #4]
  400182:	1e5a      	subs	r2, r3, #1
  400184:	9201      	str	r2, [sp, #4]
  400186:	2b00      	cmp	r3, #0
  400188:	d1fa      	bne.n	400180 <aat31xx_set_backlight+0x48>
	}
}
  40018a:	b002      	add	sp, #8
  40018c:	bcf0      	pop	{r4, r5, r6, r7}
  40018e:	4770      	bx	lr
  400190:	400e1200 	.word	0x400e1200

00400194 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400194:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400196:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40019a:	4b06      	ldr	r3, [pc, #24]	; (4001b4 <aat31xx_disable_backlight+0x20>)
  40019c:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  40019e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001a2:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001a4:	9b01      	ldr	r3, [sp, #4]
  4001a6:	1e5a      	subs	r2, r3, #1
  4001a8:	9201      	str	r2, [sp, #4]
  4001aa:	2b00      	cmp	r3, #0
  4001ac:	d1fa      	bne.n	4001a4 <aat31xx_disable_backlight+0x10>
	}
}
  4001ae:	b002      	add	sp, #8
  4001b0:	4770      	bx	lr
  4001b2:	bf00      	nop
  4001b4:	400e1200 	.word	0x400e1200

004001b8 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4001b8:	4b0b      	ldr	r3, [pc, #44]	; (4001e8 <ili93xx_write_ram_prepare+0x30>)
  4001ba:	781b      	ldrb	r3, [r3, #0]
  4001bc:	2b01      	cmp	r3, #1
  4001be:	d002      	beq.n	4001c6 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4001c0:	2b02      	cmp	r3, #2
  4001c2:	d007      	beq.n	4001d4 <ili93xx_write_ram_prepare+0x1c>
  4001c4:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4001c6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4001ca:	2200      	movs	r2, #0
  4001cc:	701a      	strb	r2, [r3, #0]
  4001ce:	2222      	movs	r2, #34	; 0x22
  4001d0:	701a      	strb	r2, [r3, #0]
  4001d2:	4770      	bx	lr
  4001d4:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4001d8:	222c      	movs	r2, #44	; 0x2c
  4001da:	701a      	strb	r2, [r3, #0]
  4001dc:	2200      	movs	r2, #0
  4001de:	701a      	strb	r2, [r3, #0]
  4001e0:	223c      	movs	r2, #60	; 0x3c
  4001e2:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  4001e4:	e7ee      	b.n	4001c4 <ili93xx_write_ram_prepare+0xc>
  4001e6:	bf00      	nop
  4001e8:	200009e4 	.word	0x200009e4

004001ec <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  4001ec:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4001f0:	4b03      	ldr	r3, [pc, #12]	; (400200 <ili93xx_write_ram+0x14>)
  4001f2:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  4001f4:	f3c0 2207 	ubfx	r2, r0, #8, #8
  4001f8:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  4001fa:	b2c0      	uxtb	r0, r0
  4001fc:	7018      	strb	r0, [r3, #0]
  4001fe:	4770      	bx	lr
  400200:	61000002 	.word	0x61000002

00400204 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400208:	4607      	mov	r7, r0
  40020a:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40020c:	f031 0907 	bics.w	r9, r1, #7
  400210:	d023      	beq.n	40025a <ili93xx_write_ram_buffer+0x56>
  400212:	4604      	mov	r4, r0
  400214:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400216:	4d12      	ldr	r5, [pc, #72]	; (400260 <ili93xx_write_ram_buffer+0x5c>)
  400218:	6820      	ldr	r0, [r4, #0]
  40021a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  40021c:	6860      	ldr	r0, [r4, #4]
  40021e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  400220:	68a0      	ldr	r0, [r4, #8]
  400222:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400224:	68e0      	ldr	r0, [r4, #12]
  400226:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400228:	6920      	ldr	r0, [r4, #16]
  40022a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  40022c:	6960      	ldr	r0, [r4, #20]
  40022e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400230:	69a0      	ldr	r0, [r4, #24]
  400232:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400234:	69e0      	ldr	r0, [r4, #28]
  400236:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400238:	3608      	adds	r6, #8
  40023a:	3420      	adds	r4, #32
  40023c:	454e      	cmp	r6, r9
  40023e:	d3eb      	bcc.n	400218 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400240:	4546      	cmp	r6, r8
  400242:	d208      	bcs.n	400256 <ili93xx_write_ram_buffer+0x52>
  400244:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400248:	4d05      	ldr	r5, [pc, #20]	; (400260 <ili93xx_write_ram_buffer+0x5c>)
  40024a:	f857 0b04 	ldr.w	r0, [r7], #4
  40024e:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  400250:	3601      	adds	r6, #1
  400252:	45b0      	cmp	r8, r6
  400254:	d1f9      	bne.n	40024a <ili93xx_write_ram_buffer+0x46>
  400256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40025a:	464e      	mov	r6, r9
  40025c:	e7f0      	b.n	400240 <ili93xx_write_ram_buffer+0x3c>
  40025e:	bf00      	nop
  400260:	004001ed 	.word	0x004001ed

00400264 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400264:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400268:	2200      	movs	r2, #0
  40026a:	701a      	strb	r2, [r3, #0]
  40026c:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  40026e:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400270:	3302      	adds	r3, #2
  400272:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400274:	b2c9      	uxtb	r1, r1
  400276:	7019      	strb	r1, [r3, #0]
  400278:	4770      	bx	lr
	...

0040027c <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  40027c:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40027e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400282:	2400      	movs	r4, #0
  400284:	701c      	strb	r4, [r3, #0]
  400286:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400288:	b14a      	cbz	r2, 40029e <ili93xx_write_register+0x22>
  40028a:	1e4b      	subs	r3, r1, #1
  40028c:	1e50      	subs	r0, r2, #1
  40028e:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400292:	4804      	ldr	r0, [pc, #16]	; (4002a4 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400294:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400298:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40029a:	428b      	cmp	r3, r1
  40029c:	d1fa      	bne.n	400294 <ili93xx_write_register+0x18>
	}
}
  40029e:	bc10      	pop	{r4}
  4002a0:	4770      	bx	lr
  4002a2:	bf00      	nop
  4002a4:	61000002 	.word	0x61000002

004002a8 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4002a8:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002aa:	2300      	movs	r3, #0
  4002ac:	9301      	str	r3, [sp, #4]
  4002ae:	9b01      	ldr	r3, [sp, #4]
  4002b0:	4298      	cmp	r0, r3
  4002b2:	d911      	bls.n	4002d8 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4002b4:	2100      	movs	r1, #0
  4002b6:	4a09      	ldr	r2, [pc, #36]	; (4002dc <ili93xx_delay+0x34>)
  4002b8:	9101      	str	r1, [sp, #4]
  4002ba:	9b01      	ldr	r3, [sp, #4]
  4002bc:	4293      	cmp	r3, r2
  4002be:	d805      	bhi.n	4002cc <ili93xx_delay+0x24>
  4002c0:	9b01      	ldr	r3, [sp, #4]
  4002c2:	3301      	adds	r3, #1
  4002c4:	9301      	str	r3, [sp, #4]
  4002c6:	9b01      	ldr	r3, [sp, #4]
  4002c8:	4293      	cmp	r3, r2
  4002ca:	d9f9      	bls.n	4002c0 <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  4002cc:	9b01      	ldr	r3, [sp, #4]
  4002ce:	3301      	adds	r3, #1
  4002d0:	9301      	str	r3, [sp, #4]
  4002d2:	9b01      	ldr	r3, [sp, #4]
  4002d4:	4283      	cmp	r3, r0
  4002d6:	d3ef      	bcc.n	4002b8 <ili93xx_delay+0x10>
		}
	}
}
  4002d8:	b002      	add	sp, #8
  4002da:	4770      	bx	lr
  4002dc:	0001869f 	.word	0x0001869f

004002e0 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4002e0:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  4002e2:	4c15      	ldr	r4, [pc, #84]	; (400338 <ili93xx_check_box_coordinates+0x58>)
  4002e4:	6824      	ldr	r4, [r4, #0]
  4002e6:	6805      	ldr	r5, [r0, #0]
  4002e8:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  4002ea:	bf24      	itt	cs
  4002ec:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4002f0:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4002f2:	6815      	ldr	r5, [r2, #0]
  4002f4:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  4002f6:	bf9c      	itt	ls
  4002f8:	f104 34ff 	addls.w	r4, r4, #4294967295
  4002fc:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  4002fe:	4c0f      	ldr	r4, [pc, #60]	; (40033c <ili93xx_check_box_coordinates+0x5c>)
  400300:	6824      	ldr	r4, [r4, #0]
  400302:	680d      	ldr	r5, [r1, #0]
  400304:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400306:	bf24      	itt	cs
  400308:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40030c:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40030e:	681d      	ldr	r5, [r3, #0]
  400310:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400312:	bf9c      	itt	ls
  400314:	f104 34ff 	addls.w	r4, r4, #4294967295
  400318:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  40031a:	6804      	ldr	r4, [r0, #0]
  40031c:	6815      	ldr	r5, [r2, #0]
  40031e:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400320:	bf84      	itt	hi
  400322:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  400324:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400326:	680a      	ldr	r2, [r1, #0]
  400328:	6818      	ldr	r0, [r3, #0]
  40032a:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  40032c:	bf84      	itt	hi
  40032e:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400330:	601a      	strhi	r2, [r3, #0]
	}
}
  400332:	bc30      	pop	{r4, r5}
  400334:	4770      	bx	lr
  400336:	bf00      	nop
  400338:	2000000c 	.word	0x2000000c
  40033c:	20000010 	.word	0x20000010

00400340 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400340:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400342:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400346:	2200      	movs	r2, #0
  400348:	701a      	strb	r2, [r3, #0]
  40034a:	22d3      	movs	r2, #211	; 0xd3
  40034c:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40034e:	491a      	ldr	r1, [pc, #104]	; (4003b8 <ili93xx_device_type_identify+0x78>)
  400350:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  400352:	f88d 3000 	strb.w	r3, [sp]
  400356:	780b      	ldrb	r3, [r1, #0]
  400358:	f88d 3001 	strb.w	r3, [sp, #1]
  40035c:	780b      	ldrb	r3, [r1, #0]
  40035e:	b2da      	uxtb	r2, r3
  400360:	f88d 2002 	strb.w	r2, [sp, #2]
  400364:	780b      	ldrb	r3, [r1, #0]
  400366:	b2db      	uxtb	r3, r3
  400368:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  40036c:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400370:	b29b      	uxth	r3, r3
  400372:	f249 3241 	movw	r2, #37697	; 0x9341
  400376:	4293      	cmp	r3, r2
  400378:	d014      	beq.n	4003a4 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40037a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40037e:	2200      	movs	r2, #0
  400380:	701a      	strb	r2, [r3, #0]
  400382:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400384:	490c      	ldr	r1, [pc, #48]	; (4003b8 <ili93xx_device_type_identify+0x78>)
  400386:	780b      	ldrb	r3, [r1, #0]
  400388:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  40038a:	f88d 2000 	strb.w	r2, [sp]
  40038e:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400390:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  400394:	b29b      	uxth	r3, r3
  400396:	f249 3225 	movw	r2, #37669	; 0x9325
  40039a:	4293      	cmp	r3, r2
  40039c:	d007      	beq.n	4003ae <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  40039e:	2001      	movs	r0, #1
}
  4003a0:	b002      	add	sp, #8
  4003a2:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  4003a4:	2202      	movs	r2, #2
  4003a6:	4b05      	ldr	r3, [pc, #20]	; (4003bc <ili93xx_device_type_identify+0x7c>)
  4003a8:	701a      	strb	r2, [r3, #0]
		return 0;
  4003aa:	2000      	movs	r0, #0
  4003ac:	e7f8      	b.n	4003a0 <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4003ae:	2201      	movs	r2, #1
  4003b0:	4b02      	ldr	r3, [pc, #8]	; (4003bc <ili93xx_device_type_identify+0x7c>)
  4003b2:	701a      	strb	r2, [r3, #0]
		return 0;
  4003b4:	2000      	movs	r0, #0
  4003b6:	e7f3      	b.n	4003a0 <ili93xx_device_type_identify+0x60>
  4003b8:	61000002 	.word	0x61000002
  4003bc:	200009e4 	.word	0x200009e4

004003c0 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4003c0:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4003c2:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <ili93xx_display_on+0x28>)
  4003c4:	781b      	ldrb	r3, [r3, #0]
  4003c6:	2b01      	cmp	r3, #1
  4003c8:	d002      	beq.n	4003d0 <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4003ca:	2b02      	cmp	r3, #2
  4003cc:	d006      	beq.n	4003dc <ili93xx_display_on+0x1c>
  4003ce:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  4003d0:	f240 1133 	movw	r1, #307	; 0x133
  4003d4:	2007      	movs	r0, #7
  4003d6:	4b05      	ldr	r3, [pc, #20]	; (4003ec <ili93xx_display_on+0x2c>)
  4003d8:	4798      	blx	r3
  4003da:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4003dc:	2200      	movs	r2, #0
  4003de:	4611      	mov	r1, r2
  4003e0:	2029      	movs	r0, #41	; 0x29
  4003e2:	4b03      	ldr	r3, [pc, #12]	; (4003f0 <ili93xx_display_on+0x30>)
  4003e4:	4798      	blx	r3
	}
}
  4003e6:	e7f2      	b.n	4003ce <ili93xx_display_on+0xe>
  4003e8:	200009e4 	.word	0x200009e4
  4003ec:	00400265 	.word	0x00400265
  4003f0:	0040027d 	.word	0x0040027d

004003f4 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4003f4:	4a04      	ldr	r2, [pc, #16]	; (400408 <ili93xx_set_foreground_color+0x14>)
  4003f6:	1f13      	subs	r3, r2, #4
  4003f8:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  4003fc:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400400:	4293      	cmp	r3, r2
  400402:	d1fb      	bne.n	4003fc <ili93xx_set_foreground_color+0x8>
	}
}
  400404:	4770      	bx	lr
  400406:	bf00      	nop
  400408:	200009e8 	.word	0x200009e8

0040040c <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  40040c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400410:	b082      	sub	sp, #8
  400412:	460c      	mov	r4, r1
  400414:	4617      	mov	r7, r2
  400416:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400418:	4b23      	ldr	r3, [pc, #140]	; (4004a8 <ili93xx_set_window+0x9c>)
  40041a:	781b      	ldrb	r3, [r3, #0]
  40041c:	2b01      	cmp	r3, #1
  40041e:	d004      	beq.n	40042a <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400420:	2b02      	cmp	r3, #2
  400422:	d017      	beq.n	400454 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  400424:	b002      	add	sp, #8
  400426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  40042a:	b285      	uxth	r5, r0
  40042c:	4629      	mov	r1, r5
  40042e:	2050      	movs	r0, #80	; 0x50
  400430:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4004b0 <ili93xx_set_window+0xa4>
  400434:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400436:	1e78      	subs	r0, r7, #1
  400438:	4428      	add	r0, r5
  40043a:	b281      	uxth	r1, r0
  40043c:	2051      	movs	r0, #81	; 0x51
  40043e:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  400440:	b2a4      	uxth	r4, r4
  400442:	4621      	mov	r1, r4
  400444:	2052      	movs	r0, #82	; 0x52
  400446:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400448:	3e01      	subs	r6, #1
  40044a:	4434      	add	r4, r6
  40044c:	b2a1      	uxth	r1, r4
  40044e:	2053      	movs	r0, #83	; 0x53
  400450:	47c0      	blx	r8
  400452:	e7e7      	b.n	400424 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  400454:	0a03      	lsrs	r3, r0, #8
  400456:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  40045a:	b2c2      	uxtb	r2, r0
  40045c:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400460:	1e7b      	subs	r3, r7, #1
  400462:	4418      	add	r0, r3
  400464:	0a00      	lsrs	r0, r0, #8
  400466:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  40046a:	461f      	mov	r7, r3
  40046c:	4417      	add	r7, r2
  40046e:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400472:	2204      	movs	r2, #4
  400474:	eb0d 0102 	add.w	r1, sp, r2
  400478:	202a      	movs	r0, #42	; 0x2a
  40047a:	4d0c      	ldr	r5, [pc, #48]	; (4004ac <ili93xx_set_window+0xa0>)
  40047c:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  40047e:	0a23      	lsrs	r3, r4, #8
  400480:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400484:	b2e2      	uxtb	r2, r4
  400486:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  40048a:	1e73      	subs	r3, r6, #1
  40048c:	441c      	add	r4, r3
  40048e:	0a24      	lsrs	r4, r4, #8
  400490:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400494:	461e      	mov	r6, r3
  400496:	4416      	add	r6, r2
  400498:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  40049c:	2204      	movs	r2, #4
  40049e:	eb0d 0102 	add.w	r1, sp, r2
  4004a2:	202b      	movs	r0, #43	; 0x2b
  4004a4:	47a8      	blx	r5
}
  4004a6:	e7bd      	b.n	400424 <ili93xx_set_window+0x18>
  4004a8:	200009e4 	.word	0x200009e4
  4004ac:	0040027d 	.word	0x0040027d
  4004b0:	00400265 	.word	0x00400265

004004b4 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4004b4:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004b6:	4b07      	ldr	r3, [pc, #28]	; (4004d4 <ili93xx_set_cursor_position+0x20>)
  4004b8:	781b      	ldrb	r3, [r3, #0]
  4004ba:	2b01      	cmp	r3, #1
  4004bc:	d000      	beq.n	4004c0 <ili93xx_set_cursor_position+0xc>
  4004be:	bd38      	pop	{r3, r4, r5, pc}
  4004c0:	460c      	mov	r4, r1
  4004c2:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4004c4:	2020      	movs	r0, #32
  4004c6:	4d04      	ldr	r5, [pc, #16]	; (4004d8 <ili93xx_set_cursor_position+0x24>)
  4004c8:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  4004ca:	4621      	mov	r1, r4
  4004cc:	2021      	movs	r0, #33	; 0x21
  4004ce:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  4004d0:	e7f5      	b.n	4004be <ili93xx_set_cursor_position+0xa>
  4004d2:	bf00      	nop
  4004d4:	200009e4 	.word	0x200009e4
  4004d8:	00400265 	.word	0x00400265

004004dc <ili93xx_init>:
{
  4004dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4004e0:	b083      	sub	sp, #12
  4004e2:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  4004e4:	4bac      	ldr	r3, [pc, #688]	; (400798 <ili93xx_init+0x2bc>)
  4004e6:	4798      	blx	r3
  4004e8:	2800      	cmp	r0, #0
  4004ea:	f040 8152 	bne.w	400792 <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  4004ee:	22f0      	movs	r2, #240	; 0xf0
  4004f0:	4baa      	ldr	r3, [pc, #680]	; (40079c <ili93xx_init+0x2c0>)
  4004f2:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4004f4:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4004f8:	4ba9      	ldr	r3, [pc, #676]	; (4007a0 <ili93xx_init+0x2c4>)
  4004fa:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004fc:	4ba9      	ldr	r3, [pc, #676]	; (4007a4 <ili93xx_init+0x2c8>)
  4004fe:	781b      	ldrb	r3, [r3, #0]
  400500:	2b01      	cmp	r3, #1
  400502:	d006      	beq.n	400512 <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400504:	2b02      	cmp	r3, #2
  400506:	f000 80b5 	beq.w	400674 <ili93xx_init+0x198>
		return 1;
  40050a:	2001      	movs	r0, #1
}
  40050c:	b003      	add	sp, #12
  40050e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400512:	2133      	movs	r1, #51	; 0x33
  400514:	2007      	movs	r0, #7
  400516:	4ca4      	ldr	r4, [pc, #656]	; (4007a8 <ili93xx_init+0x2cc>)
  400518:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40051a:	2100      	movs	r1, #0
  40051c:	2010      	movs	r0, #16
  40051e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400520:	2101      	movs	r1, #1
  400522:	2000      	movs	r0, #0
  400524:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400526:	f44f 7180 	mov.w	r1, #256	; 0x100
  40052a:	2001      	movs	r0, #1
  40052c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  40052e:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400532:	2002      	movs	r0, #2
  400534:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400536:	2100      	movs	r1, #0
  400538:	2004      	movs	r0, #4
  40053a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  40053c:	f240 2107 	movw	r1, #519	; 0x207
  400540:	2008      	movs	r0, #8
  400542:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400544:	2100      	movs	r1, #0
  400546:	2009      	movs	r0, #9
  400548:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  40054a:	2100      	movs	r1, #0
  40054c:	200a      	movs	r0, #10
  40054e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400550:	2100      	movs	r1, #0
  400552:	200c      	movs	r0, #12
  400554:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400556:	2100      	movs	r1, #0
  400558:	200d      	movs	r0, #13
  40055a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  40055c:	2100      	movs	r1, #0
  40055e:	200f      	movs	r0, #15
  400560:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400562:	2100      	movs	r1, #0
  400564:	2010      	movs	r0, #16
  400566:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400568:	2100      	movs	r1, #0
  40056a:	2011      	movs	r0, #17
  40056c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  40056e:	2100      	movs	r1, #0
  400570:	2012      	movs	r0, #18
  400572:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400574:	2100      	movs	r1, #0
  400576:	2013      	movs	r0, #19
  400578:	47a0      	blx	r4
		ili93xx_delay(200);
  40057a:	20c8      	movs	r0, #200	; 0xc8
  40057c:	4d8b      	ldr	r5, [pc, #556]	; (4007ac <ili93xx_init+0x2d0>)
  40057e:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400580:	f241 2190 	movw	r1, #4752	; 0x1290
  400584:	2010      	movs	r0, #16
  400586:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400588:	f240 2127 	movw	r1, #551	; 0x227
  40058c:	2011      	movs	r0, #17
  40058e:	47a0      	blx	r4
		ili93xx_delay(50);
  400590:	2032      	movs	r0, #50	; 0x32
  400592:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400594:	211b      	movs	r1, #27
  400596:	2012      	movs	r0, #18
  400598:	47a0      	blx	r4
		ili93xx_delay(50);
  40059a:	2032      	movs	r0, #50	; 0x32
  40059c:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40059e:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4005a2:	2013      	movs	r0, #19
  4005a4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  4005a6:	2119      	movs	r1, #25
  4005a8:	2029      	movs	r0, #41	; 0x29
  4005aa:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4005ac:	210d      	movs	r1, #13
  4005ae:	202b      	movs	r0, #43	; 0x2b
  4005b0:	47a0      	blx	r4
		ili93xx_delay(50);
  4005b2:	2032      	movs	r0, #50	; 0x32
  4005b4:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4005b6:	2100      	movs	r1, #0
  4005b8:	2030      	movs	r0, #48	; 0x30
  4005ba:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4005bc:	f44f 7101 	mov.w	r1, #516	; 0x204
  4005c0:	2031      	movs	r0, #49	; 0x31
  4005c2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  4005c4:	f44f 7100 	mov.w	r1, #512	; 0x200
  4005c8:	2032      	movs	r0, #50	; 0x32
  4005ca:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  4005cc:	2107      	movs	r1, #7
  4005ce:	2035      	movs	r0, #53	; 0x35
  4005d0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  4005d2:	f241 4104 	movw	r1, #5124	; 0x1404
  4005d6:	2036      	movs	r0, #54	; 0x36
  4005d8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  4005da:	f240 7105 	movw	r1, #1797	; 0x705
  4005de:	2037      	movs	r0, #55	; 0x37
  4005e0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  4005e2:	f240 3105 	movw	r1, #773	; 0x305
  4005e6:	2038      	movs	r0, #56	; 0x38
  4005e8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4005ea:	f240 7107 	movw	r1, #1799	; 0x707
  4005ee:	2039      	movs	r0, #57	; 0x39
  4005f0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4005f2:	f240 7101 	movw	r1, #1793	; 0x701
  4005f6:	203c      	movs	r0, #60	; 0x3c
  4005f8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4005fa:	210e      	movs	r1, #14
  4005fc:	203d      	movs	r0, #61	; 0x3d
  4005fe:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400600:	f24d 0110 	movw	r1, #53264	; 0xd010
  400604:	2003      	movs	r0, #3
  400606:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400608:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  40060c:	2060      	movs	r0, #96	; 0x60
  40060e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400610:	2101      	movs	r1, #1
  400612:	2061      	movs	r0, #97	; 0x61
  400614:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400616:	2100      	movs	r1, #0
  400618:	206a      	movs	r0, #106	; 0x6a
  40061a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  40061c:	2100      	movs	r1, #0
  40061e:	2080      	movs	r0, #128	; 0x80
  400620:	47a0      	blx	r4
		ili93xx_write_register_word(
  400622:	2100      	movs	r1, #0
  400624:	2081      	movs	r0, #129	; 0x81
  400626:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400628:	2100      	movs	r1, #0
  40062a:	2082      	movs	r0, #130	; 0x82
  40062c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  40062e:	2100      	movs	r1, #0
  400630:	2083      	movs	r0, #131	; 0x83
  400632:	47a0      	blx	r4
		ili93xx_write_register_word(
  400634:	2100      	movs	r1, #0
  400636:	2084      	movs	r0, #132	; 0x84
  400638:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  40063a:	2100      	movs	r1, #0
  40063c:	2085      	movs	r0, #133	; 0x85
  40063e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400640:	2110      	movs	r1, #16
  400642:	2090      	movs	r0, #144	; 0x90
  400644:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400646:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40064a:	2092      	movs	r0, #146	; 0x92
  40064c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  40064e:	f44f 7188 	mov.w	r1, #272	; 0x110
  400652:	2095      	movs	r0, #149	; 0x95
  400654:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400656:	6873      	ldr	r3, [r6, #4]
  400658:	6832      	ldr	r2, [r6, #0]
  40065a:	2100      	movs	r1, #0
  40065c:	4608      	mov	r0, r1
  40065e:	4c54      	ldr	r4, [pc, #336]	; (4007b0 <ili93xx_init+0x2d4>)
  400660:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400662:	68b0      	ldr	r0, [r6, #8]
  400664:	4b53      	ldr	r3, [pc, #332]	; (4007b4 <ili93xx_init+0x2d8>)
  400666:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400668:	2100      	movs	r1, #0
  40066a:	4608      	mov	r0, r1
  40066c:	4b52      	ldr	r3, [pc, #328]	; (4007b8 <ili93xx_init+0x2dc>)
  40066e:	4798      	blx	r3
	return 0;
  400670:	2000      	movs	r0, #0
  400672:	e74b      	b.n	40050c <ili93xx_init+0x30>
		paratable[0] = 0x39;
  400674:	2339      	movs	r3, #57	; 0x39
  400676:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  40067a:	232c      	movs	r3, #44	; 0x2c
  40067c:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  400680:	2400      	movs	r4, #0
  400682:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400686:	2334      	movs	r3, #52	; 0x34
  400688:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  40068c:	2702      	movs	r7, #2
  40068e:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400692:	2205      	movs	r2, #5
  400694:	4669      	mov	r1, sp
  400696:	20cb      	movs	r0, #203	; 0xcb
  400698:	4d48      	ldr	r5, [pc, #288]	; (4007bc <ili93xx_init+0x2e0>)
  40069a:	47a8      	blx	r5
		paratable[0] = 0;
  40069c:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  4006a0:	23aa      	movs	r3, #170	; 0xaa
  4006a2:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  4006a6:	23b0      	movs	r3, #176	; 0xb0
  4006a8:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4006ac:	2203      	movs	r2, #3
  4006ae:	4669      	mov	r1, sp
  4006b0:	20cf      	movs	r0, #207	; 0xcf
  4006b2:	47a8      	blx	r5
		paratable[0] = 0x30;
  4006b4:	2330      	movs	r3, #48	; 0x30
  4006b6:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4006ba:	2201      	movs	r2, #1
  4006bc:	4669      	mov	r1, sp
  4006be:	20f7      	movs	r0, #247	; 0xf7
  4006c0:	47a8      	blx	r5
		paratable[0] = 0x25;
  4006c2:	2325      	movs	r3, #37	; 0x25
  4006c4:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  4006c8:	2201      	movs	r2, #1
  4006ca:	4669      	mov	r1, sp
  4006cc:	20c0      	movs	r0, #192	; 0xc0
  4006ce:	47a8      	blx	r5
		paratable[0] = 0x11;
  4006d0:	f04f 0911 	mov.w	r9, #17
  4006d4:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  4006d8:	2201      	movs	r2, #1
  4006da:	4669      	mov	r1, sp
  4006dc:	20c1      	movs	r0, #193	; 0xc1
  4006de:	47a8      	blx	r5
		paratable[0] = 0x5C;
  4006e0:	235c      	movs	r3, #92	; 0x5c
  4006e2:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  4006e6:	234c      	movs	r3, #76	; 0x4c
  4006e8:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  4006ec:	463a      	mov	r2, r7
  4006ee:	4669      	mov	r1, sp
  4006f0:	20c5      	movs	r0, #197	; 0xc5
  4006f2:	47a8      	blx	r5
		paratable[0] = 0x94;
  4006f4:	2394      	movs	r3, #148	; 0x94
  4006f6:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4006fa:	2201      	movs	r2, #1
  4006fc:	4669      	mov	r1, sp
  4006fe:	20c7      	movs	r0, #199	; 0xc7
  400700:	47a8      	blx	r5
		paratable[0] = 0x85;
  400702:	2385      	movs	r3, #133	; 0x85
  400704:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400708:	f04f 0801 	mov.w	r8, #1
  40070c:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  400710:	2378      	movs	r3, #120	; 0x78
  400712:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400716:	2203      	movs	r2, #3
  400718:	4669      	mov	r1, sp
  40071a:	20e8      	movs	r0, #232	; 0xe8
  40071c:	47a8      	blx	r5
		paratable[0] = 0x00;
  40071e:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  400722:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400726:	463a      	mov	r2, r7
  400728:	4669      	mov	r1, sp
  40072a:	20ea      	movs	r0, #234	; 0xea
  40072c:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  40072e:	2348      	movs	r3, #72	; 0x48
  400730:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400734:	4642      	mov	r2, r8
  400736:	4669      	mov	r1, sp
  400738:	2036      	movs	r0, #54	; 0x36
  40073a:	47a8      	blx	r5
		paratable[0] = 0x06;
  40073c:	2306      	movs	r3, #6
  40073e:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400742:	4642      	mov	r2, r8
  400744:	4669      	mov	r1, sp
  400746:	203a      	movs	r0, #58	; 0x3a
  400748:	47a8      	blx	r5
		paratable[0] = 0x02;
  40074a:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  40074e:	2382      	movs	r3, #130	; 0x82
  400750:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400754:	2327      	movs	r3, #39	; 0x27
  400756:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  40075a:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40075e:	2204      	movs	r2, #4
  400760:	4669      	mov	r1, sp
  400762:	20b6      	movs	r0, #182	; 0xb6
  400764:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400766:	6873      	ldr	r3, [r6, #4]
  400768:	6832      	ldr	r2, [r6, #0]
  40076a:	4621      	mov	r1, r4
  40076c:	4620      	mov	r0, r4
  40076e:	4f10      	ldr	r7, [pc, #64]	; (4007b0 <ili93xx_init+0x2d4>)
  400770:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400772:	68b0      	ldr	r0, [r6, #8]
  400774:	4b0f      	ldr	r3, [pc, #60]	; (4007b4 <ili93xx_init+0x2d8>)
  400776:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400778:	4622      	mov	r2, r4
  40077a:	4669      	mov	r1, sp
  40077c:	4648      	mov	r0, r9
  40077e:	47a8      	blx	r5
		ili93xx_delay(10);
  400780:	200a      	movs	r0, #10
  400782:	4b0a      	ldr	r3, [pc, #40]	; (4007ac <ili93xx_init+0x2d0>)
  400784:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400786:	4622      	mov	r2, r4
  400788:	4669      	mov	r1, sp
  40078a:	2029      	movs	r0, #41	; 0x29
  40078c:	47a8      	blx	r5
	return 0;
  40078e:	4620      	mov	r0, r4
  400790:	e6bc      	b.n	40050c <ili93xx_init+0x30>
		return 1;
  400792:	2001      	movs	r0, #1
  400794:	e6ba      	b.n	40050c <ili93xx_init+0x30>
  400796:	bf00      	nop
  400798:	00400341 	.word	0x00400341
  40079c:	2000000c 	.word	0x2000000c
  4007a0:	20000010 	.word	0x20000010
  4007a4:	200009e4 	.word	0x200009e4
  4007a8:	00400265 	.word	0x00400265
  4007ac:	004002a9 	.word	0x004002a9
  4007b0:	0040040d 	.word	0x0040040d
  4007b4:	004003f5 	.word	0x004003f5
  4007b8:	004004b5 	.word	0x004004b5
  4007bc:	0040027d 	.word	0x0040027d

004007c0 <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4007c0:	4b16      	ldr	r3, [pc, #88]	; (40081c <ili93xx_draw_pixel+0x5c>)
  4007c2:	681b      	ldr	r3, [r3, #0]
  4007c4:	4283      	cmp	r3, r0
  4007c6:	d924      	bls.n	400812 <ili93xx_draw_pixel+0x52>
  4007c8:	4b15      	ldr	r3, [pc, #84]	; (400820 <ili93xx_draw_pixel+0x60>)
  4007ca:	681b      	ldr	r3, [r3, #0]
  4007cc:	428b      	cmp	r3, r1
  4007ce:	d922      	bls.n	400816 <ili93xx_draw_pixel+0x56>
{
  4007d0:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4007d2:	4b14      	ldr	r3, [pc, #80]	; (400824 <ili93xx_draw_pixel+0x64>)
  4007d4:	781b      	ldrb	r3, [r3, #0]
  4007d6:	2b01      	cmp	r3, #1
  4007d8:	d003      	beq.n	4007e2 <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4007da:	2b02      	cmp	r3, #2
  4007dc:	d00d      	beq.n	4007fa <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4007de:	2000      	movs	r0, #0
}
  4007e0:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  4007e2:	b289      	uxth	r1, r1
  4007e4:	b280      	uxth	r0, r0
  4007e6:	4b10      	ldr	r3, [pc, #64]	; (400828 <ili93xx_draw_pixel+0x68>)
  4007e8:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  4007ea:	4b10      	ldr	r3, [pc, #64]	; (40082c <ili93xx_draw_pixel+0x6c>)
  4007ec:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4007ee:	4b10      	ldr	r3, [pc, #64]	; (400830 <ili93xx_draw_pixel+0x70>)
  4007f0:	6818      	ldr	r0, [r3, #0]
  4007f2:	4b10      	ldr	r3, [pc, #64]	; (400834 <ili93xx_draw_pixel+0x74>)
  4007f4:	4798      	blx	r3
	return 0;
  4007f6:	2000      	movs	r0, #0
  4007f8:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4007fa:	2300      	movs	r3, #0
  4007fc:	461a      	mov	r2, r3
  4007fe:	4c0e      	ldr	r4, [pc, #56]	; (400838 <ili93xx_draw_pixel+0x78>)
  400800:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  400802:	4b0a      	ldr	r3, [pc, #40]	; (40082c <ili93xx_draw_pixel+0x6c>)
  400804:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400806:	4b0a      	ldr	r3, [pc, #40]	; (400830 <ili93xx_draw_pixel+0x70>)
  400808:	6818      	ldr	r0, [r3, #0]
  40080a:	4b0a      	ldr	r3, [pc, #40]	; (400834 <ili93xx_draw_pixel+0x74>)
  40080c:	4798      	blx	r3
	return 0;
  40080e:	2000      	movs	r0, #0
  400810:	bd10      	pop	{r4, pc}
		return 1;
  400812:	2001      	movs	r0, #1
  400814:	4770      	bx	lr
  400816:	2001      	movs	r0, #1
  400818:	4770      	bx	lr
  40081a:	bf00      	nop
  40081c:	2000000c 	.word	0x2000000c
  400820:	20000010 	.word	0x20000010
  400824:	200009e4 	.word	0x200009e4
  400828:	004004b5 	.word	0x004004b5
  40082c:	004001b9 	.word	0x004001b9
  400830:	200009e8 	.word	0x200009e8
  400834:	004001ed 	.word	0x004001ed
  400838:	0040040d 	.word	0x0040040d

0040083c <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40083c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400840:	b084      	sub	sp, #16
  400842:	9003      	str	r0, [sp, #12]
  400844:	9102      	str	r1, [sp, #8]
  400846:	9201      	str	r2, [sp, #4]
  400848:	aa04      	add	r2, sp, #16
  40084a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40084e:	4613      	mov	r3, r2
  400850:	aa01      	add	r2, sp, #4
  400852:	a902      	add	r1, sp, #8
  400854:	a803      	add	r0, sp, #12
  400856:	4c22      	ldr	r4, [pc, #136]	; (4008e0 <ili93xx_draw_filled_rectangle+0xa4>)
  400858:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40085a:	9803      	ldr	r0, [sp, #12]
  40085c:	9902      	ldr	r1, [sp, #8]
  40085e:	9b00      	ldr	r3, [sp, #0]
  400860:	3301      	adds	r3, #1
  400862:	9a01      	ldr	r2, [sp, #4]
  400864:	3201      	adds	r2, #1
  400866:	1a5b      	subs	r3, r3, r1
  400868:	1a12      	subs	r2, r2, r0
  40086a:	4c1e      	ldr	r4, [pc, #120]	; (4008e4 <ili93xx_draw_filled_rectangle+0xa8>)
  40086c:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  40086e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400872:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400876:	4b1c      	ldr	r3, [pc, #112]	; (4008e8 <ili93xx_draw_filled_rectangle+0xac>)
  400878:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  40087a:	4b1c      	ldr	r3, [pc, #112]	; (4008ec <ili93xx_draw_filled_rectangle+0xb0>)
  40087c:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40087e:	9a03      	ldr	r2, [sp, #12]
  400880:	9b01      	ldr	r3, [sp, #4]
  400882:	1a9a      	subs	r2, r3, r2
  400884:	9b00      	ldr	r3, [sp, #0]
  400886:	f103 0801 	add.w	r8, r3, #1
  40088a:	9b02      	ldr	r3, [sp, #8]
  40088c:	eba8 0803 	sub.w	r8, r8, r3
  400890:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400894:	4b16      	ldr	r3, [pc, #88]	; (4008f0 <ili93xx_draw_filled_rectangle+0xb4>)
  400896:	fba3 2308 	umull	r2, r3, r3, r8
  40089a:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  40089c:	b153      	cbz	r3, 4008b4 <ili93xx_draw_filled_rectangle+0x78>
  40089e:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008a0:	4f14      	ldr	r7, [pc, #80]	; (4008f4 <ili93xx_draw_filled_rectangle+0xb8>)
  4008a2:	26f0      	movs	r6, #240	; 0xf0
  4008a4:	4d14      	ldr	r5, [pc, #80]	; (4008f8 <ili93xx_draw_filled_rectangle+0xbc>)
  4008a6:	4631      	mov	r1, r6
  4008a8:	4638      	mov	r0, r7
  4008aa:	47a8      	blx	r5
	while (blocks--) {
  4008ac:	3c01      	subs	r4, #1
  4008ae:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008b2:	d1f8      	bne.n	4008a6 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008b4:	490e      	ldr	r1, [pc, #56]	; (4008f0 <ili93xx_draw_filled_rectangle+0xb4>)
  4008b6:	fba1 3108 	umull	r3, r1, r1, r8
  4008ba:	09c9      	lsrs	r1, r1, #7
  4008bc:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4008c0:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4008c4:	480b      	ldr	r0, [pc, #44]	; (4008f4 <ili93xx_draw_filled_rectangle+0xb8>)
  4008c6:	4b0c      	ldr	r3, [pc, #48]	; (4008f8 <ili93xx_draw_filled_rectangle+0xbc>)
  4008c8:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4008ca:	4b0c      	ldr	r3, [pc, #48]	; (4008fc <ili93xx_draw_filled_rectangle+0xc0>)
  4008cc:	681b      	ldr	r3, [r3, #0]
  4008ce:	4a0c      	ldr	r2, [pc, #48]	; (400900 <ili93xx_draw_filled_rectangle+0xc4>)
  4008d0:	6812      	ldr	r2, [r2, #0]
  4008d2:	2100      	movs	r1, #0
  4008d4:	4608      	mov	r0, r1
  4008d6:	4c03      	ldr	r4, [pc, #12]	; (4008e4 <ili93xx_draw_filled_rectangle+0xa8>)
  4008d8:	47a0      	blx	r4
}
  4008da:	b004      	add	sp, #16
  4008dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008e0:	004002e1 	.word	0x004002e1
  4008e4:	0040040d 	.word	0x0040040d
  4008e8:	004004b5 	.word	0x004004b5
  4008ec:	004001b9 	.word	0x004001b9
  4008f0:	88888889 	.word	0x88888889
  4008f4:	200009e8 	.word	0x200009e8
  4008f8:	00400205 	.word	0x00400205
  4008fc:	20000010 	.word	0x20000010
  400900:	2000000c 	.word	0x2000000c

00400904 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400908:	b085      	sub	sp, #20
  40090a:	9003      	str	r0, [sp, #12]
  40090c:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40090e:	7813      	ldrb	r3, [r2, #0]
  400910:	2b00      	cmp	r3, #0
  400912:	d048      	beq.n	4009a6 <ili93xx_draw_string+0xa2>
  400914:	468b      	mov	fp, r1
  400916:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400918:	f8df 8094 	ldr.w	r8, [pc, #148]	; 4009b0 <ili93xx_draw_string+0xac>
  40091c:	e033      	b.n	400986 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  40091e:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400922:	9b03      	ldr	r3, [sp, #12]
  400924:	9301      	str	r3, [sp, #4]
  400926:	e029      	b.n	40097c <ili93xx_draw_string+0x78>
  400928:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  40092a:	f1b4 3fff 	cmp.w	r4, #4294967295
  40092e:	d009      	beq.n	400944 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400930:	782b      	ldrb	r3, [r5, #0]
  400932:	4123      	asrs	r3, r4
  400934:	f013 0f01 	tst.w	r3, #1
  400938:	d0f6      	beq.n	400928 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  40093a:	ebaa 0104 	sub.w	r1, sl, r4
  40093e:	4630      	mov	r0, r6
  400940:	47c0      	blx	r8
  400942:	e7f1      	b.n	400928 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  400944:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400946:	f10b 090f 	add.w	r9, fp, #15
  40094a:	e002      	b.n	400952 <ili93xx_draw_string+0x4e>
  40094c:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  40094e:	2c01      	cmp	r4, #1
  400950:	d009      	beq.n	400966 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400952:	787b      	ldrb	r3, [r7, #1]
  400954:	4123      	asrs	r3, r4
  400956:	f013 0f01 	tst.w	r3, #1
  40095a:	d0f7      	beq.n	40094c <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  40095c:	eba9 0104 	sub.w	r1, r9, r4
  400960:	4630      	mov	r0, r6
  400962:	47c0      	blx	r8
  400964:	e7f2      	b.n	40094c <ili93xx_draw_string+0x48>
  400966:	3502      	adds	r5, #2
  400968:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  40096a:	9b00      	ldr	r3, [sp, #0]
  40096c:	42b3      	cmp	r3, r6
  40096e:	d002      	beq.n	400976 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400970:	2407      	movs	r4, #7
  400972:	462f      	mov	r7, r5
  400974:	e7dc      	b.n	400930 <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400976:	9b01      	ldr	r3, [sp, #4]
  400978:	330c      	adds	r3, #12
  40097a:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  40097c:	9a02      	ldr	r2, [sp, #8]
  40097e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400982:	9202      	str	r2, [sp, #8]
  400984:	b17b      	cbz	r3, 4009a6 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  400986:	2b0a      	cmp	r3, #10
  400988:	d0c9      	beq.n	40091e <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  40098a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40098e:	4d07      	ldr	r5, [pc, #28]	; (4009ac <ili93xx_draw_string+0xa8>)
  400990:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  400994:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  400998:	9e01      	ldr	r6, [sp, #4]
  40099a:	4633      	mov	r3, r6
  40099c:	330a      	adds	r3, #10
  40099e:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009a0:	f10b 0a07 	add.w	sl, fp, #7
  4009a4:	e7e4      	b.n	400970 <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  4009a6:	b005      	add	sp, #20
  4009a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009ac:	00405f74 	.word	0x00405f74
  4009b0:	004007c1 	.word	0x004007c1

004009b4 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4009b4:	0109      	lsls	r1, r1, #4
  4009b6:	5042      	str	r2, [r0, r1]
  4009b8:	4770      	bx	lr

004009ba <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4009ba:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4009be:	604a      	str	r2, [r1, #4]
  4009c0:	4770      	bx	lr

004009c2 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4009c2:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4009c6:	608a      	str	r2, [r1, #8]
  4009c8:	4770      	bx	lr

004009ca <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4009ca:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4009ce:	60ca      	str	r2, [r1, #12]
  4009d0:	4770      	bx	lr

004009d2 <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4009d2:	2308      	movs	r3, #8
  4009d4:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4009d6:	2320      	movs	r3, #32
  4009d8:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4009da:	2304      	movs	r3, #4
  4009dc:	6003      	str	r3, [r0, #0]
  4009de:	4770      	bx	lr

004009e0 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4009e0:	4b2a      	ldr	r3, [pc, #168]	; (400a8c <twi_set_speed+0xac>)
  4009e2:	4299      	cmp	r1, r3
  4009e4:	d849      	bhi.n	400a7a <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4009e6:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  4009ea:	4299      	cmp	r1, r3
  4009ec:	d92b      	bls.n	400a46 <twi_set_speed+0x66>
{
  4009ee:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4009f0:	4c27      	ldr	r4, [pc, #156]	; (400a90 <twi_set_speed+0xb0>)
  4009f2:	fba4 3402 	umull	r3, r4, r4, r2
  4009f6:	0ba4      	lsrs	r4, r4, #14
  4009f8:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4009fa:	4b26      	ldr	r3, [pc, #152]	; (400a94 <twi_set_speed+0xb4>)
  4009fc:	440b      	add	r3, r1
  4009fe:	009b      	lsls	r3, r3, #2
  400a00:	fbb2 f2f3 	udiv	r2, r2, r3
  400a04:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400a06:	2cff      	cmp	r4, #255	; 0xff
  400a08:	d939      	bls.n	400a7e <twi_set_speed+0x9e>
  400a0a:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  400a0c:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  400a0e:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400a10:	2cff      	cmp	r4, #255	; 0xff
  400a12:	d90d      	bls.n	400a30 <twi_set_speed+0x50>
  400a14:	2907      	cmp	r1, #7
  400a16:	d1f9      	bne.n	400a0c <twi_set_speed+0x2c>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400a18:	0213      	lsls	r3, r2, #8
  400a1a:	b29b      	uxth	r3, r3
				TWI_CWGR_CKDIV(ckdiv);		
  400a1c:	0409      	lsls	r1, r1, #16
  400a1e:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400a22:	430b      	orrs	r3, r1
  400a24:	b2e4      	uxtb	r4, r4
  400a26:	4323      	orrs	r3, r4
		p_twi->TWI_CWGR =
  400a28:	6103      	str	r3, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  400a2a:	2000      	movs	r0, #0
}
  400a2c:	bc10      	pop	{r4}
  400a2e:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400a30:	2aff      	cmp	r2, #255	; 0xff
  400a32:	d9f1      	bls.n	400a18 <twi_set_speed+0x38>
  400a34:	2906      	cmp	r1, #6
  400a36:	d8ef      	bhi.n	400a18 <twi_set_speed+0x38>
			ckdiv++;
  400a38:	3101      	adds	r1, #1
			chdiv /= TWI_CLK_DIVIDER;
  400a3a:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400a3c:	2aff      	cmp	r2, #255	; 0xff
  400a3e:	d9eb      	bls.n	400a18 <twi_set_speed+0x38>
  400a40:	2906      	cmp	r1, #6
  400a42:	d9f9      	bls.n	400a38 <twi_set_speed+0x58>
  400a44:	e7e8      	b.n	400a18 <twi_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400a46:	0049      	lsls	r1, r1, #1
  400a48:	fbb2 f2f1 	udiv	r2, r2, r1
  400a4c:	3a04      	subs	r2, #4
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400a4e:	2aff      	cmp	r2, #255	; 0xff
  400a50:	d911      	bls.n	400a76 <twi_set_speed+0x96>
  400a52:	2300      	movs	r3, #0
			ckdiv++;
  400a54:	3301      	adds	r3, #1
			c_lh_div /= TWI_CLK_DIVIDER;
  400a56:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400a58:	2aff      	cmp	r2, #255	; 0xff
  400a5a:	d901      	bls.n	400a60 <twi_set_speed+0x80>
  400a5c:	2b07      	cmp	r3, #7
  400a5e:	d1f9      	bne.n	400a54 <twi_set_speed+0x74>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400a60:	0211      	lsls	r1, r2, #8
  400a62:	b289      	uxth	r1, r1
				TWI_CWGR_CKDIV(ckdiv);
  400a64:	041b      	lsls	r3, r3, #16
  400a66:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400a6a:	430b      	orrs	r3, r1
  400a6c:	b2d2      	uxtb	r2, r2
  400a6e:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  400a70:	6102      	str	r2, [r0, #16]
	return PASS;
  400a72:	2000      	movs	r0, #0
  400a74:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400a76:	2300      	movs	r3, #0
  400a78:	e7f2      	b.n	400a60 <twi_set_speed+0x80>
		return FAIL;
  400a7a:	2001      	movs	r0, #1
  400a7c:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400a7e:	2aff      	cmp	r2, #255	; 0xff
	uint32_t ckdiv = 0;
  400a80:	bf88      	it	hi
  400a82:	2100      	movhi	r1, #0
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400a84:	d8d8      	bhi.n	400a38 <twi_set_speed+0x58>
	uint32_t ckdiv = 0;
  400a86:	2100      	movs	r1, #0
  400a88:	e7c6      	b.n	400a18 <twi_set_speed+0x38>
  400a8a:	bf00      	nop
  400a8c:	00061a80 	.word	0x00061a80
  400a90:	057619f1 	.word	0x057619f1
  400a94:	3ffd1200 	.word	0x3ffd1200

00400a98 <twi_master_init>:
{
  400a98:	b538      	push	{r3, r4, r5, lr}
  400a9a:	4604      	mov	r4, r0
  400a9c:	460d      	mov	r5, r1
	p_twi->TWI_IDR = ~0UL;
  400a9e:	f04f 33ff 	mov.w	r3, #4294967295
  400aa2:	6283      	str	r3, [r0, #40]	; 0x28
	p_twi->TWI_SR;
  400aa4:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400aa6:	2380      	movs	r3, #128	; 0x80
  400aa8:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400aaa:	6b03      	ldr	r3, [r0, #48]	; 0x30
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400aac:	2308      	movs	r3, #8
  400aae:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400ab0:	2320      	movs	r3, #32
  400ab2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_MSEN;
  400ab4:	2304      	movs	r3, #4
  400ab6:	6003      	str	r3, [r0, #0]
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400ab8:	680a      	ldr	r2, [r1, #0]
  400aba:	6849      	ldr	r1, [r1, #4]
  400abc:	4b05      	ldr	r3, [pc, #20]	; (400ad4 <twi_master_init+0x3c>)
  400abe:	4798      	blx	r3
  400ac0:	2801      	cmp	r0, #1
  400ac2:	bf14      	ite	ne
  400ac4:	2000      	movne	r0, #0
  400ac6:	2001      	moveq	r0, #1
	if (p_opt->smbus == 1) {
  400ac8:	7a6b      	ldrb	r3, [r5, #9]
  400aca:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400acc:	bf04      	itt	eq
  400ace:	2340      	moveq	r3, #64	; 0x40
  400ad0:	6023      	streq	r3, [r4, #0]
}
  400ad2:	bd38      	pop	{r3, r4, r5, pc}
  400ad4:	004009e1 	.word	0x004009e1

00400ad8 <twi_mk_addr>:
	if (len == 0)
  400ad8:	460a      	mov	r2, r1
  400ada:	b159      	cbz	r1, 400af4 <twi_mk_addr+0x1c>
	val = addr[0];
  400adc:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
  400ade:	2901      	cmp	r1, #1
		val |= addr[1];
  400ae0:	bfc4      	itt	gt
  400ae2:	7841      	ldrbgt	r1, [r0, #1]
  400ae4:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	if (len > 2) {
  400ae8:	2a02      	cmp	r2, #2
  400aea:	dd04      	ble.n	400af6 <twi_mk_addr+0x1e>
		val |= addr[2];
  400aec:	7882      	ldrb	r2, [r0, #2]
  400aee:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  400af2:	e000      	b.n	400af6 <twi_mk_addr+0x1e>
		return 0;
  400af4:	2300      	movs	r3, #0
}
  400af6:	4618      	mov	r0, r3
  400af8:	4770      	bx	lr
	...

00400afc <twi_master_read>:
{
  400afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cnt = p_packet->length;
  400afe:	68cc      	ldr	r4, [r1, #12]
	if (cnt == 0) {
  400b00:	2c00      	cmp	r4, #0
  400b02:	d04f      	beq.n	400ba4 <twi_master_read+0xa8>
  400b04:	460b      	mov	r3, r1
  400b06:	4605      	mov	r5, r0
	uint8_t *buffer = p_packet->buffer;
  400b08:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
  400b0a:	2000      	movs	r0, #0
  400b0c:	6068      	str	r0, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400b0e:	684a      	ldr	r2, [r1, #4]
  400b10:	0212      	lsls	r2, r2, #8
  400b12:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400b16:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  400b1a:	7c09      	ldrb	r1, [r1, #16]
  400b1c:	0409      	lsls	r1, r1, #16
  400b1e:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
  400b22:	430a      	orrs	r2, r1
  400b24:	606a      	str	r2, [r5, #4]
	p_twi->TWI_IADR = 0;
  400b26:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400b28:	6859      	ldr	r1, [r3, #4]
  400b2a:	4618      	mov	r0, r3
  400b2c:	4b22      	ldr	r3, [pc, #136]	; (400bb8 <twi_master_read+0xbc>)
  400b2e:	4798      	blx	r3
  400b30:	60e8      	str	r0, [r5, #12]
	if (cnt == 1) {
  400b32:	2c01      	cmp	r4, #1
  400b34:	d00f      	beq.n	400b56 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START;
  400b36:	2301      	movs	r3, #1
  400b38:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
  400b3a:	2000      	movs	r0, #0
		status = p_twi->TWI_SR;
  400b3c:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  400b3e:	f413 7f80 	tst.w	r3, #256	; 0x100
  400b42:	d136      	bne.n	400bb2 <twi_master_read+0xb6>
  400b44:	f643 2197 	movw	r1, #14999	; 0x3a97
		timeout = TWI_TIMEOUT;
  400b48:	f643 2798 	movw	r7, #15000	; 0x3a98
		if (!(status & TWI_SR_RXRDY)) {
  400b4c:	f04f 0e01 	mov.w	lr, #1
			p_twi->TWI_CR = TWI_CR_STOP;
  400b50:	f04f 0c02 	mov.w	ip, #2
  400b54:	e019      	b.n	400b8a <twi_master_read+0x8e>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  400b56:	2303      	movs	r3, #3
  400b58:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
  400b5a:	2001      	movs	r0, #1
  400b5c:	e7ee      	b.n	400b3c <twi_master_read+0x40>
		if (!(status & TWI_SR_RXRDY)) {
  400b5e:	460a      	mov	r2, r1
  400b60:	4670      	mov	r0, lr
  400b62:	e00c      	b.n	400b7e <twi_master_read+0x82>
		if (cnt == 1  && !stop_sent) {
  400b64:	b908      	cbnz	r0, 400b6a <twi_master_read+0x6e>
			p_twi->TWI_CR = TWI_CR_STOP;
  400b66:	f8c5 c000 	str.w	ip, [r5]
		if (!(status & TWI_SR_RXRDY)) {
  400b6a:	f013 0f02 	tst.w	r3, #2
  400b6e:	d0f6      	beq.n	400b5e <twi_master_read+0x62>
  400b70:	4670      	mov	r0, lr
		*buffer++ = p_twi->TWI_RHR;
  400b72:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400b74:	7033      	strb	r3, [r6, #0]
		cnt--;
  400b76:	3c01      	subs	r4, #1
		*buffer++ = p_twi->TWI_RHR;
  400b78:	3601      	adds	r6, #1
		timeout = TWI_TIMEOUT;
  400b7a:	463a      	mov	r2, r7
	while (cnt > 0) {
  400b7c:	b164      	cbz	r4, 400b98 <twi_master_read+0x9c>
		status = p_twi->TWI_SR;
  400b7e:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  400b80:	f413 7f80 	tst.w	r3, #256	; 0x100
  400b84:	d111      	bne.n	400baa <twi_master_read+0xae>
		if (!timeout--) {
  400b86:	1e51      	subs	r1, r2, #1
  400b88:	b18a      	cbz	r2, 400bae <twi_master_read+0xb2>
		if (cnt == 1  && !stop_sent) {
  400b8a:	2c01      	cmp	r4, #1
  400b8c:	d0ea      	beq.n	400b64 <twi_master_read+0x68>
		if (!(status & TWI_SR_RXRDY)) {
  400b8e:	f013 0f02 	tst.w	r3, #2
  400b92:	d1ee      	bne.n	400b72 <twi_master_read+0x76>
  400b94:	460a      	mov	r2, r1
  400b96:	e7f1      	b.n	400b7c <twi_master_read+0x80>
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400b98:	6a2b      	ldr	r3, [r5, #32]
  400b9a:	f013 0f01 	tst.w	r3, #1
  400b9e:	d0fb      	beq.n	400b98 <twi_master_read+0x9c>
	p_twi->TWI_SR;
  400ba0:	6a2b      	ldr	r3, [r5, #32]
	return TWI_SUCCESS;
  400ba2:	e000      	b.n	400ba6 <twi_master_read+0xaa>
		return TWI_INVALID_ARGUMENT;
  400ba4:	2401      	movs	r4, #1
}
  400ba6:	4620      	mov	r0, r4
  400ba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return TWI_RECEIVE_NACK;
  400baa:	2405      	movs	r4, #5
  400bac:	e7fb      	b.n	400ba6 <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
  400bae:	2409      	movs	r4, #9
  400bb0:	e7f9      	b.n	400ba6 <twi_master_read+0xaa>
			return TWI_RECEIVE_NACK;
  400bb2:	2405      	movs	r4, #5
  400bb4:	e7f7      	b.n	400ba6 <twi_master_read+0xaa>
  400bb6:	bf00      	nop
  400bb8:	00400ad9 	.word	0x00400ad9

00400bbc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400bbc:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400bbe:	480e      	ldr	r0, [pc, #56]	; (400bf8 <sysclk_init+0x3c>)
  400bc0:	4b0e      	ldr	r3, [pc, #56]	; (400bfc <sysclk_init+0x40>)
  400bc2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400bc4:	213e      	movs	r1, #62	; 0x3e
  400bc6:	2000      	movs	r0, #0
  400bc8:	4b0d      	ldr	r3, [pc, #52]	; (400c00 <sysclk_init+0x44>)
  400bca:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400bcc:	4c0d      	ldr	r4, [pc, #52]	; (400c04 <sysclk_init+0x48>)
  400bce:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400bd0:	2800      	cmp	r0, #0
  400bd2:	d0fc      	beq.n	400bce <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400bd4:	4b0c      	ldr	r3, [pc, #48]	; (400c08 <sysclk_init+0x4c>)
  400bd6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400bd8:	4a0c      	ldr	r2, [pc, #48]	; (400c0c <sysclk_init+0x50>)
  400bda:	4b0d      	ldr	r3, [pc, #52]	; (400c10 <sysclk_init+0x54>)
  400bdc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400bde:	4c0d      	ldr	r4, [pc, #52]	; (400c14 <sysclk_init+0x58>)
  400be0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400be2:	2800      	cmp	r0, #0
  400be4:	d0fc      	beq.n	400be0 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400be6:	2010      	movs	r0, #16
  400be8:	4b0b      	ldr	r3, [pc, #44]	; (400c18 <sysclk_init+0x5c>)
  400bea:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400bec:	4b0b      	ldr	r3, [pc, #44]	; (400c1c <sysclk_init+0x60>)
  400bee:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400bf0:	4801      	ldr	r0, [pc, #4]	; (400bf8 <sysclk_init+0x3c>)
  400bf2:	4b02      	ldr	r3, [pc, #8]	; (400bfc <sysclk_init+0x40>)
  400bf4:	4798      	blx	r3
  400bf6:	bd10      	pop	{r4, pc}
  400bf8:	07270e00 	.word	0x07270e00
  400bfc:	00401409 	.word	0x00401409
  400c00:	00401171 	.word	0x00401171
  400c04:	004011c5 	.word	0x004011c5
  400c08:	004011d5 	.word	0x004011d5
  400c0c:	20133f01 	.word	0x20133f01
  400c10:	400e0400 	.word	0x400e0400
  400c14:	004011e5 	.word	0x004011e5
  400c18:	0040110d 	.word	0x0040110d
  400c1c:	004012f9 	.word	0x004012f9

00400c20 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400c20:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c22:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c26:	4b46      	ldr	r3, [pc, #280]	; (400d40 <board_init+0x120>)
  400c28:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c2a:	200b      	movs	r0, #11
  400c2c:	4c45      	ldr	r4, [pc, #276]	; (400d44 <board_init+0x124>)
  400c2e:	47a0      	blx	r4
  400c30:	200c      	movs	r0, #12
  400c32:	47a0      	blx	r4
  400c34:	200d      	movs	r0, #13
  400c36:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400c38:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c3c:	2013      	movs	r0, #19
  400c3e:	4c42      	ldr	r4, [pc, #264]	; (400d48 <board_init+0x128>)
  400c40:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400c42:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c46:	2014      	movs	r0, #20
  400c48:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400c4a:	4940      	ldr	r1, [pc, #256]	; (400d4c <board_init+0x12c>)
  400c4c:	2023      	movs	r0, #35	; 0x23
  400c4e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400c50:	493f      	ldr	r1, [pc, #252]	; (400d50 <board_init+0x130>)
  400c52:	204c      	movs	r0, #76	; 0x4c
  400c54:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400c56:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400c5a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c5e:	483d      	ldr	r0, [pc, #244]	; (400d54 <board_init+0x134>)
  400c60:	4b3d      	ldr	r3, [pc, #244]	; (400d58 <board_init+0x138>)
  400c62:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400c64:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c68:	2000      	movs	r0, #0
  400c6a:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400c6c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c70:	2008      	movs	r0, #8
  400c72:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400c74:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c78:	2052      	movs	r0, #82	; 0x52
  400c7a:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400c7c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c80:	200c      	movs	r0, #12
  400c82:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400c84:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c88:	200d      	movs	r0, #13
  400c8a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400c8c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c90:	200e      	movs	r0, #14
  400c92:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400c94:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c98:	200b      	movs	r0, #11
  400c9a:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400c9c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ca0:	2015      	movs	r0, #21
  400ca2:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400ca4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ca8:	2016      	movs	r0, #22
  400caa:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400cac:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400cb0:	2017      	movs	r0, #23
  400cb2:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400cb4:	2017      	movs	r0, #23
  400cb6:	4b29      	ldr	r3, [pc, #164]	; (400d5c <board_init+0x13c>)
  400cb8:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400cba:	4d29      	ldr	r5, [pc, #164]	; (400d60 <board_init+0x140>)
  400cbc:	4629      	mov	r1, r5
  400cbe:	2040      	movs	r0, #64	; 0x40
  400cc0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400cc2:	4629      	mov	r1, r5
  400cc4:	2041      	movs	r0, #65	; 0x41
  400cc6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400cc8:	4629      	mov	r1, r5
  400cca:	2042      	movs	r0, #66	; 0x42
  400ccc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400cce:	4629      	mov	r1, r5
  400cd0:	2043      	movs	r0, #67	; 0x43
  400cd2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400cd4:	4629      	mov	r1, r5
  400cd6:	2044      	movs	r0, #68	; 0x44
  400cd8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400cda:	4629      	mov	r1, r5
  400cdc:	2045      	movs	r0, #69	; 0x45
  400cde:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400ce0:	4629      	mov	r1, r5
  400ce2:	2046      	movs	r0, #70	; 0x46
  400ce4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400ce6:	4629      	mov	r1, r5
  400ce8:	2047      	movs	r0, #71	; 0x47
  400cea:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400cec:	4629      	mov	r1, r5
  400cee:	204b      	movs	r0, #75	; 0x4b
  400cf0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400cf2:	4629      	mov	r1, r5
  400cf4:	2048      	movs	r0, #72	; 0x48
  400cf6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400cf8:	4629      	mov	r1, r5
  400cfa:	204f      	movs	r0, #79	; 0x4f
  400cfc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400cfe:	4629      	mov	r1, r5
  400d00:	2053      	movs	r0, #83	; 0x53
  400d02:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400d04:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d08:	204d      	movs	r0, #77	; 0x4d
  400d0a:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400d0c:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400d10:	4629      	mov	r1, r5
  400d12:	2010      	movs	r0, #16
  400d14:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400d16:	4629      	mov	r1, r5
  400d18:	2011      	movs	r0, #17
  400d1a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400d1c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d20:	200c      	movs	r0, #12
  400d22:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400d24:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d28:	200d      	movs	r0, #13
  400d2a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400d2c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d30:	200e      	movs	r0, #14
  400d32:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400d34:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d38:	200b      	movs	r0, #11
  400d3a:	47a0      	blx	r4
  400d3c:	bd38      	pop	{r3, r4, r5, pc}
  400d3e:	bf00      	nop
  400d40:	400e1450 	.word	0x400e1450
  400d44:	004011f5 	.word	0x004011f5
  400d48:	00400e71 	.word	0x00400e71
  400d4c:	28000079 	.word	0x28000079
  400d50:	28000059 	.word	0x28000059
  400d54:	400e0e00 	.word	0x400e0e00
  400d58:	00400f91 	.word	0x00400f91
  400d5c:	00400e55 	.word	0x00400e55
  400d60:	08000001 	.word	0x08000001

00400d64 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400d64:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d66:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d6a:	d039      	beq.n	400de0 <pio_set_peripheral+0x7c>
  400d6c:	d813      	bhi.n	400d96 <pio_set_peripheral+0x32>
  400d6e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d72:	d025      	beq.n	400dc0 <pio_set_peripheral+0x5c>
  400d74:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d78:	d10a      	bne.n	400d90 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d7a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d7c:	4313      	orrs	r3, r2
  400d7e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d80:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d82:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d84:	400b      	ands	r3, r1
  400d86:	ea23 0302 	bic.w	r3, r3, r2
  400d8a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d8c:	6042      	str	r2, [r0, #4]
  400d8e:	4770      	bx	lr
	switch (ul_type) {
  400d90:	2900      	cmp	r1, #0
  400d92:	d1fb      	bne.n	400d8c <pio_set_peripheral+0x28>
  400d94:	4770      	bx	lr
  400d96:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d9a:	d020      	beq.n	400dde <pio_set_peripheral+0x7a>
  400d9c:	d809      	bhi.n	400db2 <pio_set_peripheral+0x4e>
  400d9e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400da2:	d1f3      	bne.n	400d8c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400da4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400da6:	4313      	orrs	r3, r2
  400da8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400daa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400dac:	4313      	orrs	r3, r2
  400dae:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400db0:	e7ec      	b.n	400d8c <pio_set_peripheral+0x28>
	switch (ul_type) {
  400db2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400db6:	d012      	beq.n	400dde <pio_set_peripheral+0x7a>
  400db8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400dbc:	d00f      	beq.n	400dde <pio_set_peripheral+0x7a>
  400dbe:	e7e5      	b.n	400d8c <pio_set_peripheral+0x28>
{
  400dc0:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dc2:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400dc4:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400dc6:	43d3      	mvns	r3, r2
  400dc8:	4021      	ands	r1, r4
  400dca:	461c      	mov	r4, r3
  400dcc:	4019      	ands	r1, r3
  400dce:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400dd0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dd2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dd4:	400b      	ands	r3, r1
  400dd6:	4023      	ands	r3, r4
  400dd8:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400dda:	6042      	str	r2, [r0, #4]
}
  400ddc:	bc10      	pop	{r4}
  400dde:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400de0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400de2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400de4:	400b      	ands	r3, r1
  400de6:	ea23 0302 	bic.w	r3, r3, r2
  400dea:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400dec:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400dee:	4313      	orrs	r3, r2
  400df0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400df2:	e7cb      	b.n	400d8c <pio_set_peripheral+0x28>

00400df4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400df4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400df6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400dfa:	bf14      	ite	ne
  400dfc:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400dfe:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e00:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400e04:	bf14      	ite	ne
  400e06:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400e08:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400e0a:	f012 0f02 	tst.w	r2, #2
  400e0e:	d107      	bne.n	400e20 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e10:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400e14:	bf18      	it	ne
  400e16:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400e1a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e1c:	6001      	str	r1, [r0, #0]
  400e1e:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400e20:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400e24:	e7f9      	b.n	400e1a <pio_set_input+0x26>

00400e26 <pio_set_output>:
{
  400e26:	b410      	push	{r4}
  400e28:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e2a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e2c:	b944      	cbnz	r4, 400e40 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400e2e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e30:	b143      	cbz	r3, 400e44 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400e32:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e34:	b942      	cbnz	r2, 400e48 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400e36:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e38:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e3a:	6001      	str	r1, [r0, #0]
}
  400e3c:	bc10      	pop	{r4}
  400e3e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e40:	6641      	str	r1, [r0, #100]	; 0x64
  400e42:	e7f5      	b.n	400e30 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400e44:	6541      	str	r1, [r0, #84]	; 0x54
  400e46:	e7f5      	b.n	400e34 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400e48:	6301      	str	r1, [r0, #48]	; 0x30
  400e4a:	e7f5      	b.n	400e38 <pio_set_output+0x12>

00400e4c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e4c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e4e:	4770      	bx	lr

00400e50 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e50:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e52:	4770      	bx	lr

00400e54 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400e54:	0943      	lsrs	r3, r0, #5
  400e56:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400e5a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400e5e:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400e60:	f000 001f 	and.w	r0, r0, #31
  400e64:	2201      	movs	r2, #1
  400e66:	fa02 f000 	lsl.w	r0, r2, r0
  400e6a:	6358      	str	r0, [r3, #52]	; 0x34
  400e6c:	4770      	bx	lr
	...

00400e70 <pio_configure_pin>:
{
  400e70:	b570      	push	{r4, r5, r6, lr}
  400e72:	b082      	sub	sp, #8
  400e74:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400e76:	0943      	lsrs	r3, r0, #5
  400e78:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400e7c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400e80:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400e82:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400e86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400e8a:	d053      	beq.n	400f34 <pio_configure_pin+0xc4>
  400e8c:	d80a      	bhi.n	400ea4 <pio_configure_pin+0x34>
  400e8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400e92:	d02d      	beq.n	400ef0 <pio_configure_pin+0x80>
  400e94:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400e98:	d03b      	beq.n	400f12 <pio_configure_pin+0xa2>
  400e9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400e9e:	d015      	beq.n	400ecc <pio_configure_pin+0x5c>
		return 0;
  400ea0:	2000      	movs	r0, #0
  400ea2:	e023      	b.n	400eec <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400ea4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400ea8:	d055      	beq.n	400f56 <pio_configure_pin+0xe6>
  400eaa:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400eae:	d052      	beq.n	400f56 <pio_configure_pin+0xe6>
  400eb0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400eb4:	d1f4      	bne.n	400ea0 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400eb6:	f000 011f 	and.w	r1, r0, #31
  400eba:	2601      	movs	r6, #1
  400ebc:	462a      	mov	r2, r5
  400ebe:	fa06 f101 	lsl.w	r1, r6, r1
  400ec2:	4620      	mov	r0, r4
  400ec4:	4b2f      	ldr	r3, [pc, #188]	; (400f84 <pio_configure_pin+0x114>)
  400ec6:	4798      	blx	r3
	return 1;
  400ec8:	4630      	mov	r0, r6
		break;
  400eca:	e00f      	b.n	400eec <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400ecc:	f000 001f 	and.w	r0, r0, #31
  400ed0:	2601      	movs	r6, #1
  400ed2:	4086      	lsls	r6, r0
  400ed4:	4632      	mov	r2, r6
  400ed6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400eda:	4620      	mov	r0, r4
  400edc:	4b2a      	ldr	r3, [pc, #168]	; (400f88 <pio_configure_pin+0x118>)
  400ede:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ee0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400ee4:	bf14      	ite	ne
  400ee6:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ee8:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400eea:	2001      	movs	r0, #1
}
  400eec:	b002      	add	sp, #8
  400eee:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400ef0:	f000 001f 	and.w	r0, r0, #31
  400ef4:	2601      	movs	r6, #1
  400ef6:	4086      	lsls	r6, r0
  400ef8:	4632      	mov	r2, r6
  400efa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400efe:	4620      	mov	r0, r4
  400f00:	4b21      	ldr	r3, [pc, #132]	; (400f88 <pio_configure_pin+0x118>)
  400f02:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f04:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f08:	bf14      	ite	ne
  400f0a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f0c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f0e:	2001      	movs	r0, #1
  400f10:	e7ec      	b.n	400eec <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400f12:	f000 001f 	and.w	r0, r0, #31
  400f16:	2601      	movs	r6, #1
  400f18:	4086      	lsls	r6, r0
  400f1a:	4632      	mov	r2, r6
  400f1c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f20:	4620      	mov	r0, r4
  400f22:	4b19      	ldr	r3, [pc, #100]	; (400f88 <pio_configure_pin+0x118>)
  400f24:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f26:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f2a:	bf14      	ite	ne
  400f2c:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f2e:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f30:	2001      	movs	r0, #1
  400f32:	e7db      	b.n	400eec <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400f34:	f000 001f 	and.w	r0, r0, #31
  400f38:	2601      	movs	r6, #1
  400f3a:	4086      	lsls	r6, r0
  400f3c:	4632      	mov	r2, r6
  400f3e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f42:	4620      	mov	r0, r4
  400f44:	4b10      	ldr	r3, [pc, #64]	; (400f88 <pio_configure_pin+0x118>)
  400f46:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f48:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f4c:	bf14      	ite	ne
  400f4e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f50:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f52:	2001      	movs	r0, #1
  400f54:	e7ca      	b.n	400eec <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400f56:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400f5a:	f000 011f 	and.w	r1, r0, #31
  400f5e:	2601      	movs	r6, #1
  400f60:	ea05 0306 	and.w	r3, r5, r6
  400f64:	9300      	str	r3, [sp, #0]
  400f66:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400f6a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400f6e:	bf14      	ite	ne
  400f70:	2200      	movne	r2, #0
  400f72:	2201      	moveq	r2, #1
  400f74:	fa06 f101 	lsl.w	r1, r6, r1
  400f78:	4620      	mov	r0, r4
  400f7a:	4c04      	ldr	r4, [pc, #16]	; (400f8c <pio_configure_pin+0x11c>)
  400f7c:	47a0      	blx	r4
	return 1;
  400f7e:	4630      	mov	r0, r6
		break;
  400f80:	e7b4      	b.n	400eec <pio_configure_pin+0x7c>
  400f82:	bf00      	nop
  400f84:	00400df5 	.word	0x00400df5
  400f88:	00400d65 	.word	0x00400d65
  400f8c:	00400e27 	.word	0x00400e27

00400f90 <pio_configure_pin_group>:
{
  400f90:	b570      	push	{r4, r5, r6, lr}
  400f92:	b082      	sub	sp, #8
  400f94:	4605      	mov	r5, r0
  400f96:	460e      	mov	r6, r1
  400f98:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400f9a:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400f9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400fa2:	d03d      	beq.n	401020 <pio_configure_pin_group+0x90>
  400fa4:	d80a      	bhi.n	400fbc <pio_configure_pin_group+0x2c>
  400fa6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400faa:	d021      	beq.n	400ff0 <pio_configure_pin_group+0x60>
  400fac:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400fb0:	d02a      	beq.n	401008 <pio_configure_pin_group+0x78>
  400fb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400fb6:	d00e      	beq.n	400fd6 <pio_configure_pin_group+0x46>
		return 0;
  400fb8:	2000      	movs	r0, #0
  400fba:	e017      	b.n	400fec <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400fbc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400fc0:	d03a      	beq.n	401038 <pio_configure_pin_group+0xa8>
  400fc2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400fc6:	d037      	beq.n	401038 <pio_configure_pin_group+0xa8>
  400fc8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400fcc:	d1f4      	bne.n	400fb8 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  400fce:	4b23      	ldr	r3, [pc, #140]	; (40105c <pio_configure_pin_group+0xcc>)
  400fd0:	4798      	blx	r3
	return 1;
  400fd2:	2001      	movs	r0, #1
		break;
  400fd4:	e00a      	b.n	400fec <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400fd6:	460a      	mov	r2, r1
  400fd8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400fdc:	4b20      	ldr	r3, [pc, #128]	; (401060 <pio_configure_pin_group+0xd0>)
  400fde:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fe0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400fe4:	bf14      	ite	ne
  400fe6:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fe8:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400fea:	2001      	movs	r0, #1
}
  400fec:	b002      	add	sp, #8
  400fee:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400ff0:	460a      	mov	r2, r1
  400ff2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ff6:	4b1a      	ldr	r3, [pc, #104]	; (401060 <pio_configure_pin_group+0xd0>)
  400ff8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ffa:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ffe:	bf14      	ite	ne
  401000:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401002:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401004:	2001      	movs	r0, #1
  401006:	e7f1      	b.n	400fec <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401008:	460a      	mov	r2, r1
  40100a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40100e:	4b14      	ldr	r3, [pc, #80]	; (401060 <pio_configure_pin_group+0xd0>)
  401010:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401012:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401016:	bf14      	ite	ne
  401018:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40101a:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  40101c:	2001      	movs	r0, #1
  40101e:	e7e5      	b.n	400fec <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401020:	460a      	mov	r2, r1
  401022:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401026:	4b0e      	ldr	r3, [pc, #56]	; (401060 <pio_configure_pin_group+0xd0>)
  401028:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40102a:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40102e:	bf14      	ite	ne
  401030:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401032:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401034:	2001      	movs	r0, #1
  401036:	e7d9      	b.n	400fec <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401038:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  40103c:	f004 0301 	and.w	r3, r4, #1
  401040:	9300      	str	r3, [sp, #0]
  401042:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401046:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40104a:	bf14      	ite	ne
  40104c:	2200      	movne	r2, #0
  40104e:	2201      	moveq	r2, #1
  401050:	4631      	mov	r1, r6
  401052:	4628      	mov	r0, r5
  401054:	4c03      	ldr	r4, [pc, #12]	; (401064 <pio_configure_pin_group+0xd4>)
  401056:	47a0      	blx	r4
	return 1;
  401058:	2001      	movs	r0, #1
		break;
  40105a:	e7c7      	b.n	400fec <pio_configure_pin_group+0x5c>
  40105c:	00400df5 	.word	0x00400df5
  401060:	00400d65 	.word	0x00400d65
  401064:	00400e27 	.word	0x00400e27

00401068 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40106c:	4681      	mov	r9, r0
  40106e:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401070:	4b12      	ldr	r3, [pc, #72]	; (4010bc <pio_handler_process+0x54>)
  401072:	4798      	blx	r3
  401074:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401076:	4648      	mov	r0, r9
  401078:	4b11      	ldr	r3, [pc, #68]	; (4010c0 <pio_handler_process+0x58>)
  40107a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40107c:	4005      	ands	r5, r0
  40107e:	d013      	beq.n	4010a8 <pio_handler_process+0x40>
  401080:	4c10      	ldr	r4, [pc, #64]	; (4010c4 <pio_handler_process+0x5c>)
  401082:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401086:	e003      	b.n	401090 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401088:	42b4      	cmp	r4, r6
  40108a:	d00d      	beq.n	4010a8 <pio_handler_process+0x40>
  40108c:	3410      	adds	r4, #16
		while (status != 0) {
  40108e:	b15d      	cbz	r5, 4010a8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401090:	6820      	ldr	r0, [r4, #0]
  401092:	42b8      	cmp	r0, r7
  401094:	d1f8      	bne.n	401088 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401096:	6861      	ldr	r1, [r4, #4]
  401098:	4229      	tst	r1, r5
  40109a:	d0f5      	beq.n	401088 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40109c:	68e3      	ldr	r3, [r4, #12]
  40109e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4010a0:	6863      	ldr	r3, [r4, #4]
  4010a2:	ea25 0503 	bic.w	r5, r5, r3
  4010a6:	e7ef      	b.n	401088 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4010a8:	4b07      	ldr	r3, [pc, #28]	; (4010c8 <pio_handler_process+0x60>)
  4010aa:	681b      	ldr	r3, [r3, #0]
  4010ac:	b123      	cbz	r3, 4010b8 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4010ae:	4b07      	ldr	r3, [pc, #28]	; (4010cc <pio_handler_process+0x64>)
  4010b0:	681b      	ldr	r3, [r3, #0]
  4010b2:	b10b      	cbz	r3, 4010b8 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4010b4:	4648      	mov	r0, r9
  4010b6:	4798      	blx	r3
  4010b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4010bc:	00400e4d 	.word	0x00400e4d
  4010c0:	00400e51 	.word	0x00400e51
  4010c4:	20000da8 	.word	0x20000da8
  4010c8:	20000e54 	.word	0x20000e54
  4010cc:	20000e18 	.word	0x20000e18

004010d0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4010d0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4010d2:	210b      	movs	r1, #11
  4010d4:	4801      	ldr	r0, [pc, #4]	; (4010dc <PIOA_Handler+0xc>)
  4010d6:	4b02      	ldr	r3, [pc, #8]	; (4010e0 <PIOA_Handler+0x10>)
  4010d8:	4798      	blx	r3
  4010da:	bd08      	pop	{r3, pc}
  4010dc:	400e0e00 	.word	0x400e0e00
  4010e0:	00401069 	.word	0x00401069

004010e4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4010e4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4010e6:	210c      	movs	r1, #12
  4010e8:	4801      	ldr	r0, [pc, #4]	; (4010f0 <PIOB_Handler+0xc>)
  4010ea:	4b02      	ldr	r3, [pc, #8]	; (4010f4 <PIOB_Handler+0x10>)
  4010ec:	4798      	blx	r3
  4010ee:	bd08      	pop	{r3, pc}
  4010f0:	400e1000 	.word	0x400e1000
  4010f4:	00401069 	.word	0x00401069

004010f8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4010f8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4010fa:	210d      	movs	r1, #13
  4010fc:	4801      	ldr	r0, [pc, #4]	; (401104 <PIOC_Handler+0xc>)
  4010fe:	4b02      	ldr	r3, [pc, #8]	; (401108 <PIOC_Handler+0x10>)
  401100:	4798      	blx	r3
  401102:	bd08      	pop	{r3, pc}
  401104:	400e1200 	.word	0x400e1200
  401108:	00401069 	.word	0x00401069

0040110c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40110c:	4a17      	ldr	r2, [pc, #92]	; (40116c <pmc_switch_mck_to_pllack+0x60>)
  40110e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401114:	4318      	orrs	r0, r3
  401116:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401118:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40111a:	f013 0f08 	tst.w	r3, #8
  40111e:	d10a      	bne.n	401136 <pmc_switch_mck_to_pllack+0x2a>
  401120:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401124:	4911      	ldr	r1, [pc, #68]	; (40116c <pmc_switch_mck_to_pllack+0x60>)
  401126:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401128:	f012 0f08 	tst.w	r2, #8
  40112c:	d103      	bne.n	401136 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40112e:	3b01      	subs	r3, #1
  401130:	d1f9      	bne.n	401126 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401132:	2001      	movs	r0, #1
  401134:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401136:	4a0d      	ldr	r2, [pc, #52]	; (40116c <pmc_switch_mck_to_pllack+0x60>)
  401138:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40113a:	f023 0303 	bic.w	r3, r3, #3
  40113e:	f043 0302 	orr.w	r3, r3, #2
  401142:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401144:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401146:	f013 0f08 	tst.w	r3, #8
  40114a:	d10a      	bne.n	401162 <pmc_switch_mck_to_pllack+0x56>
  40114c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401150:	4906      	ldr	r1, [pc, #24]	; (40116c <pmc_switch_mck_to_pllack+0x60>)
  401152:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401154:	f012 0f08 	tst.w	r2, #8
  401158:	d105      	bne.n	401166 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40115a:	3b01      	subs	r3, #1
  40115c:	d1f9      	bne.n	401152 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40115e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401160:	4770      	bx	lr
	return 0;
  401162:	2000      	movs	r0, #0
  401164:	4770      	bx	lr
  401166:	2000      	movs	r0, #0
  401168:	4770      	bx	lr
  40116a:	bf00      	nop
  40116c:	400e0400 	.word	0x400e0400

00401170 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401170:	b9c8      	cbnz	r0, 4011a6 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401172:	4a11      	ldr	r2, [pc, #68]	; (4011b8 <pmc_switch_mainck_to_xtal+0x48>)
  401174:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401176:	0209      	lsls	r1, r1, #8
  401178:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40117a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40117e:	f023 0303 	bic.w	r3, r3, #3
  401182:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401186:	f043 0301 	orr.w	r3, r3, #1
  40118a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40118c:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40118e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401190:	f013 0f01 	tst.w	r3, #1
  401194:	d0fb      	beq.n	40118e <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401196:	4a08      	ldr	r2, [pc, #32]	; (4011b8 <pmc_switch_mainck_to_xtal+0x48>)
  401198:	6a13      	ldr	r3, [r2, #32]
  40119a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40119e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4011a2:	6213      	str	r3, [r2, #32]
  4011a4:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011a6:	4904      	ldr	r1, [pc, #16]	; (4011b8 <pmc_switch_mainck_to_xtal+0x48>)
  4011a8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4011aa:	4a04      	ldr	r2, [pc, #16]	; (4011bc <pmc_switch_mainck_to_xtal+0x4c>)
  4011ac:	401a      	ands	r2, r3
  4011ae:	4b04      	ldr	r3, [pc, #16]	; (4011c0 <pmc_switch_mainck_to_xtal+0x50>)
  4011b0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011b2:	620b      	str	r3, [r1, #32]
  4011b4:	4770      	bx	lr
  4011b6:	bf00      	nop
  4011b8:	400e0400 	.word	0x400e0400
  4011bc:	fec8fffc 	.word	0xfec8fffc
  4011c0:	01370002 	.word	0x01370002

004011c4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4011c4:	4b02      	ldr	r3, [pc, #8]	; (4011d0 <pmc_osc_is_ready_mainck+0xc>)
  4011c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4011c8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4011cc:	4770      	bx	lr
  4011ce:	bf00      	nop
  4011d0:	400e0400 	.word	0x400e0400

004011d4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4011d4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4011d8:	4b01      	ldr	r3, [pc, #4]	; (4011e0 <pmc_disable_pllack+0xc>)
  4011da:	629a      	str	r2, [r3, #40]	; 0x28
  4011dc:	4770      	bx	lr
  4011de:	bf00      	nop
  4011e0:	400e0400 	.word	0x400e0400

004011e4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4011e4:	4b02      	ldr	r3, [pc, #8]	; (4011f0 <pmc_is_locked_pllack+0xc>)
  4011e6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4011e8:	f000 0002 	and.w	r0, r0, #2
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop
  4011f0:	400e0400 	.word	0x400e0400

004011f4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4011f4:	2822      	cmp	r0, #34	; 0x22
  4011f6:	d81e      	bhi.n	401236 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4011f8:	281f      	cmp	r0, #31
  4011fa:	d80c      	bhi.n	401216 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4011fc:	4b11      	ldr	r3, [pc, #68]	; (401244 <pmc_enable_periph_clk+0x50>)
  4011fe:	699a      	ldr	r2, [r3, #24]
  401200:	2301      	movs	r3, #1
  401202:	4083      	lsls	r3, r0
  401204:	4393      	bics	r3, r2
  401206:	d018      	beq.n	40123a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401208:	2301      	movs	r3, #1
  40120a:	fa03 f000 	lsl.w	r0, r3, r0
  40120e:	4b0d      	ldr	r3, [pc, #52]	; (401244 <pmc_enable_periph_clk+0x50>)
  401210:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401212:	2000      	movs	r0, #0
  401214:	4770      	bx	lr
		ul_id -= 32;
  401216:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401218:	4b0a      	ldr	r3, [pc, #40]	; (401244 <pmc_enable_periph_clk+0x50>)
  40121a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40121e:	2301      	movs	r3, #1
  401220:	4083      	lsls	r3, r0
  401222:	4393      	bics	r3, r2
  401224:	d00b      	beq.n	40123e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401226:	2301      	movs	r3, #1
  401228:	fa03 f000 	lsl.w	r0, r3, r0
  40122c:	4b05      	ldr	r3, [pc, #20]	; (401244 <pmc_enable_periph_clk+0x50>)
  40122e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401232:	2000      	movs	r0, #0
  401234:	4770      	bx	lr
		return 1;
  401236:	2001      	movs	r0, #1
  401238:	4770      	bx	lr
	return 0;
  40123a:	2000      	movs	r0, #0
  40123c:	4770      	bx	lr
  40123e:	2000      	movs	r0, #0
}
  401240:	4770      	bx	lr
  401242:	bf00      	nop
  401244:	400e0400 	.word	0x400e0400

00401248 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401248:	e7fe      	b.n	401248 <Dummy_Handler>
	...

0040124c <Reset_Handler>:
{
  40124c:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  40124e:	4b21      	ldr	r3, [pc, #132]	; (4012d4 <Reset_Handler+0x88>)
  401250:	4a21      	ldr	r2, [pc, #132]	; (4012d8 <Reset_Handler+0x8c>)
  401252:	429a      	cmp	r2, r3
  401254:	d928      	bls.n	4012a8 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  401256:	4b21      	ldr	r3, [pc, #132]	; (4012dc <Reset_Handler+0x90>)
  401258:	4a1e      	ldr	r2, [pc, #120]	; (4012d4 <Reset_Handler+0x88>)
  40125a:	429a      	cmp	r2, r3
  40125c:	d20c      	bcs.n	401278 <Reset_Handler+0x2c>
  40125e:	3b01      	subs	r3, #1
  401260:	1a9b      	subs	r3, r3, r2
  401262:	f023 0303 	bic.w	r3, r3, #3
  401266:	3304      	adds	r3, #4
  401268:	4413      	add	r3, r2
  40126a:	491b      	ldr	r1, [pc, #108]	; (4012d8 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  40126c:	f851 0b04 	ldr.w	r0, [r1], #4
  401270:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  401274:	429a      	cmp	r2, r3
  401276:	d1f9      	bne.n	40126c <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401278:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  40127a:	4b19      	ldr	r3, [pc, #100]	; (4012e0 <Reset_Handler+0x94>)
  40127c:	4a19      	ldr	r2, [pc, #100]	; (4012e4 <Reset_Handler+0x98>)
  40127e:	429a      	cmp	r2, r3
  401280:	d20a      	bcs.n	401298 <Reset_Handler+0x4c>
  401282:	3b01      	subs	r3, #1
  401284:	1a9b      	subs	r3, r3, r2
  401286:	f023 0303 	bic.w	r3, r3, #3
  40128a:	3304      	adds	r3, #4
  40128c:	4413      	add	r3, r2
		*pDest++ = 0;
  40128e:	2100      	movs	r1, #0
  401290:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401294:	429a      	cmp	r2, r3
  401296:	d1fb      	bne.n	401290 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  401298:	4b13      	ldr	r3, [pc, #76]	; (4012e8 <Reset_Handler+0x9c>)
  40129a:	4a14      	ldr	r2, [pc, #80]	; (4012ec <Reset_Handler+0xa0>)
  40129c:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  40129e:	4b14      	ldr	r3, [pc, #80]	; (4012f0 <Reset_Handler+0xa4>)
  4012a0:	4798      	blx	r3
	main();
  4012a2:	4b14      	ldr	r3, [pc, #80]	; (4012f4 <Reset_Handler+0xa8>)
  4012a4:	4798      	blx	r3
  4012a6:	e7fe      	b.n	4012a6 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  4012a8:	4b0a      	ldr	r3, [pc, #40]	; (4012d4 <Reset_Handler+0x88>)
  4012aa:	4a0b      	ldr	r2, [pc, #44]	; (4012d8 <Reset_Handler+0x8c>)
  4012ac:	429a      	cmp	r2, r3
  4012ae:	d2e3      	bcs.n	401278 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4012b0:	4b0a      	ldr	r3, [pc, #40]	; (4012dc <Reset_Handler+0x90>)
  4012b2:	4808      	ldr	r0, [pc, #32]	; (4012d4 <Reset_Handler+0x88>)
  4012b4:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4012b6:	4611      	mov	r1, r2
  4012b8:	3a04      	subs	r2, #4
  4012ba:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  4012bc:	2800      	cmp	r0, #0
  4012be:	d0db      	beq.n	401278 <Reset_Handler+0x2c>
  4012c0:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  4012c4:	f852 0904 	ldr.w	r0, [r2], #-4
  4012c8:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  4012cc:	42ca      	cmn	r2, r1
  4012ce:	d1f9      	bne.n	4012c4 <Reset_Handler+0x78>
  4012d0:	e7d2      	b.n	401278 <Reset_Handler+0x2c>
  4012d2:	bf00      	nop
  4012d4:	20000000 	.word	0x20000000
  4012d8:	004069ac 	.word	0x004069ac
  4012dc:	200009c8 	.word	0x200009c8
  4012e0:	20000e9c 	.word	0x20000e9c
  4012e4:	200009c8 	.word	0x200009c8
  4012e8:	e000ed00 	.word	0xe000ed00
  4012ec:	00400000 	.word	0x00400000
  4012f0:	0040166d 	.word	0x0040166d
  4012f4:	00401595 	.word	0x00401595

004012f8 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4012f8:	4b3c      	ldr	r3, [pc, #240]	; (4013ec <SystemCoreClockUpdate+0xf4>)
  4012fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012fc:	f003 0303 	and.w	r3, r3, #3
  401300:	2b03      	cmp	r3, #3
  401302:	d80e      	bhi.n	401322 <SystemCoreClockUpdate+0x2a>
  401304:	e8df f003 	tbb	[pc, r3]
  401308:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40130c:	4b38      	ldr	r3, [pc, #224]	; (4013f0 <SystemCoreClockUpdate+0xf8>)
  40130e:	695b      	ldr	r3, [r3, #20]
  401310:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401314:	bf14      	ite	ne
  401316:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40131a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40131e:	4b35      	ldr	r3, [pc, #212]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
  401320:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401322:	4b32      	ldr	r3, [pc, #200]	; (4013ec <SystemCoreClockUpdate+0xf4>)
  401324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401326:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40132a:	2b70      	cmp	r3, #112	; 0x70
  40132c:	d055      	beq.n	4013da <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40132e:	4b2f      	ldr	r3, [pc, #188]	; (4013ec <SystemCoreClockUpdate+0xf4>)
  401330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  401332:	4930      	ldr	r1, [pc, #192]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401334:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  401338:	680b      	ldr	r3, [r1, #0]
  40133a:	40d3      	lsrs	r3, r2
  40133c:	600b      	str	r3, [r1, #0]
  40133e:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401340:	4b2a      	ldr	r3, [pc, #168]	; (4013ec <SystemCoreClockUpdate+0xf4>)
  401342:	6a1b      	ldr	r3, [r3, #32]
  401344:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401348:	d003      	beq.n	401352 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40134a:	4a2b      	ldr	r2, [pc, #172]	; (4013f8 <SystemCoreClockUpdate+0x100>)
  40134c:	4b29      	ldr	r3, [pc, #164]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
  40134e:	601a      	str	r2, [r3, #0]
  401350:	e7e7      	b.n	401322 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401352:	4a2a      	ldr	r2, [pc, #168]	; (4013fc <SystemCoreClockUpdate+0x104>)
  401354:	4b27      	ldr	r3, [pc, #156]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
  401356:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401358:	4b24      	ldr	r3, [pc, #144]	; (4013ec <SystemCoreClockUpdate+0xf4>)
  40135a:	6a1b      	ldr	r3, [r3, #32]
  40135c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401360:	2b10      	cmp	r3, #16
  401362:	d005      	beq.n	401370 <SystemCoreClockUpdate+0x78>
  401364:	2b20      	cmp	r3, #32
  401366:	d1dc      	bne.n	401322 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401368:	4a23      	ldr	r2, [pc, #140]	; (4013f8 <SystemCoreClockUpdate+0x100>)
  40136a:	4b22      	ldr	r3, [pc, #136]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
  40136c:	601a      	str	r2, [r3, #0]
			break;
  40136e:	e7d8      	b.n	401322 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401370:	4a23      	ldr	r2, [pc, #140]	; (401400 <SystemCoreClockUpdate+0x108>)
  401372:	4b20      	ldr	r3, [pc, #128]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
  401374:	601a      	str	r2, [r3, #0]
			break;
  401376:	e7d4      	b.n	401322 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401378:	4b1c      	ldr	r3, [pc, #112]	; (4013ec <SystemCoreClockUpdate+0xf4>)
  40137a:	6a1b      	ldr	r3, [r3, #32]
  40137c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401380:	d018      	beq.n	4013b4 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401382:	4a1d      	ldr	r2, [pc, #116]	; (4013f8 <SystemCoreClockUpdate+0x100>)
  401384:	4b1b      	ldr	r3, [pc, #108]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
  401386:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401388:	4b18      	ldr	r3, [pc, #96]	; (4013ec <SystemCoreClockUpdate+0xf4>)
  40138a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40138c:	f003 0303 	and.w	r3, r3, #3
  401390:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401392:	4a16      	ldr	r2, [pc, #88]	; (4013ec <SystemCoreClockUpdate+0xf4>)
  401394:	bf07      	ittee	eq
  401396:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401398:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40139a:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40139c:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40139e:	4815      	ldr	r0, [pc, #84]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4013a0:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4013a4:	6803      	ldr	r3, [r0, #0]
  4013a6:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  4013aa:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4013ac:	fbb3 f3f2 	udiv	r3, r3, r2
  4013b0:	6003      	str	r3, [r0, #0]
  4013b2:	e7b6      	b.n	401322 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013b4:	4a11      	ldr	r2, [pc, #68]	; (4013fc <SystemCoreClockUpdate+0x104>)
  4013b6:	4b0f      	ldr	r3, [pc, #60]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
  4013b8:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013ba:	4b0c      	ldr	r3, [pc, #48]	; (4013ec <SystemCoreClockUpdate+0xf4>)
  4013bc:	6a1b      	ldr	r3, [r3, #32]
  4013be:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013c2:	2b10      	cmp	r3, #16
  4013c4:	d005      	beq.n	4013d2 <SystemCoreClockUpdate+0xda>
  4013c6:	2b20      	cmp	r3, #32
  4013c8:	d1de      	bne.n	401388 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4013ca:	4a0b      	ldr	r2, [pc, #44]	; (4013f8 <SystemCoreClockUpdate+0x100>)
  4013cc:	4b09      	ldr	r3, [pc, #36]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
  4013ce:	601a      	str	r2, [r3, #0]
					break;
  4013d0:	e7da      	b.n	401388 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4013d2:	4a0b      	ldr	r2, [pc, #44]	; (401400 <SystemCoreClockUpdate+0x108>)
  4013d4:	4b07      	ldr	r3, [pc, #28]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
  4013d6:	601a      	str	r2, [r3, #0]
					break;
  4013d8:	e7d6      	b.n	401388 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  4013da:	4a06      	ldr	r2, [pc, #24]	; (4013f4 <SystemCoreClockUpdate+0xfc>)
  4013dc:	6813      	ldr	r3, [r2, #0]
  4013de:	4909      	ldr	r1, [pc, #36]	; (401404 <SystemCoreClockUpdate+0x10c>)
  4013e0:	fba1 1303 	umull	r1, r3, r1, r3
  4013e4:	085b      	lsrs	r3, r3, #1
  4013e6:	6013      	str	r3, [r2, #0]
  4013e8:	4770      	bx	lr
  4013ea:	bf00      	nop
  4013ec:	400e0400 	.word	0x400e0400
  4013f0:	400e1410 	.word	0x400e1410
  4013f4:	20000014 	.word	0x20000014
  4013f8:	00b71b00 	.word	0x00b71b00
  4013fc:	003d0900 	.word	0x003d0900
  401400:	007a1200 	.word	0x007a1200
  401404:	aaaaaaab 	.word	0xaaaaaaab

00401408 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401408:	4b1a      	ldr	r3, [pc, #104]	; (401474 <system_init_flash+0x6c>)
  40140a:	4298      	cmp	r0, r3
  40140c:	d914      	bls.n	401438 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40140e:	4b1a      	ldr	r3, [pc, #104]	; (401478 <system_init_flash+0x70>)
  401410:	4298      	cmp	r0, r3
  401412:	d919      	bls.n	401448 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401414:	4b19      	ldr	r3, [pc, #100]	; (40147c <system_init_flash+0x74>)
  401416:	4298      	cmp	r0, r3
  401418:	d91d      	bls.n	401456 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40141a:	4b19      	ldr	r3, [pc, #100]	; (401480 <system_init_flash+0x78>)
  40141c:	4298      	cmp	r0, r3
  40141e:	d921      	bls.n	401464 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401420:	4b18      	ldr	r3, [pc, #96]	; (401484 <system_init_flash+0x7c>)
  401422:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401424:	bf94      	ite	ls
  401426:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40142a:	4b17      	ldrhi	r3, [pc, #92]	; (401488 <system_init_flash+0x80>)
  40142c:	4a17      	ldr	r2, [pc, #92]	; (40148c <system_init_flash+0x84>)
  40142e:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401430:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401434:	6013      	str	r3, [r2, #0]
  401436:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401438:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  40143c:	4a13      	ldr	r2, [pc, #76]	; (40148c <system_init_flash+0x84>)
  40143e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401440:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401444:	6013      	str	r3, [r2, #0]
  401446:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401448:	4b11      	ldr	r3, [pc, #68]	; (401490 <system_init_flash+0x88>)
  40144a:	4a10      	ldr	r2, [pc, #64]	; (40148c <system_init_flash+0x84>)
  40144c:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40144e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401452:	6013      	str	r3, [r2, #0]
  401454:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401456:	4b0f      	ldr	r3, [pc, #60]	; (401494 <system_init_flash+0x8c>)
  401458:	4a0c      	ldr	r2, [pc, #48]	; (40148c <system_init_flash+0x84>)
  40145a:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40145c:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401460:	6013      	str	r3, [r2, #0]
  401462:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401464:	4b0c      	ldr	r3, [pc, #48]	; (401498 <system_init_flash+0x90>)
  401466:	4a09      	ldr	r2, [pc, #36]	; (40148c <system_init_flash+0x84>)
  401468:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40146a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40146e:	6013      	str	r3, [r2, #0]
  401470:	4770      	bx	lr
  401472:	bf00      	nop
  401474:	01312cff 	.word	0x01312cff
  401478:	026259ff 	.word	0x026259ff
  40147c:	039386ff 	.word	0x039386ff
  401480:	04c4b3ff 	.word	0x04c4b3ff
  401484:	05f5e0ff 	.word	0x05f5e0ff
  401488:	04000500 	.word	0x04000500
  40148c:	400e0a00 	.word	0x400e0a00
  401490:	04000100 	.word	0x04000100
  401494:	04000200 	.word	0x04000200
  401498:	04000300 	.word	0x04000300

0040149c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40149c:	4b0a      	ldr	r3, [pc, #40]	; (4014c8 <_sbrk+0x2c>)
  40149e:	681b      	ldr	r3, [r3, #0]
  4014a0:	b153      	cbz	r3, 4014b8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4014a2:	4b09      	ldr	r3, [pc, #36]	; (4014c8 <_sbrk+0x2c>)
  4014a4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4014a6:	181a      	adds	r2, r3, r0
  4014a8:	4908      	ldr	r1, [pc, #32]	; (4014cc <_sbrk+0x30>)
  4014aa:	4291      	cmp	r1, r2
  4014ac:	db08      	blt.n	4014c0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4014ae:	4610      	mov	r0, r2
  4014b0:	4a05      	ldr	r2, [pc, #20]	; (4014c8 <_sbrk+0x2c>)
  4014b2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4014b4:	4618      	mov	r0, r3
  4014b6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4014b8:	4a05      	ldr	r2, [pc, #20]	; (4014d0 <_sbrk+0x34>)
  4014ba:	4b03      	ldr	r3, [pc, #12]	; (4014c8 <_sbrk+0x2c>)
  4014bc:	601a      	str	r2, [r3, #0]
  4014be:	e7f0      	b.n	4014a2 <_sbrk+0x6>
		return (caddr_t) -1;	
  4014c0:	f04f 30ff 	mov.w	r0, #4294967295
}
  4014c4:	4770      	bx	lr
  4014c6:	bf00      	nop
  4014c8:	20000e1c 	.word	0x20000e1c
  4014cc:	20027ffc 	.word	0x20027ffc
  4014d0:	20003ea0 	.word	0x20003ea0

004014d4 <configure_lcd>:

twi_options_t opt;
struct ili93xx_opt_t g_ili93xx_display_opt;

void configure_lcd()
{
  4014d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  4014d8:	200a      	movs	r0, #10
  4014da:	4b1e      	ldr	r3, [pc, #120]	; (401554 <configure_lcd+0x80>)
  4014dc:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4014de:	4c1e      	ldr	r4, [pc, #120]	; (401558 <configure_lcd+0x84>)
  4014e0:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4014e4:	2101      	movs	r1, #1
  4014e6:	4620      	mov	r0, r4
  4014e8:	4b1c      	ldr	r3, [pc, #112]	; (40155c <configure_lcd+0x88>)
  4014ea:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4014ec:	4a1c      	ldr	r2, [pc, #112]	; (401560 <configure_lcd+0x8c>)
  4014ee:	2101      	movs	r1, #1
  4014f0:	4620      	mov	r0, r4
  4014f2:	4b1c      	ldr	r3, [pc, #112]	; (401564 <configure_lcd+0x90>)
  4014f4:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4014f6:	4a1c      	ldr	r2, [pc, #112]	; (401568 <configure_lcd+0x94>)
  4014f8:	2101      	movs	r1, #1
  4014fa:	4620      	mov	r0, r4
  4014fc:	4b1b      	ldr	r3, [pc, #108]	; (40156c <configure_lcd+0x98>)
  4014fe:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401500:	2203      	movs	r2, #3
  401502:	2101      	movs	r1, #1
  401504:	4620      	mov	r0, r4
  401506:	4b1a      	ldr	r3, [pc, #104]	; (401570 <configure_lcd+0x9c>)
  401508:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  40150a:	4d1a      	ldr	r5, [pc, #104]	; (401574 <configure_lcd+0xa0>)
  40150c:	26f0      	movs	r6, #240	; 0xf0
  40150e:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401510:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401514:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401516:	2400      	movs	r4, #0
  401518:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  40151a:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  40151e:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  401522:	4b15      	ldr	r3, [pc, #84]	; (401578 <configure_lcd+0xa4>)
  401524:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401526:	4628      	mov	r0, r5
  401528:	4b14      	ldr	r3, [pc, #80]	; (40157c <configure_lcd+0xa8>)
  40152a:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  40152c:	2008      	movs	r0, #8
  40152e:	4b14      	ldr	r3, [pc, #80]	; (401580 <configure_lcd+0xac>)
  401530:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  401532:	4640      	mov	r0, r8
  401534:	4b13      	ldr	r3, [pc, #76]	; (401584 <configure_lcd+0xb0>)
  401536:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401538:	463b      	mov	r3, r7
  40153a:	4632      	mov	r2, r6
  40153c:	4621      	mov	r1, r4
  40153e:	4620      	mov	r0, r4
  401540:	4d11      	ldr	r5, [pc, #68]	; (401588 <configure_lcd+0xb4>)
  401542:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  401544:	4b11      	ldr	r3, [pc, #68]	; (40158c <configure_lcd+0xb8>)
  401546:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401548:	4621      	mov	r1, r4
  40154a:	4620      	mov	r0, r4
  40154c:	4b10      	ldr	r3, [pc, #64]	; (401590 <configure_lcd+0xbc>)
  40154e:	4798      	blx	r3
  401550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401554:	004011f5 	.word	0x004011f5
  401558:	400e0000 	.word	0x400e0000
  40155c:	004009b5 	.word	0x004009b5
  401560:	0a0a0404 	.word	0x0a0a0404
  401564:	004009bb 	.word	0x004009bb
  401568:	0016000a 	.word	0x0016000a
  40156c:	004009c3 	.word	0x004009c3
  401570:	004009cb 	.word	0x004009cb
  401574:	20000e64 	.word	0x20000e64
  401578:	00400195 	.word	0x00400195
  40157c:	004004dd 	.word	0x004004dd
  401580:	00400139 	.word	0x00400139
  401584:	004003f5 	.word	0x004003f5
  401588:	0040083d 	.word	0x0040083d
  40158c:	004003c1 	.word	0x004003c1
  401590:	004004b5 	.word	0x004004b5

00401594 <main>:
}

int main (void)
{
  401594:	b580      	push	{r7, lr}
  401596:	b090      	sub	sp, #64	; 0x40
	sysclk_init();
  401598:	4b22      	ldr	r3, [pc, #136]	; (401624 <main+0x90>)
  40159a:	4798      	blx	r3
	board_init();
  40159c:	4b22      	ldr	r3, [pc, #136]	; (401628 <main+0x94>)
  40159e:	4798      	blx	r3
	configure_lcd();
  4015a0:	4b22      	ldr	r3, [pc, #136]	; (40162c <main+0x98>)
  4015a2:	4798      	blx	r3
	
	pmc_enable_periph_clk(ID_TWI0);
  4015a4:	2013      	movs	r0, #19
  4015a6:	4b22      	ldr	r3, [pc, #136]	; (401630 <main+0x9c>)
  4015a8:	4798      	blx	r3
	opt.master_clk = sysclk_get_peripheral_hz();
  4015aa:	4c22      	ldr	r4, [pc, #136]	; (401634 <main+0xa0>)
  4015ac:	4b22      	ldr	r3, [pc, #136]	; (401638 <main+0xa4>)
  4015ae:	6023      	str	r3, [r4, #0]
	opt.speed      = TWI_CLK;
  4015b0:	4b22      	ldr	r3, [pc, #136]	; (40163c <main+0xa8>)
  4015b2:	6063      	str	r3, [r4, #4]
	twi_enable_master_mode(TWI0);
  4015b4:	4d22      	ldr	r5, [pc, #136]	; (401640 <main+0xac>)
  4015b6:	4628      	mov	r0, r5
  4015b8:	4b22      	ldr	r3, [pc, #136]	; (401644 <main+0xb0>)
  4015ba:	4798      	blx	r3
	twi_master_init(TWI0, &opt);
  4015bc:	4621      	mov	r1, r4
  4015be:	4628      	mov	r0, r5
  4015c0:	4b21      	ldr	r3, [pc, #132]	; (401648 <main+0xb4>)
  4015c2:	4798      	blx	r3
		pacote.addr_length = 2;
		pacote.buffer = &resposta;
		pacote.chip = ENDERECO_SENSOR;
		pacote.length = 2;
		
		twi_master_read(TWI0, &pacote);
  4015c4:	462f      	mov	r7, r5
  4015c6:	4e21      	ldr	r6, [pc, #132]	; (40164c <main+0xb8>)
		
		char	a[20];
		sprintf(a,"%d",resposta);
  4015c8:	f8df 809c 	ldr.w	r8, [pc, #156]	; 401668 <main+0xd4>
		pacote.addr[0] = COMANDO_LEITURA_1;
  4015cc:	233b      	movs	r3, #59	; 0x3b
  4015ce:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
		pacote.addr[1] = COMANDO_LEITURA_2;
  4015d2:	233c      	movs	r3, #60	; 0x3c
  4015d4:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
		pacote.addr_length = 2;
  4015d8:	2302      	movs	r3, #2
  4015da:	930c      	str	r3, [sp, #48]	; 0x30
		pacote.buffer = &resposta;
  4015dc:	ac06      	add	r4, sp, #24
  4015de:	940d      	str	r4, [sp, #52]	; 0x34
		pacote.chip = ENDERECO_SENSOR;
  4015e0:	2268      	movs	r2, #104	; 0x68
  4015e2:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
		pacote.length = 2;
  4015e6:	930e      	str	r3, [sp, #56]	; 0x38
		twi_master_read(TWI0, &pacote);
  4015e8:	a90b      	add	r1, sp, #44	; 0x2c
  4015ea:	4638      	mov	r0, r7
  4015ec:	47b0      	blx	r6
		sprintf(a,"%d",resposta);
  4015ee:	4622      	mov	r2, r4
  4015f0:	4641      	mov	r1, r8
  4015f2:	a801      	add	r0, sp, #4
  4015f4:	4b16      	ldr	r3, [pc, #88]	; (401650 <main+0xbc>)
  4015f6:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  4015f8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4015fc:	4c15      	ldr	r4, [pc, #84]	; (401654 <main+0xc0>)
  4015fe:	47a0      	blx	r4
		ili93xx_draw_filled_rectangle(95, 175, 240, 200);
  401600:	23c8      	movs	r3, #200	; 0xc8
  401602:	22f0      	movs	r2, #240	; 0xf0
  401604:	21af      	movs	r1, #175	; 0xaf
  401606:	205f      	movs	r0, #95	; 0x5f
  401608:	4d13      	ldr	r5, [pc, #76]	; (401658 <main+0xc4>)
  40160a:	47a8      	blx	r5
		ili93xx_set_foreground_color(COLOR_BLACK);
  40160c:	2000      	movs	r0, #0
  40160e:	47a0      	blx	r4
		ili93xx_draw_string(100, 180, a);
  401610:	aa01      	add	r2, sp, #4
  401612:	21b4      	movs	r1, #180	; 0xb4
  401614:	2064      	movs	r0, #100	; 0x64
  401616:	4b11      	ldr	r3, [pc, #68]	; (40165c <main+0xc8>)
  401618:	4798      	blx	r3
		delay_ms(100);
  40161a:	4811      	ldr	r0, [pc, #68]	; (401660 <main+0xcc>)
  40161c:	4b11      	ldr	r3, [pc, #68]	; (401664 <main+0xd0>)
  40161e:	4798      	blx	r3
  401620:	e7d4      	b.n	4015cc <main+0x38>
  401622:	bf00      	nop
  401624:	00400bbd 	.word	0x00400bbd
  401628:	00400c21 	.word	0x00400c21
  40162c:	004014d5 	.word	0x004014d5
  401630:	004011f5 	.word	0x004011f5
  401634:	20000e58 	.word	0x20000e58
  401638:	07270e00 	.word	0x07270e00
  40163c:	00061a80 	.word	0x00061a80
  401640:	40018000 	.word	0x40018000
  401644:	004009d3 	.word	0x004009d3
  401648:	00400a99 	.word	0x00400a99
  40164c:	00400afd 	.word	0x00400afd
  401650:	00401759 	.word	0x00401759
  401654:	004003f5 	.word	0x004003f5
  401658:	0040083d 	.word	0x0040083d
  40165c:	00400905 	.word	0x00400905
  401660:	000d1437 	.word	0x000d1437
  401664:	20000001 	.word	0x20000001
  401668:	004066f4 	.word	0x004066f4

0040166c <__libc_init_array>:
  40166c:	b570      	push	{r4, r5, r6, lr}
  40166e:	4e0f      	ldr	r6, [pc, #60]	; (4016ac <__libc_init_array+0x40>)
  401670:	4d0f      	ldr	r5, [pc, #60]	; (4016b0 <__libc_init_array+0x44>)
  401672:	1b76      	subs	r6, r6, r5
  401674:	10b6      	asrs	r6, r6, #2
  401676:	bf18      	it	ne
  401678:	2400      	movne	r4, #0
  40167a:	d005      	beq.n	401688 <__libc_init_array+0x1c>
  40167c:	3401      	adds	r4, #1
  40167e:	f855 3b04 	ldr.w	r3, [r5], #4
  401682:	4798      	blx	r3
  401684:	42a6      	cmp	r6, r4
  401686:	d1f9      	bne.n	40167c <__libc_init_array+0x10>
  401688:	4e0a      	ldr	r6, [pc, #40]	; (4016b4 <__libc_init_array+0x48>)
  40168a:	4d0b      	ldr	r5, [pc, #44]	; (4016b8 <__libc_init_array+0x4c>)
  40168c:	1b76      	subs	r6, r6, r5
  40168e:	f005 f977 	bl	406980 <_init>
  401692:	10b6      	asrs	r6, r6, #2
  401694:	bf18      	it	ne
  401696:	2400      	movne	r4, #0
  401698:	d006      	beq.n	4016a8 <__libc_init_array+0x3c>
  40169a:	3401      	adds	r4, #1
  40169c:	f855 3b04 	ldr.w	r3, [r5], #4
  4016a0:	4798      	blx	r3
  4016a2:	42a6      	cmp	r6, r4
  4016a4:	d1f9      	bne.n	40169a <__libc_init_array+0x2e>
  4016a6:	bd70      	pop	{r4, r5, r6, pc}
  4016a8:	bd70      	pop	{r4, r5, r6, pc}
  4016aa:	bf00      	nop
  4016ac:	0040698c 	.word	0x0040698c
  4016b0:	0040698c 	.word	0x0040698c
  4016b4:	00406994 	.word	0x00406994
  4016b8:	0040698c 	.word	0x0040698c

004016bc <memset>:
  4016bc:	b470      	push	{r4, r5, r6}
  4016be:	0786      	lsls	r6, r0, #30
  4016c0:	d046      	beq.n	401750 <memset+0x94>
  4016c2:	1e54      	subs	r4, r2, #1
  4016c4:	2a00      	cmp	r2, #0
  4016c6:	d041      	beq.n	40174c <memset+0x90>
  4016c8:	b2ca      	uxtb	r2, r1
  4016ca:	4603      	mov	r3, r0
  4016cc:	e002      	b.n	4016d4 <memset+0x18>
  4016ce:	f114 34ff 	adds.w	r4, r4, #4294967295
  4016d2:	d33b      	bcc.n	40174c <memset+0x90>
  4016d4:	f803 2b01 	strb.w	r2, [r3], #1
  4016d8:	079d      	lsls	r5, r3, #30
  4016da:	d1f8      	bne.n	4016ce <memset+0x12>
  4016dc:	2c03      	cmp	r4, #3
  4016de:	d92e      	bls.n	40173e <memset+0x82>
  4016e0:	b2cd      	uxtb	r5, r1
  4016e2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4016e6:	2c0f      	cmp	r4, #15
  4016e8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4016ec:	d919      	bls.n	401722 <memset+0x66>
  4016ee:	f103 0210 	add.w	r2, r3, #16
  4016f2:	4626      	mov	r6, r4
  4016f4:	3e10      	subs	r6, #16
  4016f6:	2e0f      	cmp	r6, #15
  4016f8:	f842 5c10 	str.w	r5, [r2, #-16]
  4016fc:	f842 5c0c 	str.w	r5, [r2, #-12]
  401700:	f842 5c08 	str.w	r5, [r2, #-8]
  401704:	f842 5c04 	str.w	r5, [r2, #-4]
  401708:	f102 0210 	add.w	r2, r2, #16
  40170c:	d8f2      	bhi.n	4016f4 <memset+0x38>
  40170e:	f1a4 0210 	sub.w	r2, r4, #16
  401712:	f022 020f 	bic.w	r2, r2, #15
  401716:	f004 040f 	and.w	r4, r4, #15
  40171a:	3210      	adds	r2, #16
  40171c:	2c03      	cmp	r4, #3
  40171e:	4413      	add	r3, r2
  401720:	d90d      	bls.n	40173e <memset+0x82>
  401722:	461e      	mov	r6, r3
  401724:	4622      	mov	r2, r4
  401726:	3a04      	subs	r2, #4
  401728:	2a03      	cmp	r2, #3
  40172a:	f846 5b04 	str.w	r5, [r6], #4
  40172e:	d8fa      	bhi.n	401726 <memset+0x6a>
  401730:	1f22      	subs	r2, r4, #4
  401732:	f022 0203 	bic.w	r2, r2, #3
  401736:	3204      	adds	r2, #4
  401738:	4413      	add	r3, r2
  40173a:	f004 0403 	and.w	r4, r4, #3
  40173e:	b12c      	cbz	r4, 40174c <memset+0x90>
  401740:	b2c9      	uxtb	r1, r1
  401742:	441c      	add	r4, r3
  401744:	f803 1b01 	strb.w	r1, [r3], #1
  401748:	429c      	cmp	r4, r3
  40174a:	d1fb      	bne.n	401744 <memset+0x88>
  40174c:	bc70      	pop	{r4, r5, r6}
  40174e:	4770      	bx	lr
  401750:	4614      	mov	r4, r2
  401752:	4603      	mov	r3, r0
  401754:	e7c2      	b.n	4016dc <memset+0x20>
  401756:	bf00      	nop

00401758 <sprintf>:
  401758:	b40e      	push	{r1, r2, r3}
  40175a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40175c:	b09c      	sub	sp, #112	; 0x70
  40175e:	ab21      	add	r3, sp, #132	; 0x84
  401760:	490f      	ldr	r1, [pc, #60]	; (4017a0 <sprintf+0x48>)
  401762:	f853 2b04 	ldr.w	r2, [r3], #4
  401766:	9301      	str	r3, [sp, #4]
  401768:	4605      	mov	r5, r0
  40176a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40176e:	6808      	ldr	r0, [r1, #0]
  401770:	9502      	str	r5, [sp, #8]
  401772:	f44f 7702 	mov.w	r7, #520	; 0x208
  401776:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40177a:	a902      	add	r1, sp, #8
  40177c:	9506      	str	r5, [sp, #24]
  40177e:	f8ad 7014 	strh.w	r7, [sp, #20]
  401782:	9404      	str	r4, [sp, #16]
  401784:	9407      	str	r4, [sp, #28]
  401786:	f8ad 6016 	strh.w	r6, [sp, #22]
  40178a:	f000 f80b 	bl	4017a4 <_svfprintf_r>
  40178e:	9b02      	ldr	r3, [sp, #8]
  401790:	2200      	movs	r2, #0
  401792:	701a      	strb	r2, [r3, #0]
  401794:	b01c      	add	sp, #112	; 0x70
  401796:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40179a:	b003      	add	sp, #12
  40179c:	4770      	bx	lr
  40179e:	bf00      	nop
  4017a0:	20000018 	.word	0x20000018

004017a4 <_svfprintf_r>:
  4017a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017a8:	b0c3      	sub	sp, #268	; 0x10c
  4017aa:	460c      	mov	r4, r1
  4017ac:	910b      	str	r1, [sp, #44]	; 0x2c
  4017ae:	4692      	mov	sl, r2
  4017b0:	930f      	str	r3, [sp, #60]	; 0x3c
  4017b2:	900c      	str	r0, [sp, #48]	; 0x30
  4017b4:	f002 fa0c 	bl	403bd0 <_localeconv_r>
  4017b8:	6803      	ldr	r3, [r0, #0]
  4017ba:	931a      	str	r3, [sp, #104]	; 0x68
  4017bc:	4618      	mov	r0, r3
  4017be:	f003 f8df 	bl	404980 <strlen>
  4017c2:	89a3      	ldrh	r3, [r4, #12]
  4017c4:	9019      	str	r0, [sp, #100]	; 0x64
  4017c6:	0619      	lsls	r1, r3, #24
  4017c8:	d503      	bpl.n	4017d2 <_svfprintf_r+0x2e>
  4017ca:	6923      	ldr	r3, [r4, #16]
  4017cc:	2b00      	cmp	r3, #0
  4017ce:	f001 8003 	beq.w	4027d8 <_svfprintf_r+0x1034>
  4017d2:	2300      	movs	r3, #0
  4017d4:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4017d8:	9313      	str	r3, [sp, #76]	; 0x4c
  4017da:	9315      	str	r3, [sp, #84]	; 0x54
  4017dc:	9314      	str	r3, [sp, #80]	; 0x50
  4017de:	9327      	str	r3, [sp, #156]	; 0x9c
  4017e0:	9326      	str	r3, [sp, #152]	; 0x98
  4017e2:	9318      	str	r3, [sp, #96]	; 0x60
  4017e4:	931b      	str	r3, [sp, #108]	; 0x6c
  4017e6:	9309      	str	r3, [sp, #36]	; 0x24
  4017e8:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4017ec:	46c8      	mov	r8, r9
  4017ee:	9316      	str	r3, [sp, #88]	; 0x58
  4017f0:	9317      	str	r3, [sp, #92]	; 0x5c
  4017f2:	f89a 3000 	ldrb.w	r3, [sl]
  4017f6:	4654      	mov	r4, sl
  4017f8:	b1e3      	cbz	r3, 401834 <_svfprintf_r+0x90>
  4017fa:	2b25      	cmp	r3, #37	; 0x25
  4017fc:	d102      	bne.n	401804 <_svfprintf_r+0x60>
  4017fe:	e019      	b.n	401834 <_svfprintf_r+0x90>
  401800:	2b25      	cmp	r3, #37	; 0x25
  401802:	d003      	beq.n	40180c <_svfprintf_r+0x68>
  401804:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401808:	2b00      	cmp	r3, #0
  40180a:	d1f9      	bne.n	401800 <_svfprintf_r+0x5c>
  40180c:	eba4 050a 	sub.w	r5, r4, sl
  401810:	b185      	cbz	r5, 401834 <_svfprintf_r+0x90>
  401812:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401814:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401816:	f8c8 a000 	str.w	sl, [r8]
  40181a:	3301      	adds	r3, #1
  40181c:	442a      	add	r2, r5
  40181e:	2b07      	cmp	r3, #7
  401820:	f8c8 5004 	str.w	r5, [r8, #4]
  401824:	9227      	str	r2, [sp, #156]	; 0x9c
  401826:	9326      	str	r3, [sp, #152]	; 0x98
  401828:	dc7f      	bgt.n	40192a <_svfprintf_r+0x186>
  40182a:	f108 0808 	add.w	r8, r8, #8
  40182e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401830:	442b      	add	r3, r5
  401832:	9309      	str	r3, [sp, #36]	; 0x24
  401834:	7823      	ldrb	r3, [r4, #0]
  401836:	2b00      	cmp	r3, #0
  401838:	d07f      	beq.n	40193a <_svfprintf_r+0x196>
  40183a:	2300      	movs	r3, #0
  40183c:	461a      	mov	r2, r3
  40183e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401842:	4619      	mov	r1, r3
  401844:	930d      	str	r3, [sp, #52]	; 0x34
  401846:	469b      	mov	fp, r3
  401848:	f04f 30ff 	mov.w	r0, #4294967295
  40184c:	7863      	ldrb	r3, [r4, #1]
  40184e:	900a      	str	r0, [sp, #40]	; 0x28
  401850:	f104 0a01 	add.w	sl, r4, #1
  401854:	f10a 0a01 	add.w	sl, sl, #1
  401858:	f1a3 0020 	sub.w	r0, r3, #32
  40185c:	2858      	cmp	r0, #88	; 0x58
  40185e:	f200 83c1 	bhi.w	401fe4 <_svfprintf_r+0x840>
  401862:	e8df f010 	tbh	[pc, r0, lsl #1]
  401866:	0238      	.short	0x0238
  401868:	03bf03bf 	.word	0x03bf03bf
  40186c:	03bf0240 	.word	0x03bf0240
  401870:	03bf03bf 	.word	0x03bf03bf
  401874:	03bf03bf 	.word	0x03bf03bf
  401878:	024503bf 	.word	0x024503bf
  40187c:	03bf0203 	.word	0x03bf0203
  401880:	026b005d 	.word	0x026b005d
  401884:	028603bf 	.word	0x028603bf
  401888:	039d039d 	.word	0x039d039d
  40188c:	039d039d 	.word	0x039d039d
  401890:	039d039d 	.word	0x039d039d
  401894:	039d039d 	.word	0x039d039d
  401898:	03bf039d 	.word	0x03bf039d
  40189c:	03bf03bf 	.word	0x03bf03bf
  4018a0:	03bf03bf 	.word	0x03bf03bf
  4018a4:	03bf03bf 	.word	0x03bf03bf
  4018a8:	03bf03bf 	.word	0x03bf03bf
  4018ac:	033703bf 	.word	0x033703bf
  4018b0:	03bf0357 	.word	0x03bf0357
  4018b4:	03bf0357 	.word	0x03bf0357
  4018b8:	03bf03bf 	.word	0x03bf03bf
  4018bc:	039803bf 	.word	0x039803bf
  4018c0:	03bf03bf 	.word	0x03bf03bf
  4018c4:	03bf03ad 	.word	0x03bf03ad
  4018c8:	03bf03bf 	.word	0x03bf03bf
  4018cc:	03bf03bf 	.word	0x03bf03bf
  4018d0:	03bf0259 	.word	0x03bf0259
  4018d4:	031e03bf 	.word	0x031e03bf
  4018d8:	03bf03bf 	.word	0x03bf03bf
  4018dc:	03bf03bf 	.word	0x03bf03bf
  4018e0:	03bf03bf 	.word	0x03bf03bf
  4018e4:	03bf03bf 	.word	0x03bf03bf
  4018e8:	03bf03bf 	.word	0x03bf03bf
  4018ec:	02db02c6 	.word	0x02db02c6
  4018f0:	03570357 	.word	0x03570357
  4018f4:	028b0357 	.word	0x028b0357
  4018f8:	03bf02db 	.word	0x03bf02db
  4018fc:	029003bf 	.word	0x029003bf
  401900:	029d03bf 	.word	0x029d03bf
  401904:	02b401cc 	.word	0x02b401cc
  401908:	03bf0208 	.word	0x03bf0208
  40190c:	03bf01e1 	.word	0x03bf01e1
  401910:	03bf007e 	.word	0x03bf007e
  401914:	020d03bf 	.word	0x020d03bf
  401918:	980d      	ldr	r0, [sp, #52]	; 0x34
  40191a:	930f      	str	r3, [sp, #60]	; 0x3c
  40191c:	4240      	negs	r0, r0
  40191e:	900d      	str	r0, [sp, #52]	; 0x34
  401920:	f04b 0b04 	orr.w	fp, fp, #4
  401924:	f89a 3000 	ldrb.w	r3, [sl]
  401928:	e794      	b.n	401854 <_svfprintf_r+0xb0>
  40192a:	aa25      	add	r2, sp, #148	; 0x94
  40192c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40192e:	980c      	ldr	r0, [sp, #48]	; 0x30
  401930:	f003 f894 	bl	404a5c <__ssprint_r>
  401934:	b940      	cbnz	r0, 401948 <_svfprintf_r+0x1a4>
  401936:	46c8      	mov	r8, r9
  401938:	e779      	b.n	40182e <_svfprintf_r+0x8a>
  40193a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40193c:	b123      	cbz	r3, 401948 <_svfprintf_r+0x1a4>
  40193e:	980c      	ldr	r0, [sp, #48]	; 0x30
  401940:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401942:	aa25      	add	r2, sp, #148	; 0x94
  401944:	f003 f88a 	bl	404a5c <__ssprint_r>
  401948:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40194a:	899b      	ldrh	r3, [r3, #12]
  40194c:	f013 0f40 	tst.w	r3, #64	; 0x40
  401950:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401952:	bf18      	it	ne
  401954:	f04f 33ff 	movne.w	r3, #4294967295
  401958:	9309      	str	r3, [sp, #36]	; 0x24
  40195a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40195c:	b043      	add	sp, #268	; 0x10c
  40195e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401962:	f01b 0f20 	tst.w	fp, #32
  401966:	9311      	str	r3, [sp, #68]	; 0x44
  401968:	f040 81dd 	bne.w	401d26 <_svfprintf_r+0x582>
  40196c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40196e:	f01b 0f10 	tst.w	fp, #16
  401972:	4613      	mov	r3, r2
  401974:	f040 856e 	bne.w	402454 <_svfprintf_r+0xcb0>
  401978:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40197c:	f000 856a 	beq.w	402454 <_svfprintf_r+0xcb0>
  401980:	8814      	ldrh	r4, [r2, #0]
  401982:	3204      	adds	r2, #4
  401984:	2500      	movs	r5, #0
  401986:	2301      	movs	r3, #1
  401988:	920f      	str	r2, [sp, #60]	; 0x3c
  40198a:	2700      	movs	r7, #0
  40198c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401990:	990a      	ldr	r1, [sp, #40]	; 0x28
  401992:	1c4a      	adds	r2, r1, #1
  401994:	f000 8265 	beq.w	401e62 <_svfprintf_r+0x6be>
  401998:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40199c:	9207      	str	r2, [sp, #28]
  40199e:	ea54 0205 	orrs.w	r2, r4, r5
  4019a2:	f040 8264 	bne.w	401e6e <_svfprintf_r+0x6ca>
  4019a6:	2900      	cmp	r1, #0
  4019a8:	f040 843c 	bne.w	402224 <_svfprintf_r+0xa80>
  4019ac:	2b00      	cmp	r3, #0
  4019ae:	f040 84d7 	bne.w	402360 <_svfprintf_r+0xbbc>
  4019b2:	f01b 0301 	ands.w	r3, fp, #1
  4019b6:	930e      	str	r3, [sp, #56]	; 0x38
  4019b8:	f000 8604 	beq.w	4025c4 <_svfprintf_r+0xe20>
  4019bc:	ae42      	add	r6, sp, #264	; 0x108
  4019be:	2330      	movs	r3, #48	; 0x30
  4019c0:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4019c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4019c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4019c8:	4293      	cmp	r3, r2
  4019ca:	bfb8      	it	lt
  4019cc:	4613      	movlt	r3, r2
  4019ce:	9308      	str	r3, [sp, #32]
  4019d0:	2300      	movs	r3, #0
  4019d2:	9312      	str	r3, [sp, #72]	; 0x48
  4019d4:	b117      	cbz	r7, 4019dc <_svfprintf_r+0x238>
  4019d6:	9b08      	ldr	r3, [sp, #32]
  4019d8:	3301      	adds	r3, #1
  4019da:	9308      	str	r3, [sp, #32]
  4019dc:	9b07      	ldr	r3, [sp, #28]
  4019de:	f013 0302 	ands.w	r3, r3, #2
  4019e2:	9310      	str	r3, [sp, #64]	; 0x40
  4019e4:	d002      	beq.n	4019ec <_svfprintf_r+0x248>
  4019e6:	9b08      	ldr	r3, [sp, #32]
  4019e8:	3302      	adds	r3, #2
  4019ea:	9308      	str	r3, [sp, #32]
  4019ec:	9b07      	ldr	r3, [sp, #28]
  4019ee:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4019f2:	f040 830e 	bne.w	402012 <_svfprintf_r+0x86e>
  4019f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4019f8:	9a08      	ldr	r2, [sp, #32]
  4019fa:	eba3 0b02 	sub.w	fp, r3, r2
  4019fe:	f1bb 0f00 	cmp.w	fp, #0
  401a02:	f340 8306 	ble.w	402012 <_svfprintf_r+0x86e>
  401a06:	f1bb 0f10 	cmp.w	fp, #16
  401a0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401a0c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401a0e:	dd29      	ble.n	401a64 <_svfprintf_r+0x2c0>
  401a10:	4643      	mov	r3, r8
  401a12:	4621      	mov	r1, r4
  401a14:	46a8      	mov	r8, r5
  401a16:	2710      	movs	r7, #16
  401a18:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401a1a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401a1c:	e006      	b.n	401a2c <_svfprintf_r+0x288>
  401a1e:	f1ab 0b10 	sub.w	fp, fp, #16
  401a22:	f1bb 0f10 	cmp.w	fp, #16
  401a26:	f103 0308 	add.w	r3, r3, #8
  401a2a:	dd18      	ble.n	401a5e <_svfprintf_r+0x2ba>
  401a2c:	3201      	adds	r2, #1
  401a2e:	48b7      	ldr	r0, [pc, #732]	; (401d0c <_svfprintf_r+0x568>)
  401a30:	9226      	str	r2, [sp, #152]	; 0x98
  401a32:	3110      	adds	r1, #16
  401a34:	2a07      	cmp	r2, #7
  401a36:	9127      	str	r1, [sp, #156]	; 0x9c
  401a38:	e883 0081 	stmia.w	r3, {r0, r7}
  401a3c:	ddef      	ble.n	401a1e <_svfprintf_r+0x27a>
  401a3e:	aa25      	add	r2, sp, #148	; 0x94
  401a40:	4629      	mov	r1, r5
  401a42:	4620      	mov	r0, r4
  401a44:	f003 f80a 	bl	404a5c <__ssprint_r>
  401a48:	2800      	cmp	r0, #0
  401a4a:	f47f af7d 	bne.w	401948 <_svfprintf_r+0x1a4>
  401a4e:	f1ab 0b10 	sub.w	fp, fp, #16
  401a52:	f1bb 0f10 	cmp.w	fp, #16
  401a56:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401a58:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401a5a:	464b      	mov	r3, r9
  401a5c:	dce6      	bgt.n	401a2c <_svfprintf_r+0x288>
  401a5e:	4645      	mov	r5, r8
  401a60:	460c      	mov	r4, r1
  401a62:	4698      	mov	r8, r3
  401a64:	3201      	adds	r2, #1
  401a66:	4ba9      	ldr	r3, [pc, #676]	; (401d0c <_svfprintf_r+0x568>)
  401a68:	9226      	str	r2, [sp, #152]	; 0x98
  401a6a:	445c      	add	r4, fp
  401a6c:	2a07      	cmp	r2, #7
  401a6e:	9427      	str	r4, [sp, #156]	; 0x9c
  401a70:	e888 0808 	stmia.w	r8, {r3, fp}
  401a74:	f300 8498 	bgt.w	4023a8 <_svfprintf_r+0xc04>
  401a78:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401a7c:	f108 0808 	add.w	r8, r8, #8
  401a80:	b177      	cbz	r7, 401aa0 <_svfprintf_r+0x2fc>
  401a82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401a84:	3301      	adds	r3, #1
  401a86:	3401      	adds	r4, #1
  401a88:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401a8c:	2201      	movs	r2, #1
  401a8e:	2b07      	cmp	r3, #7
  401a90:	9427      	str	r4, [sp, #156]	; 0x9c
  401a92:	9326      	str	r3, [sp, #152]	; 0x98
  401a94:	e888 0006 	stmia.w	r8, {r1, r2}
  401a98:	f300 83db 	bgt.w	402252 <_svfprintf_r+0xaae>
  401a9c:	f108 0808 	add.w	r8, r8, #8
  401aa0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401aa2:	b16b      	cbz	r3, 401ac0 <_svfprintf_r+0x31c>
  401aa4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401aa6:	3301      	adds	r3, #1
  401aa8:	3402      	adds	r4, #2
  401aaa:	a91e      	add	r1, sp, #120	; 0x78
  401aac:	2202      	movs	r2, #2
  401aae:	2b07      	cmp	r3, #7
  401ab0:	9427      	str	r4, [sp, #156]	; 0x9c
  401ab2:	9326      	str	r3, [sp, #152]	; 0x98
  401ab4:	e888 0006 	stmia.w	r8, {r1, r2}
  401ab8:	f300 83d6 	bgt.w	402268 <_svfprintf_r+0xac4>
  401abc:	f108 0808 	add.w	r8, r8, #8
  401ac0:	2d80      	cmp	r5, #128	; 0x80
  401ac2:	f000 8315 	beq.w	4020f0 <_svfprintf_r+0x94c>
  401ac6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ac8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401aca:	1a9f      	subs	r7, r3, r2
  401acc:	2f00      	cmp	r7, #0
  401ace:	dd36      	ble.n	401b3e <_svfprintf_r+0x39a>
  401ad0:	2f10      	cmp	r7, #16
  401ad2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ad4:	4d8e      	ldr	r5, [pc, #568]	; (401d10 <_svfprintf_r+0x56c>)
  401ad6:	dd27      	ble.n	401b28 <_svfprintf_r+0x384>
  401ad8:	4642      	mov	r2, r8
  401ada:	4621      	mov	r1, r4
  401adc:	46b0      	mov	r8, r6
  401ade:	f04f 0b10 	mov.w	fp, #16
  401ae2:	462e      	mov	r6, r5
  401ae4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401ae6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401ae8:	e004      	b.n	401af4 <_svfprintf_r+0x350>
  401aea:	3f10      	subs	r7, #16
  401aec:	2f10      	cmp	r7, #16
  401aee:	f102 0208 	add.w	r2, r2, #8
  401af2:	dd15      	ble.n	401b20 <_svfprintf_r+0x37c>
  401af4:	3301      	adds	r3, #1
  401af6:	3110      	adds	r1, #16
  401af8:	2b07      	cmp	r3, #7
  401afa:	9127      	str	r1, [sp, #156]	; 0x9c
  401afc:	9326      	str	r3, [sp, #152]	; 0x98
  401afe:	e882 0840 	stmia.w	r2, {r6, fp}
  401b02:	ddf2      	ble.n	401aea <_svfprintf_r+0x346>
  401b04:	aa25      	add	r2, sp, #148	; 0x94
  401b06:	4629      	mov	r1, r5
  401b08:	4620      	mov	r0, r4
  401b0a:	f002 ffa7 	bl	404a5c <__ssprint_r>
  401b0e:	2800      	cmp	r0, #0
  401b10:	f47f af1a 	bne.w	401948 <_svfprintf_r+0x1a4>
  401b14:	3f10      	subs	r7, #16
  401b16:	2f10      	cmp	r7, #16
  401b18:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401b1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b1c:	464a      	mov	r2, r9
  401b1e:	dce9      	bgt.n	401af4 <_svfprintf_r+0x350>
  401b20:	4635      	mov	r5, r6
  401b22:	460c      	mov	r4, r1
  401b24:	4646      	mov	r6, r8
  401b26:	4690      	mov	r8, r2
  401b28:	3301      	adds	r3, #1
  401b2a:	443c      	add	r4, r7
  401b2c:	2b07      	cmp	r3, #7
  401b2e:	9427      	str	r4, [sp, #156]	; 0x9c
  401b30:	9326      	str	r3, [sp, #152]	; 0x98
  401b32:	e888 00a0 	stmia.w	r8, {r5, r7}
  401b36:	f300 8381 	bgt.w	40223c <_svfprintf_r+0xa98>
  401b3a:	f108 0808 	add.w	r8, r8, #8
  401b3e:	9b07      	ldr	r3, [sp, #28]
  401b40:	05df      	lsls	r7, r3, #23
  401b42:	f100 8268 	bmi.w	402016 <_svfprintf_r+0x872>
  401b46:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b48:	990e      	ldr	r1, [sp, #56]	; 0x38
  401b4a:	f8c8 6000 	str.w	r6, [r8]
  401b4e:	3301      	adds	r3, #1
  401b50:	440c      	add	r4, r1
  401b52:	2b07      	cmp	r3, #7
  401b54:	9427      	str	r4, [sp, #156]	; 0x9c
  401b56:	f8c8 1004 	str.w	r1, [r8, #4]
  401b5a:	9326      	str	r3, [sp, #152]	; 0x98
  401b5c:	f300 834d 	bgt.w	4021fa <_svfprintf_r+0xa56>
  401b60:	f108 0808 	add.w	r8, r8, #8
  401b64:	9b07      	ldr	r3, [sp, #28]
  401b66:	075b      	lsls	r3, r3, #29
  401b68:	d53a      	bpl.n	401be0 <_svfprintf_r+0x43c>
  401b6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401b6c:	9a08      	ldr	r2, [sp, #32]
  401b6e:	1a9d      	subs	r5, r3, r2
  401b70:	2d00      	cmp	r5, #0
  401b72:	dd35      	ble.n	401be0 <_svfprintf_r+0x43c>
  401b74:	2d10      	cmp	r5, #16
  401b76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b78:	dd20      	ble.n	401bbc <_svfprintf_r+0x418>
  401b7a:	2610      	movs	r6, #16
  401b7c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401b7e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401b82:	e004      	b.n	401b8e <_svfprintf_r+0x3ea>
  401b84:	3d10      	subs	r5, #16
  401b86:	2d10      	cmp	r5, #16
  401b88:	f108 0808 	add.w	r8, r8, #8
  401b8c:	dd16      	ble.n	401bbc <_svfprintf_r+0x418>
  401b8e:	3301      	adds	r3, #1
  401b90:	4a5e      	ldr	r2, [pc, #376]	; (401d0c <_svfprintf_r+0x568>)
  401b92:	9326      	str	r3, [sp, #152]	; 0x98
  401b94:	3410      	adds	r4, #16
  401b96:	2b07      	cmp	r3, #7
  401b98:	9427      	str	r4, [sp, #156]	; 0x9c
  401b9a:	e888 0044 	stmia.w	r8, {r2, r6}
  401b9e:	ddf1      	ble.n	401b84 <_svfprintf_r+0x3e0>
  401ba0:	aa25      	add	r2, sp, #148	; 0x94
  401ba2:	4659      	mov	r1, fp
  401ba4:	4638      	mov	r0, r7
  401ba6:	f002 ff59 	bl	404a5c <__ssprint_r>
  401baa:	2800      	cmp	r0, #0
  401bac:	f47f aecc 	bne.w	401948 <_svfprintf_r+0x1a4>
  401bb0:	3d10      	subs	r5, #16
  401bb2:	2d10      	cmp	r5, #16
  401bb4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401bb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401bb8:	46c8      	mov	r8, r9
  401bba:	dce8      	bgt.n	401b8e <_svfprintf_r+0x3ea>
  401bbc:	3301      	adds	r3, #1
  401bbe:	4a53      	ldr	r2, [pc, #332]	; (401d0c <_svfprintf_r+0x568>)
  401bc0:	9326      	str	r3, [sp, #152]	; 0x98
  401bc2:	442c      	add	r4, r5
  401bc4:	2b07      	cmp	r3, #7
  401bc6:	9427      	str	r4, [sp, #156]	; 0x9c
  401bc8:	e888 0024 	stmia.w	r8, {r2, r5}
  401bcc:	dd08      	ble.n	401be0 <_svfprintf_r+0x43c>
  401bce:	aa25      	add	r2, sp, #148	; 0x94
  401bd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401bd2:	980c      	ldr	r0, [sp, #48]	; 0x30
  401bd4:	f002 ff42 	bl	404a5c <__ssprint_r>
  401bd8:	2800      	cmp	r0, #0
  401bda:	f47f aeb5 	bne.w	401948 <_svfprintf_r+0x1a4>
  401bde:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401be0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401be2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401be4:	9908      	ldr	r1, [sp, #32]
  401be6:	428a      	cmp	r2, r1
  401be8:	bfac      	ite	ge
  401bea:	189b      	addge	r3, r3, r2
  401bec:	185b      	addlt	r3, r3, r1
  401bee:	9309      	str	r3, [sp, #36]	; 0x24
  401bf0:	2c00      	cmp	r4, #0
  401bf2:	f040 830d 	bne.w	402210 <_svfprintf_r+0xa6c>
  401bf6:	2300      	movs	r3, #0
  401bf8:	9326      	str	r3, [sp, #152]	; 0x98
  401bfa:	46c8      	mov	r8, r9
  401bfc:	e5f9      	b.n	4017f2 <_svfprintf_r+0x4e>
  401bfe:	9311      	str	r3, [sp, #68]	; 0x44
  401c00:	f01b 0320 	ands.w	r3, fp, #32
  401c04:	f040 81e3 	bne.w	401fce <_svfprintf_r+0x82a>
  401c08:	f01b 0210 	ands.w	r2, fp, #16
  401c0c:	f040 842e 	bne.w	40246c <_svfprintf_r+0xcc8>
  401c10:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401c14:	f000 842a 	beq.w	40246c <_svfprintf_r+0xcc8>
  401c18:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401c1a:	4613      	mov	r3, r2
  401c1c:	460a      	mov	r2, r1
  401c1e:	3204      	adds	r2, #4
  401c20:	880c      	ldrh	r4, [r1, #0]
  401c22:	920f      	str	r2, [sp, #60]	; 0x3c
  401c24:	2500      	movs	r5, #0
  401c26:	e6b0      	b.n	40198a <_svfprintf_r+0x1e6>
  401c28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c2a:	9311      	str	r3, [sp, #68]	; 0x44
  401c2c:	6816      	ldr	r6, [r2, #0]
  401c2e:	2400      	movs	r4, #0
  401c30:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401c34:	1d15      	adds	r5, r2, #4
  401c36:	2e00      	cmp	r6, #0
  401c38:	f000 86a7 	beq.w	40298a <_svfprintf_r+0x11e6>
  401c3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401c3e:	1c53      	adds	r3, r2, #1
  401c40:	f000 8609 	beq.w	402856 <_svfprintf_r+0x10b2>
  401c44:	4621      	mov	r1, r4
  401c46:	4630      	mov	r0, r6
  401c48:	f002 fa8a 	bl	404160 <memchr>
  401c4c:	2800      	cmp	r0, #0
  401c4e:	f000 86e1 	beq.w	402a14 <_svfprintf_r+0x1270>
  401c52:	1b83      	subs	r3, r0, r6
  401c54:	930e      	str	r3, [sp, #56]	; 0x38
  401c56:	940a      	str	r4, [sp, #40]	; 0x28
  401c58:	950f      	str	r5, [sp, #60]	; 0x3c
  401c5a:	f8cd b01c 	str.w	fp, [sp, #28]
  401c5e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401c62:	9308      	str	r3, [sp, #32]
  401c64:	9412      	str	r4, [sp, #72]	; 0x48
  401c66:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401c6a:	e6b3      	b.n	4019d4 <_svfprintf_r+0x230>
  401c6c:	f89a 3000 	ldrb.w	r3, [sl]
  401c70:	2201      	movs	r2, #1
  401c72:	212b      	movs	r1, #43	; 0x2b
  401c74:	e5ee      	b.n	401854 <_svfprintf_r+0xb0>
  401c76:	f04b 0b20 	orr.w	fp, fp, #32
  401c7a:	f89a 3000 	ldrb.w	r3, [sl]
  401c7e:	e5e9      	b.n	401854 <_svfprintf_r+0xb0>
  401c80:	9311      	str	r3, [sp, #68]	; 0x44
  401c82:	2a00      	cmp	r2, #0
  401c84:	f040 8795 	bne.w	402bb2 <_svfprintf_r+0x140e>
  401c88:	4b22      	ldr	r3, [pc, #136]	; (401d14 <_svfprintf_r+0x570>)
  401c8a:	9318      	str	r3, [sp, #96]	; 0x60
  401c8c:	f01b 0f20 	tst.w	fp, #32
  401c90:	f040 8111 	bne.w	401eb6 <_svfprintf_r+0x712>
  401c94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c96:	f01b 0f10 	tst.w	fp, #16
  401c9a:	4613      	mov	r3, r2
  401c9c:	f040 83e1 	bne.w	402462 <_svfprintf_r+0xcbe>
  401ca0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401ca4:	f000 83dd 	beq.w	402462 <_svfprintf_r+0xcbe>
  401ca8:	3304      	adds	r3, #4
  401caa:	8814      	ldrh	r4, [r2, #0]
  401cac:	930f      	str	r3, [sp, #60]	; 0x3c
  401cae:	2500      	movs	r5, #0
  401cb0:	f01b 0f01 	tst.w	fp, #1
  401cb4:	f000 810c 	beq.w	401ed0 <_svfprintf_r+0x72c>
  401cb8:	ea54 0305 	orrs.w	r3, r4, r5
  401cbc:	f000 8108 	beq.w	401ed0 <_svfprintf_r+0x72c>
  401cc0:	2330      	movs	r3, #48	; 0x30
  401cc2:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401cc6:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401cca:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401cce:	f04b 0b02 	orr.w	fp, fp, #2
  401cd2:	2302      	movs	r3, #2
  401cd4:	e659      	b.n	40198a <_svfprintf_r+0x1e6>
  401cd6:	f89a 3000 	ldrb.w	r3, [sl]
  401cda:	2900      	cmp	r1, #0
  401cdc:	f47f adba 	bne.w	401854 <_svfprintf_r+0xb0>
  401ce0:	2201      	movs	r2, #1
  401ce2:	2120      	movs	r1, #32
  401ce4:	e5b6      	b.n	401854 <_svfprintf_r+0xb0>
  401ce6:	f04b 0b01 	orr.w	fp, fp, #1
  401cea:	f89a 3000 	ldrb.w	r3, [sl]
  401cee:	e5b1      	b.n	401854 <_svfprintf_r+0xb0>
  401cf0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  401cf2:	6823      	ldr	r3, [r4, #0]
  401cf4:	930d      	str	r3, [sp, #52]	; 0x34
  401cf6:	4618      	mov	r0, r3
  401cf8:	2800      	cmp	r0, #0
  401cfa:	4623      	mov	r3, r4
  401cfc:	f103 0304 	add.w	r3, r3, #4
  401d00:	f6ff ae0a 	blt.w	401918 <_svfprintf_r+0x174>
  401d04:	930f      	str	r3, [sp, #60]	; 0x3c
  401d06:	f89a 3000 	ldrb.w	r3, [sl]
  401d0a:	e5a3      	b.n	401854 <_svfprintf_r+0xb0>
  401d0c:	00406740 	.word	0x00406740
  401d10:	00406750 	.word	0x00406750
  401d14:	00406720 	.word	0x00406720
  401d18:	f04b 0b10 	orr.w	fp, fp, #16
  401d1c:	f01b 0f20 	tst.w	fp, #32
  401d20:	9311      	str	r3, [sp, #68]	; 0x44
  401d22:	f43f ae23 	beq.w	40196c <_svfprintf_r+0x1c8>
  401d26:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401d28:	3507      	adds	r5, #7
  401d2a:	f025 0307 	bic.w	r3, r5, #7
  401d2e:	f103 0208 	add.w	r2, r3, #8
  401d32:	e9d3 4500 	ldrd	r4, r5, [r3]
  401d36:	920f      	str	r2, [sp, #60]	; 0x3c
  401d38:	2301      	movs	r3, #1
  401d3a:	e626      	b.n	40198a <_svfprintf_r+0x1e6>
  401d3c:	f89a 3000 	ldrb.w	r3, [sl]
  401d40:	2b2a      	cmp	r3, #42	; 0x2a
  401d42:	f10a 0401 	add.w	r4, sl, #1
  401d46:	f000 8727 	beq.w	402b98 <_svfprintf_r+0x13f4>
  401d4a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401d4e:	2809      	cmp	r0, #9
  401d50:	46a2      	mov	sl, r4
  401d52:	f200 86ad 	bhi.w	402ab0 <_svfprintf_r+0x130c>
  401d56:	2300      	movs	r3, #0
  401d58:	461c      	mov	r4, r3
  401d5a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401d5e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401d62:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401d66:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401d6a:	2809      	cmp	r0, #9
  401d6c:	d9f5      	bls.n	401d5a <_svfprintf_r+0x5b6>
  401d6e:	940a      	str	r4, [sp, #40]	; 0x28
  401d70:	e572      	b.n	401858 <_svfprintf_r+0xb4>
  401d72:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  401d76:	f89a 3000 	ldrb.w	r3, [sl]
  401d7a:	e56b      	b.n	401854 <_svfprintf_r+0xb0>
  401d7c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  401d80:	f89a 3000 	ldrb.w	r3, [sl]
  401d84:	e566      	b.n	401854 <_svfprintf_r+0xb0>
  401d86:	f89a 3000 	ldrb.w	r3, [sl]
  401d8a:	2b6c      	cmp	r3, #108	; 0x6c
  401d8c:	bf03      	ittte	eq
  401d8e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  401d92:	f04b 0b20 	orreq.w	fp, fp, #32
  401d96:	f10a 0a01 	addeq.w	sl, sl, #1
  401d9a:	f04b 0b10 	orrne.w	fp, fp, #16
  401d9e:	e559      	b.n	401854 <_svfprintf_r+0xb0>
  401da0:	2a00      	cmp	r2, #0
  401da2:	f040 8711 	bne.w	402bc8 <_svfprintf_r+0x1424>
  401da6:	f01b 0f20 	tst.w	fp, #32
  401daa:	f040 84f9 	bne.w	4027a0 <_svfprintf_r+0xffc>
  401dae:	f01b 0f10 	tst.w	fp, #16
  401db2:	f040 84ac 	bne.w	40270e <_svfprintf_r+0xf6a>
  401db6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401dba:	f000 84a8 	beq.w	40270e <_svfprintf_r+0xf6a>
  401dbe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401dc0:	6813      	ldr	r3, [r2, #0]
  401dc2:	3204      	adds	r2, #4
  401dc4:	920f      	str	r2, [sp, #60]	; 0x3c
  401dc6:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  401dca:	801a      	strh	r2, [r3, #0]
  401dcc:	e511      	b.n	4017f2 <_svfprintf_r+0x4e>
  401dce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401dd0:	4bb3      	ldr	r3, [pc, #716]	; (4020a0 <_svfprintf_r+0x8fc>)
  401dd2:	680c      	ldr	r4, [r1, #0]
  401dd4:	9318      	str	r3, [sp, #96]	; 0x60
  401dd6:	2230      	movs	r2, #48	; 0x30
  401dd8:	2378      	movs	r3, #120	; 0x78
  401dda:	3104      	adds	r1, #4
  401ddc:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  401de0:	9311      	str	r3, [sp, #68]	; 0x44
  401de2:	f04b 0b02 	orr.w	fp, fp, #2
  401de6:	910f      	str	r1, [sp, #60]	; 0x3c
  401de8:	2500      	movs	r5, #0
  401dea:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  401dee:	2302      	movs	r3, #2
  401df0:	e5cb      	b.n	40198a <_svfprintf_r+0x1e6>
  401df2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401df4:	9311      	str	r3, [sp, #68]	; 0x44
  401df6:	680a      	ldr	r2, [r1, #0]
  401df8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401dfc:	2300      	movs	r3, #0
  401dfe:	460a      	mov	r2, r1
  401e00:	461f      	mov	r7, r3
  401e02:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401e06:	3204      	adds	r2, #4
  401e08:	2301      	movs	r3, #1
  401e0a:	9308      	str	r3, [sp, #32]
  401e0c:	f8cd b01c 	str.w	fp, [sp, #28]
  401e10:	970a      	str	r7, [sp, #40]	; 0x28
  401e12:	9712      	str	r7, [sp, #72]	; 0x48
  401e14:	920f      	str	r2, [sp, #60]	; 0x3c
  401e16:	930e      	str	r3, [sp, #56]	; 0x38
  401e18:	ae28      	add	r6, sp, #160	; 0xa0
  401e1a:	e5df      	b.n	4019dc <_svfprintf_r+0x238>
  401e1c:	9311      	str	r3, [sp, #68]	; 0x44
  401e1e:	2a00      	cmp	r2, #0
  401e20:	f040 86ea 	bne.w	402bf8 <_svfprintf_r+0x1454>
  401e24:	f01b 0f20 	tst.w	fp, #32
  401e28:	d15d      	bne.n	401ee6 <_svfprintf_r+0x742>
  401e2a:	f01b 0f10 	tst.w	fp, #16
  401e2e:	f040 8308 	bne.w	402442 <_svfprintf_r+0xc9e>
  401e32:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401e36:	f000 8304 	beq.w	402442 <_svfprintf_r+0xc9e>
  401e3a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401e3c:	f9b1 4000 	ldrsh.w	r4, [r1]
  401e40:	3104      	adds	r1, #4
  401e42:	17e5      	asrs	r5, r4, #31
  401e44:	4622      	mov	r2, r4
  401e46:	462b      	mov	r3, r5
  401e48:	910f      	str	r1, [sp, #60]	; 0x3c
  401e4a:	2a00      	cmp	r2, #0
  401e4c:	f173 0300 	sbcs.w	r3, r3, #0
  401e50:	db58      	blt.n	401f04 <_svfprintf_r+0x760>
  401e52:	990a      	ldr	r1, [sp, #40]	; 0x28
  401e54:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401e58:	1c4a      	adds	r2, r1, #1
  401e5a:	f04f 0301 	mov.w	r3, #1
  401e5e:	f47f ad9b 	bne.w	401998 <_svfprintf_r+0x1f4>
  401e62:	ea54 0205 	orrs.w	r2, r4, r5
  401e66:	f000 81df 	beq.w	402228 <_svfprintf_r+0xa84>
  401e6a:	f8cd b01c 	str.w	fp, [sp, #28]
  401e6e:	2b01      	cmp	r3, #1
  401e70:	f000 827b 	beq.w	40236a <_svfprintf_r+0xbc6>
  401e74:	2b02      	cmp	r3, #2
  401e76:	f040 8206 	bne.w	402286 <_svfprintf_r+0xae2>
  401e7a:	9818      	ldr	r0, [sp, #96]	; 0x60
  401e7c:	464e      	mov	r6, r9
  401e7e:	0923      	lsrs	r3, r4, #4
  401e80:	f004 010f 	and.w	r1, r4, #15
  401e84:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401e88:	092a      	lsrs	r2, r5, #4
  401e8a:	461c      	mov	r4, r3
  401e8c:	4615      	mov	r5, r2
  401e8e:	5c43      	ldrb	r3, [r0, r1]
  401e90:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401e94:	ea54 0305 	orrs.w	r3, r4, r5
  401e98:	d1f1      	bne.n	401e7e <_svfprintf_r+0x6da>
  401e9a:	eba9 0306 	sub.w	r3, r9, r6
  401e9e:	930e      	str	r3, [sp, #56]	; 0x38
  401ea0:	e590      	b.n	4019c4 <_svfprintf_r+0x220>
  401ea2:	9311      	str	r3, [sp, #68]	; 0x44
  401ea4:	2a00      	cmp	r2, #0
  401ea6:	f040 86a3 	bne.w	402bf0 <_svfprintf_r+0x144c>
  401eaa:	4b7e      	ldr	r3, [pc, #504]	; (4020a4 <_svfprintf_r+0x900>)
  401eac:	9318      	str	r3, [sp, #96]	; 0x60
  401eae:	f01b 0f20 	tst.w	fp, #32
  401eb2:	f43f aeef 	beq.w	401c94 <_svfprintf_r+0x4f0>
  401eb6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401eb8:	3507      	adds	r5, #7
  401eba:	f025 0307 	bic.w	r3, r5, #7
  401ebe:	f103 0208 	add.w	r2, r3, #8
  401ec2:	f01b 0f01 	tst.w	fp, #1
  401ec6:	920f      	str	r2, [sp, #60]	; 0x3c
  401ec8:	e9d3 4500 	ldrd	r4, r5, [r3]
  401ecc:	f47f aef4 	bne.w	401cb8 <_svfprintf_r+0x514>
  401ed0:	2302      	movs	r3, #2
  401ed2:	e55a      	b.n	40198a <_svfprintf_r+0x1e6>
  401ed4:	9311      	str	r3, [sp, #68]	; 0x44
  401ed6:	2a00      	cmp	r2, #0
  401ed8:	f040 8686 	bne.w	402be8 <_svfprintf_r+0x1444>
  401edc:	f04b 0b10 	orr.w	fp, fp, #16
  401ee0:	f01b 0f20 	tst.w	fp, #32
  401ee4:	d0a1      	beq.n	401e2a <_svfprintf_r+0x686>
  401ee6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401ee8:	3507      	adds	r5, #7
  401eea:	f025 0507 	bic.w	r5, r5, #7
  401eee:	e9d5 2300 	ldrd	r2, r3, [r5]
  401ef2:	2a00      	cmp	r2, #0
  401ef4:	f105 0108 	add.w	r1, r5, #8
  401ef8:	461d      	mov	r5, r3
  401efa:	f173 0300 	sbcs.w	r3, r3, #0
  401efe:	910f      	str	r1, [sp, #60]	; 0x3c
  401f00:	4614      	mov	r4, r2
  401f02:	daa6      	bge.n	401e52 <_svfprintf_r+0x6ae>
  401f04:	272d      	movs	r7, #45	; 0x2d
  401f06:	4264      	negs	r4, r4
  401f08:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  401f0c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401f10:	2301      	movs	r3, #1
  401f12:	e53d      	b.n	401990 <_svfprintf_r+0x1ec>
  401f14:	9311      	str	r3, [sp, #68]	; 0x44
  401f16:	2a00      	cmp	r2, #0
  401f18:	f040 8662 	bne.w	402be0 <_svfprintf_r+0x143c>
  401f1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401f1e:	3507      	adds	r5, #7
  401f20:	f025 0307 	bic.w	r3, r5, #7
  401f24:	f103 0208 	add.w	r2, r3, #8
  401f28:	920f      	str	r2, [sp, #60]	; 0x3c
  401f2a:	681a      	ldr	r2, [r3, #0]
  401f2c:	9215      	str	r2, [sp, #84]	; 0x54
  401f2e:	685b      	ldr	r3, [r3, #4]
  401f30:	9314      	str	r3, [sp, #80]	; 0x50
  401f32:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401f34:	9d15      	ldr	r5, [sp, #84]	; 0x54
  401f36:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  401f3a:	4628      	mov	r0, r5
  401f3c:	4621      	mov	r1, r4
  401f3e:	f04f 32ff 	mov.w	r2, #4294967295
  401f42:	4b59      	ldr	r3, [pc, #356]	; (4020a8 <_svfprintf_r+0x904>)
  401f44:	f003 fe50 	bl	405be8 <__aeabi_dcmpun>
  401f48:	2800      	cmp	r0, #0
  401f4a:	f040 834a 	bne.w	4025e2 <_svfprintf_r+0xe3e>
  401f4e:	4628      	mov	r0, r5
  401f50:	4621      	mov	r1, r4
  401f52:	f04f 32ff 	mov.w	r2, #4294967295
  401f56:	4b54      	ldr	r3, [pc, #336]	; (4020a8 <_svfprintf_r+0x904>)
  401f58:	f003 fe28 	bl	405bac <__aeabi_dcmple>
  401f5c:	2800      	cmp	r0, #0
  401f5e:	f040 8340 	bne.w	4025e2 <_svfprintf_r+0xe3e>
  401f62:	a815      	add	r0, sp, #84	; 0x54
  401f64:	c80d      	ldmia	r0, {r0, r2, r3}
  401f66:	9914      	ldr	r1, [sp, #80]	; 0x50
  401f68:	f003 fe16 	bl	405b98 <__aeabi_dcmplt>
  401f6c:	2800      	cmp	r0, #0
  401f6e:	f040 8530 	bne.w	4029d2 <_svfprintf_r+0x122e>
  401f72:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401f76:	4e4d      	ldr	r6, [pc, #308]	; (4020ac <_svfprintf_r+0x908>)
  401f78:	4b4d      	ldr	r3, [pc, #308]	; (4020b0 <_svfprintf_r+0x90c>)
  401f7a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  401f7e:	9007      	str	r0, [sp, #28]
  401f80:	9811      	ldr	r0, [sp, #68]	; 0x44
  401f82:	2203      	movs	r2, #3
  401f84:	2100      	movs	r1, #0
  401f86:	9208      	str	r2, [sp, #32]
  401f88:	910a      	str	r1, [sp, #40]	; 0x28
  401f8a:	2847      	cmp	r0, #71	; 0x47
  401f8c:	bfd8      	it	le
  401f8e:	461e      	movle	r6, r3
  401f90:	920e      	str	r2, [sp, #56]	; 0x38
  401f92:	9112      	str	r1, [sp, #72]	; 0x48
  401f94:	e51e      	b.n	4019d4 <_svfprintf_r+0x230>
  401f96:	f04b 0b08 	orr.w	fp, fp, #8
  401f9a:	f89a 3000 	ldrb.w	r3, [sl]
  401f9e:	e459      	b.n	401854 <_svfprintf_r+0xb0>
  401fa0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401fa4:	2300      	movs	r3, #0
  401fa6:	461c      	mov	r4, r3
  401fa8:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401fac:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401fb0:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401fb4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401fb8:	2809      	cmp	r0, #9
  401fba:	d9f5      	bls.n	401fa8 <_svfprintf_r+0x804>
  401fbc:	940d      	str	r4, [sp, #52]	; 0x34
  401fbe:	e44b      	b.n	401858 <_svfprintf_r+0xb4>
  401fc0:	f04b 0b10 	orr.w	fp, fp, #16
  401fc4:	9311      	str	r3, [sp, #68]	; 0x44
  401fc6:	f01b 0320 	ands.w	r3, fp, #32
  401fca:	f43f ae1d 	beq.w	401c08 <_svfprintf_r+0x464>
  401fce:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401fd0:	3507      	adds	r5, #7
  401fd2:	f025 0307 	bic.w	r3, r5, #7
  401fd6:	f103 0208 	add.w	r2, r3, #8
  401fda:	e9d3 4500 	ldrd	r4, r5, [r3]
  401fde:	920f      	str	r2, [sp, #60]	; 0x3c
  401fe0:	2300      	movs	r3, #0
  401fe2:	e4d2      	b.n	40198a <_svfprintf_r+0x1e6>
  401fe4:	9311      	str	r3, [sp, #68]	; 0x44
  401fe6:	2a00      	cmp	r2, #0
  401fe8:	f040 85e7 	bne.w	402bba <_svfprintf_r+0x1416>
  401fec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fee:	2a00      	cmp	r2, #0
  401ff0:	f43f aca3 	beq.w	40193a <_svfprintf_r+0x196>
  401ff4:	2300      	movs	r3, #0
  401ff6:	2101      	movs	r1, #1
  401ff8:	461f      	mov	r7, r3
  401ffa:	9108      	str	r1, [sp, #32]
  401ffc:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402000:	f8cd b01c 	str.w	fp, [sp, #28]
  402004:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402008:	930a      	str	r3, [sp, #40]	; 0x28
  40200a:	9312      	str	r3, [sp, #72]	; 0x48
  40200c:	910e      	str	r1, [sp, #56]	; 0x38
  40200e:	ae28      	add	r6, sp, #160	; 0xa0
  402010:	e4e4      	b.n	4019dc <_svfprintf_r+0x238>
  402012:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402014:	e534      	b.n	401a80 <_svfprintf_r+0x2dc>
  402016:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402018:	2b65      	cmp	r3, #101	; 0x65
  40201a:	f340 80a7 	ble.w	40216c <_svfprintf_r+0x9c8>
  40201e:	a815      	add	r0, sp, #84	; 0x54
  402020:	c80d      	ldmia	r0, {r0, r2, r3}
  402022:	9914      	ldr	r1, [sp, #80]	; 0x50
  402024:	f003 fdae 	bl	405b84 <__aeabi_dcmpeq>
  402028:	2800      	cmp	r0, #0
  40202a:	f000 8150 	beq.w	4022ce <_svfprintf_r+0xb2a>
  40202e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402030:	4a20      	ldr	r2, [pc, #128]	; (4020b4 <_svfprintf_r+0x910>)
  402032:	f8c8 2000 	str.w	r2, [r8]
  402036:	3301      	adds	r3, #1
  402038:	3401      	adds	r4, #1
  40203a:	2201      	movs	r2, #1
  40203c:	2b07      	cmp	r3, #7
  40203e:	9427      	str	r4, [sp, #156]	; 0x9c
  402040:	9326      	str	r3, [sp, #152]	; 0x98
  402042:	f8c8 2004 	str.w	r2, [r8, #4]
  402046:	f300 836a 	bgt.w	40271e <_svfprintf_r+0xf7a>
  40204a:	f108 0808 	add.w	r8, r8, #8
  40204e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402050:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402052:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402054:	4293      	cmp	r3, r2
  402056:	db03      	blt.n	402060 <_svfprintf_r+0x8bc>
  402058:	9b07      	ldr	r3, [sp, #28]
  40205a:	07dd      	lsls	r5, r3, #31
  40205c:	f57f ad82 	bpl.w	401b64 <_svfprintf_r+0x3c0>
  402060:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402062:	9919      	ldr	r1, [sp, #100]	; 0x64
  402064:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402066:	f8c8 2000 	str.w	r2, [r8]
  40206a:	3301      	adds	r3, #1
  40206c:	440c      	add	r4, r1
  40206e:	2b07      	cmp	r3, #7
  402070:	f8c8 1004 	str.w	r1, [r8, #4]
  402074:	9427      	str	r4, [sp, #156]	; 0x9c
  402076:	9326      	str	r3, [sp, #152]	; 0x98
  402078:	f300 839e 	bgt.w	4027b8 <_svfprintf_r+0x1014>
  40207c:	f108 0808 	add.w	r8, r8, #8
  402080:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402082:	1e5e      	subs	r6, r3, #1
  402084:	2e00      	cmp	r6, #0
  402086:	f77f ad6d 	ble.w	401b64 <_svfprintf_r+0x3c0>
  40208a:	2e10      	cmp	r6, #16
  40208c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40208e:	4d0a      	ldr	r5, [pc, #40]	; (4020b8 <_svfprintf_r+0x914>)
  402090:	f340 81f5 	ble.w	40247e <_svfprintf_r+0xcda>
  402094:	4622      	mov	r2, r4
  402096:	2710      	movs	r7, #16
  402098:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40209c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40209e:	e013      	b.n	4020c8 <_svfprintf_r+0x924>
  4020a0:	00406720 	.word	0x00406720
  4020a4:	0040670c 	.word	0x0040670c
  4020a8:	7fefffff 	.word	0x7fefffff
  4020ac:	00406700 	.word	0x00406700
  4020b0:	004066fc 	.word	0x004066fc
  4020b4:	0040673c 	.word	0x0040673c
  4020b8:	00406750 	.word	0x00406750
  4020bc:	f108 0808 	add.w	r8, r8, #8
  4020c0:	3e10      	subs	r6, #16
  4020c2:	2e10      	cmp	r6, #16
  4020c4:	f340 81da 	ble.w	40247c <_svfprintf_r+0xcd8>
  4020c8:	3301      	adds	r3, #1
  4020ca:	3210      	adds	r2, #16
  4020cc:	2b07      	cmp	r3, #7
  4020ce:	9227      	str	r2, [sp, #156]	; 0x9c
  4020d0:	9326      	str	r3, [sp, #152]	; 0x98
  4020d2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4020d6:	ddf1      	ble.n	4020bc <_svfprintf_r+0x918>
  4020d8:	aa25      	add	r2, sp, #148	; 0x94
  4020da:	4621      	mov	r1, r4
  4020dc:	4658      	mov	r0, fp
  4020de:	f002 fcbd 	bl	404a5c <__ssprint_r>
  4020e2:	2800      	cmp	r0, #0
  4020e4:	f47f ac30 	bne.w	401948 <_svfprintf_r+0x1a4>
  4020e8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4020ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020ec:	46c8      	mov	r8, r9
  4020ee:	e7e7      	b.n	4020c0 <_svfprintf_r+0x91c>
  4020f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4020f2:	9a08      	ldr	r2, [sp, #32]
  4020f4:	1a9f      	subs	r7, r3, r2
  4020f6:	2f00      	cmp	r7, #0
  4020f8:	f77f ace5 	ble.w	401ac6 <_svfprintf_r+0x322>
  4020fc:	2f10      	cmp	r7, #16
  4020fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402100:	4db6      	ldr	r5, [pc, #728]	; (4023dc <_svfprintf_r+0xc38>)
  402102:	dd27      	ble.n	402154 <_svfprintf_r+0x9b0>
  402104:	4642      	mov	r2, r8
  402106:	4621      	mov	r1, r4
  402108:	46b0      	mov	r8, r6
  40210a:	f04f 0b10 	mov.w	fp, #16
  40210e:	462e      	mov	r6, r5
  402110:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402112:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402114:	e004      	b.n	402120 <_svfprintf_r+0x97c>
  402116:	3f10      	subs	r7, #16
  402118:	2f10      	cmp	r7, #16
  40211a:	f102 0208 	add.w	r2, r2, #8
  40211e:	dd15      	ble.n	40214c <_svfprintf_r+0x9a8>
  402120:	3301      	adds	r3, #1
  402122:	3110      	adds	r1, #16
  402124:	2b07      	cmp	r3, #7
  402126:	9127      	str	r1, [sp, #156]	; 0x9c
  402128:	9326      	str	r3, [sp, #152]	; 0x98
  40212a:	e882 0840 	stmia.w	r2, {r6, fp}
  40212e:	ddf2      	ble.n	402116 <_svfprintf_r+0x972>
  402130:	aa25      	add	r2, sp, #148	; 0x94
  402132:	4629      	mov	r1, r5
  402134:	4620      	mov	r0, r4
  402136:	f002 fc91 	bl	404a5c <__ssprint_r>
  40213a:	2800      	cmp	r0, #0
  40213c:	f47f ac04 	bne.w	401948 <_svfprintf_r+0x1a4>
  402140:	3f10      	subs	r7, #16
  402142:	2f10      	cmp	r7, #16
  402144:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402146:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402148:	464a      	mov	r2, r9
  40214a:	dce9      	bgt.n	402120 <_svfprintf_r+0x97c>
  40214c:	4635      	mov	r5, r6
  40214e:	460c      	mov	r4, r1
  402150:	4646      	mov	r6, r8
  402152:	4690      	mov	r8, r2
  402154:	3301      	adds	r3, #1
  402156:	443c      	add	r4, r7
  402158:	2b07      	cmp	r3, #7
  40215a:	9427      	str	r4, [sp, #156]	; 0x9c
  40215c:	9326      	str	r3, [sp, #152]	; 0x98
  40215e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402162:	f300 8232 	bgt.w	4025ca <_svfprintf_r+0xe26>
  402166:	f108 0808 	add.w	r8, r8, #8
  40216a:	e4ac      	b.n	401ac6 <_svfprintf_r+0x322>
  40216c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40216e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402170:	2b01      	cmp	r3, #1
  402172:	f340 81fe 	ble.w	402572 <_svfprintf_r+0xdce>
  402176:	3701      	adds	r7, #1
  402178:	3401      	adds	r4, #1
  40217a:	2301      	movs	r3, #1
  40217c:	2f07      	cmp	r7, #7
  40217e:	9427      	str	r4, [sp, #156]	; 0x9c
  402180:	9726      	str	r7, [sp, #152]	; 0x98
  402182:	f8c8 6000 	str.w	r6, [r8]
  402186:	f8c8 3004 	str.w	r3, [r8, #4]
  40218a:	f300 8203 	bgt.w	402594 <_svfprintf_r+0xdf0>
  40218e:	f108 0808 	add.w	r8, r8, #8
  402192:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402194:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402196:	f8c8 3000 	str.w	r3, [r8]
  40219a:	3701      	adds	r7, #1
  40219c:	4414      	add	r4, r2
  40219e:	2f07      	cmp	r7, #7
  4021a0:	9427      	str	r4, [sp, #156]	; 0x9c
  4021a2:	9726      	str	r7, [sp, #152]	; 0x98
  4021a4:	f8c8 2004 	str.w	r2, [r8, #4]
  4021a8:	f300 8200 	bgt.w	4025ac <_svfprintf_r+0xe08>
  4021ac:	f108 0808 	add.w	r8, r8, #8
  4021b0:	a815      	add	r0, sp, #84	; 0x54
  4021b2:	c80d      	ldmia	r0, {r0, r2, r3}
  4021b4:	9914      	ldr	r1, [sp, #80]	; 0x50
  4021b6:	f003 fce5 	bl	405b84 <__aeabi_dcmpeq>
  4021ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4021bc:	2800      	cmp	r0, #0
  4021be:	f040 8101 	bne.w	4023c4 <_svfprintf_r+0xc20>
  4021c2:	3b01      	subs	r3, #1
  4021c4:	3701      	adds	r7, #1
  4021c6:	3601      	adds	r6, #1
  4021c8:	441c      	add	r4, r3
  4021ca:	2f07      	cmp	r7, #7
  4021cc:	9726      	str	r7, [sp, #152]	; 0x98
  4021ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4021d0:	f8c8 6000 	str.w	r6, [r8]
  4021d4:	f8c8 3004 	str.w	r3, [r8, #4]
  4021d8:	f300 8127 	bgt.w	40242a <_svfprintf_r+0xc86>
  4021dc:	f108 0808 	add.w	r8, r8, #8
  4021e0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4021e2:	f8c8 2004 	str.w	r2, [r8, #4]
  4021e6:	3701      	adds	r7, #1
  4021e8:	4414      	add	r4, r2
  4021ea:	ab21      	add	r3, sp, #132	; 0x84
  4021ec:	2f07      	cmp	r7, #7
  4021ee:	9427      	str	r4, [sp, #156]	; 0x9c
  4021f0:	9726      	str	r7, [sp, #152]	; 0x98
  4021f2:	f8c8 3000 	str.w	r3, [r8]
  4021f6:	f77f acb3 	ble.w	401b60 <_svfprintf_r+0x3bc>
  4021fa:	aa25      	add	r2, sp, #148	; 0x94
  4021fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021fe:	980c      	ldr	r0, [sp, #48]	; 0x30
  402200:	f002 fc2c 	bl	404a5c <__ssprint_r>
  402204:	2800      	cmp	r0, #0
  402206:	f47f ab9f 	bne.w	401948 <_svfprintf_r+0x1a4>
  40220a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40220c:	46c8      	mov	r8, r9
  40220e:	e4a9      	b.n	401b64 <_svfprintf_r+0x3c0>
  402210:	aa25      	add	r2, sp, #148	; 0x94
  402212:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402214:	980c      	ldr	r0, [sp, #48]	; 0x30
  402216:	f002 fc21 	bl	404a5c <__ssprint_r>
  40221a:	2800      	cmp	r0, #0
  40221c:	f43f aceb 	beq.w	401bf6 <_svfprintf_r+0x452>
  402220:	f7ff bb92 	b.w	401948 <_svfprintf_r+0x1a4>
  402224:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402228:	2b01      	cmp	r3, #1
  40222a:	f000 8134 	beq.w	402496 <_svfprintf_r+0xcf2>
  40222e:	2b02      	cmp	r3, #2
  402230:	d125      	bne.n	40227e <_svfprintf_r+0xada>
  402232:	f8cd b01c 	str.w	fp, [sp, #28]
  402236:	2400      	movs	r4, #0
  402238:	2500      	movs	r5, #0
  40223a:	e61e      	b.n	401e7a <_svfprintf_r+0x6d6>
  40223c:	aa25      	add	r2, sp, #148	; 0x94
  40223e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402240:	980c      	ldr	r0, [sp, #48]	; 0x30
  402242:	f002 fc0b 	bl	404a5c <__ssprint_r>
  402246:	2800      	cmp	r0, #0
  402248:	f47f ab7e 	bne.w	401948 <_svfprintf_r+0x1a4>
  40224c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40224e:	46c8      	mov	r8, r9
  402250:	e475      	b.n	401b3e <_svfprintf_r+0x39a>
  402252:	aa25      	add	r2, sp, #148	; 0x94
  402254:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402256:	980c      	ldr	r0, [sp, #48]	; 0x30
  402258:	f002 fc00 	bl	404a5c <__ssprint_r>
  40225c:	2800      	cmp	r0, #0
  40225e:	f47f ab73 	bne.w	401948 <_svfprintf_r+0x1a4>
  402262:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402264:	46c8      	mov	r8, r9
  402266:	e41b      	b.n	401aa0 <_svfprintf_r+0x2fc>
  402268:	aa25      	add	r2, sp, #148	; 0x94
  40226a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40226c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40226e:	f002 fbf5 	bl	404a5c <__ssprint_r>
  402272:	2800      	cmp	r0, #0
  402274:	f47f ab68 	bne.w	401948 <_svfprintf_r+0x1a4>
  402278:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40227a:	46c8      	mov	r8, r9
  40227c:	e420      	b.n	401ac0 <_svfprintf_r+0x31c>
  40227e:	f8cd b01c 	str.w	fp, [sp, #28]
  402282:	2400      	movs	r4, #0
  402284:	2500      	movs	r5, #0
  402286:	4649      	mov	r1, r9
  402288:	e000      	b.n	40228c <_svfprintf_r+0xae8>
  40228a:	4631      	mov	r1, r6
  40228c:	08e2      	lsrs	r2, r4, #3
  40228e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402292:	08e8      	lsrs	r0, r5, #3
  402294:	f004 0307 	and.w	r3, r4, #7
  402298:	4605      	mov	r5, r0
  40229a:	4614      	mov	r4, r2
  40229c:	3330      	adds	r3, #48	; 0x30
  40229e:	ea54 0205 	orrs.w	r2, r4, r5
  4022a2:	f801 3c01 	strb.w	r3, [r1, #-1]
  4022a6:	f101 36ff 	add.w	r6, r1, #4294967295
  4022aa:	d1ee      	bne.n	40228a <_svfprintf_r+0xae6>
  4022ac:	9a07      	ldr	r2, [sp, #28]
  4022ae:	07d2      	lsls	r2, r2, #31
  4022b0:	f57f adf3 	bpl.w	401e9a <_svfprintf_r+0x6f6>
  4022b4:	2b30      	cmp	r3, #48	; 0x30
  4022b6:	f43f adf0 	beq.w	401e9a <_svfprintf_r+0x6f6>
  4022ba:	3902      	subs	r1, #2
  4022bc:	2330      	movs	r3, #48	; 0x30
  4022be:	f806 3c01 	strb.w	r3, [r6, #-1]
  4022c2:	eba9 0301 	sub.w	r3, r9, r1
  4022c6:	930e      	str	r3, [sp, #56]	; 0x38
  4022c8:	460e      	mov	r6, r1
  4022ca:	f7ff bb7b 	b.w	4019c4 <_svfprintf_r+0x220>
  4022ce:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4022d0:	2900      	cmp	r1, #0
  4022d2:	f340 822e 	ble.w	402732 <_svfprintf_r+0xf8e>
  4022d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4022d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4022da:	4293      	cmp	r3, r2
  4022dc:	bfa8      	it	ge
  4022de:	4613      	movge	r3, r2
  4022e0:	2b00      	cmp	r3, #0
  4022e2:	461f      	mov	r7, r3
  4022e4:	dd0d      	ble.n	402302 <_svfprintf_r+0xb5e>
  4022e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022e8:	f8c8 6000 	str.w	r6, [r8]
  4022ec:	3301      	adds	r3, #1
  4022ee:	443c      	add	r4, r7
  4022f0:	2b07      	cmp	r3, #7
  4022f2:	9427      	str	r4, [sp, #156]	; 0x9c
  4022f4:	f8c8 7004 	str.w	r7, [r8, #4]
  4022f8:	9326      	str	r3, [sp, #152]	; 0x98
  4022fa:	f300 831f 	bgt.w	40293c <_svfprintf_r+0x1198>
  4022fe:	f108 0808 	add.w	r8, r8, #8
  402302:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402304:	2f00      	cmp	r7, #0
  402306:	bfa8      	it	ge
  402308:	1bdb      	subge	r3, r3, r7
  40230a:	2b00      	cmp	r3, #0
  40230c:	461f      	mov	r7, r3
  40230e:	f340 80d6 	ble.w	4024be <_svfprintf_r+0xd1a>
  402312:	2f10      	cmp	r7, #16
  402314:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402316:	4d31      	ldr	r5, [pc, #196]	; (4023dc <_svfprintf_r+0xc38>)
  402318:	f340 81ed 	ble.w	4026f6 <_svfprintf_r+0xf52>
  40231c:	4642      	mov	r2, r8
  40231e:	4621      	mov	r1, r4
  402320:	46b0      	mov	r8, r6
  402322:	f04f 0b10 	mov.w	fp, #16
  402326:	462e      	mov	r6, r5
  402328:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40232a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40232c:	e004      	b.n	402338 <_svfprintf_r+0xb94>
  40232e:	3208      	adds	r2, #8
  402330:	3f10      	subs	r7, #16
  402332:	2f10      	cmp	r7, #16
  402334:	f340 81db 	ble.w	4026ee <_svfprintf_r+0xf4a>
  402338:	3301      	adds	r3, #1
  40233a:	3110      	adds	r1, #16
  40233c:	2b07      	cmp	r3, #7
  40233e:	9127      	str	r1, [sp, #156]	; 0x9c
  402340:	9326      	str	r3, [sp, #152]	; 0x98
  402342:	e882 0840 	stmia.w	r2, {r6, fp}
  402346:	ddf2      	ble.n	40232e <_svfprintf_r+0xb8a>
  402348:	aa25      	add	r2, sp, #148	; 0x94
  40234a:	4629      	mov	r1, r5
  40234c:	4620      	mov	r0, r4
  40234e:	f002 fb85 	bl	404a5c <__ssprint_r>
  402352:	2800      	cmp	r0, #0
  402354:	f47f aaf8 	bne.w	401948 <_svfprintf_r+0x1a4>
  402358:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40235a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40235c:	464a      	mov	r2, r9
  40235e:	e7e7      	b.n	402330 <_svfprintf_r+0xb8c>
  402360:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402362:	930e      	str	r3, [sp, #56]	; 0x38
  402364:	464e      	mov	r6, r9
  402366:	f7ff bb2d 	b.w	4019c4 <_svfprintf_r+0x220>
  40236a:	2d00      	cmp	r5, #0
  40236c:	bf08      	it	eq
  40236e:	2c0a      	cmpeq	r4, #10
  402370:	f0c0 808f 	bcc.w	402492 <_svfprintf_r+0xcee>
  402374:	464e      	mov	r6, r9
  402376:	4620      	mov	r0, r4
  402378:	4629      	mov	r1, r5
  40237a:	220a      	movs	r2, #10
  40237c:	2300      	movs	r3, #0
  40237e:	f003 fc71 	bl	405c64 <__aeabi_uldivmod>
  402382:	3230      	adds	r2, #48	; 0x30
  402384:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402388:	4620      	mov	r0, r4
  40238a:	4629      	mov	r1, r5
  40238c:	2300      	movs	r3, #0
  40238e:	220a      	movs	r2, #10
  402390:	f003 fc68 	bl	405c64 <__aeabi_uldivmod>
  402394:	4604      	mov	r4, r0
  402396:	460d      	mov	r5, r1
  402398:	ea54 0305 	orrs.w	r3, r4, r5
  40239c:	d1eb      	bne.n	402376 <_svfprintf_r+0xbd2>
  40239e:	eba9 0306 	sub.w	r3, r9, r6
  4023a2:	930e      	str	r3, [sp, #56]	; 0x38
  4023a4:	f7ff bb0e 	b.w	4019c4 <_svfprintf_r+0x220>
  4023a8:	aa25      	add	r2, sp, #148	; 0x94
  4023aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023ac:	980c      	ldr	r0, [sp, #48]	; 0x30
  4023ae:	f002 fb55 	bl	404a5c <__ssprint_r>
  4023b2:	2800      	cmp	r0, #0
  4023b4:	f47f aac8 	bne.w	401948 <_svfprintf_r+0x1a4>
  4023b8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023be:	46c8      	mov	r8, r9
  4023c0:	f7ff bb5e 	b.w	401a80 <_svfprintf_r+0x2dc>
  4023c4:	1e5e      	subs	r6, r3, #1
  4023c6:	2e00      	cmp	r6, #0
  4023c8:	f77f af0a 	ble.w	4021e0 <_svfprintf_r+0xa3c>
  4023cc:	2e10      	cmp	r6, #16
  4023ce:	4d03      	ldr	r5, [pc, #12]	; (4023dc <_svfprintf_r+0xc38>)
  4023d0:	dd22      	ble.n	402418 <_svfprintf_r+0xc74>
  4023d2:	4622      	mov	r2, r4
  4023d4:	f04f 0b10 	mov.w	fp, #16
  4023d8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4023da:	e006      	b.n	4023ea <_svfprintf_r+0xc46>
  4023dc:	00406750 	.word	0x00406750
  4023e0:	3e10      	subs	r6, #16
  4023e2:	2e10      	cmp	r6, #16
  4023e4:	f108 0808 	add.w	r8, r8, #8
  4023e8:	dd15      	ble.n	402416 <_svfprintf_r+0xc72>
  4023ea:	3701      	adds	r7, #1
  4023ec:	3210      	adds	r2, #16
  4023ee:	2f07      	cmp	r7, #7
  4023f0:	9227      	str	r2, [sp, #156]	; 0x9c
  4023f2:	9726      	str	r7, [sp, #152]	; 0x98
  4023f4:	e888 0820 	stmia.w	r8, {r5, fp}
  4023f8:	ddf2      	ble.n	4023e0 <_svfprintf_r+0xc3c>
  4023fa:	aa25      	add	r2, sp, #148	; 0x94
  4023fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023fe:	4620      	mov	r0, r4
  402400:	f002 fb2c 	bl	404a5c <__ssprint_r>
  402404:	2800      	cmp	r0, #0
  402406:	f47f aa9f 	bne.w	401948 <_svfprintf_r+0x1a4>
  40240a:	3e10      	subs	r6, #16
  40240c:	2e10      	cmp	r6, #16
  40240e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402410:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402412:	46c8      	mov	r8, r9
  402414:	dce9      	bgt.n	4023ea <_svfprintf_r+0xc46>
  402416:	4614      	mov	r4, r2
  402418:	3701      	adds	r7, #1
  40241a:	4434      	add	r4, r6
  40241c:	2f07      	cmp	r7, #7
  40241e:	9427      	str	r4, [sp, #156]	; 0x9c
  402420:	9726      	str	r7, [sp, #152]	; 0x98
  402422:	e888 0060 	stmia.w	r8, {r5, r6}
  402426:	f77f aed9 	ble.w	4021dc <_svfprintf_r+0xa38>
  40242a:	aa25      	add	r2, sp, #148	; 0x94
  40242c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40242e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402430:	f002 fb14 	bl	404a5c <__ssprint_r>
  402434:	2800      	cmp	r0, #0
  402436:	f47f aa87 	bne.w	401948 <_svfprintf_r+0x1a4>
  40243a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40243c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40243e:	46c8      	mov	r8, r9
  402440:	e6ce      	b.n	4021e0 <_svfprintf_r+0xa3c>
  402442:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402444:	6814      	ldr	r4, [r2, #0]
  402446:	4613      	mov	r3, r2
  402448:	3304      	adds	r3, #4
  40244a:	17e5      	asrs	r5, r4, #31
  40244c:	930f      	str	r3, [sp, #60]	; 0x3c
  40244e:	4622      	mov	r2, r4
  402450:	462b      	mov	r3, r5
  402452:	e4fa      	b.n	401e4a <_svfprintf_r+0x6a6>
  402454:	3204      	adds	r2, #4
  402456:	681c      	ldr	r4, [r3, #0]
  402458:	920f      	str	r2, [sp, #60]	; 0x3c
  40245a:	2301      	movs	r3, #1
  40245c:	2500      	movs	r5, #0
  40245e:	f7ff ba94 	b.w	40198a <_svfprintf_r+0x1e6>
  402462:	681c      	ldr	r4, [r3, #0]
  402464:	3304      	adds	r3, #4
  402466:	930f      	str	r3, [sp, #60]	; 0x3c
  402468:	2500      	movs	r5, #0
  40246a:	e421      	b.n	401cb0 <_svfprintf_r+0x50c>
  40246c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40246e:	460a      	mov	r2, r1
  402470:	3204      	adds	r2, #4
  402472:	680c      	ldr	r4, [r1, #0]
  402474:	920f      	str	r2, [sp, #60]	; 0x3c
  402476:	2500      	movs	r5, #0
  402478:	f7ff ba87 	b.w	40198a <_svfprintf_r+0x1e6>
  40247c:	4614      	mov	r4, r2
  40247e:	3301      	adds	r3, #1
  402480:	4434      	add	r4, r6
  402482:	2b07      	cmp	r3, #7
  402484:	9427      	str	r4, [sp, #156]	; 0x9c
  402486:	9326      	str	r3, [sp, #152]	; 0x98
  402488:	e888 0060 	stmia.w	r8, {r5, r6}
  40248c:	f77f ab68 	ble.w	401b60 <_svfprintf_r+0x3bc>
  402490:	e6b3      	b.n	4021fa <_svfprintf_r+0xa56>
  402492:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402496:	f8cd b01c 	str.w	fp, [sp, #28]
  40249a:	ae42      	add	r6, sp, #264	; 0x108
  40249c:	3430      	adds	r4, #48	; 0x30
  40249e:	2301      	movs	r3, #1
  4024a0:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4024a4:	930e      	str	r3, [sp, #56]	; 0x38
  4024a6:	f7ff ba8d 	b.w	4019c4 <_svfprintf_r+0x220>
  4024aa:	aa25      	add	r2, sp, #148	; 0x94
  4024ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4024b0:	f002 fad4 	bl	404a5c <__ssprint_r>
  4024b4:	2800      	cmp	r0, #0
  4024b6:	f47f aa47 	bne.w	401948 <_svfprintf_r+0x1a4>
  4024ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4024bc:	46c8      	mov	r8, r9
  4024be:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4024c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4024c2:	429a      	cmp	r2, r3
  4024c4:	db44      	blt.n	402550 <_svfprintf_r+0xdac>
  4024c6:	9b07      	ldr	r3, [sp, #28]
  4024c8:	07d9      	lsls	r1, r3, #31
  4024ca:	d441      	bmi.n	402550 <_svfprintf_r+0xdac>
  4024cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4024ce:	9812      	ldr	r0, [sp, #72]	; 0x48
  4024d0:	1a9a      	subs	r2, r3, r2
  4024d2:	1a1d      	subs	r5, r3, r0
  4024d4:	4295      	cmp	r5, r2
  4024d6:	bfa8      	it	ge
  4024d8:	4615      	movge	r5, r2
  4024da:	2d00      	cmp	r5, #0
  4024dc:	dd0e      	ble.n	4024fc <_svfprintf_r+0xd58>
  4024de:	9926      	ldr	r1, [sp, #152]	; 0x98
  4024e0:	f8c8 5004 	str.w	r5, [r8, #4]
  4024e4:	3101      	adds	r1, #1
  4024e6:	4406      	add	r6, r0
  4024e8:	442c      	add	r4, r5
  4024ea:	2907      	cmp	r1, #7
  4024ec:	f8c8 6000 	str.w	r6, [r8]
  4024f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4024f2:	9126      	str	r1, [sp, #152]	; 0x98
  4024f4:	f300 823b 	bgt.w	40296e <_svfprintf_r+0x11ca>
  4024f8:	f108 0808 	add.w	r8, r8, #8
  4024fc:	2d00      	cmp	r5, #0
  4024fe:	bfac      	ite	ge
  402500:	1b56      	subge	r6, r2, r5
  402502:	4616      	movlt	r6, r2
  402504:	2e00      	cmp	r6, #0
  402506:	f77f ab2d 	ble.w	401b64 <_svfprintf_r+0x3c0>
  40250a:	2e10      	cmp	r6, #16
  40250c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40250e:	4db0      	ldr	r5, [pc, #704]	; (4027d0 <_svfprintf_r+0x102c>)
  402510:	ddb5      	ble.n	40247e <_svfprintf_r+0xcda>
  402512:	4622      	mov	r2, r4
  402514:	2710      	movs	r7, #16
  402516:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40251a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40251c:	e004      	b.n	402528 <_svfprintf_r+0xd84>
  40251e:	f108 0808 	add.w	r8, r8, #8
  402522:	3e10      	subs	r6, #16
  402524:	2e10      	cmp	r6, #16
  402526:	dda9      	ble.n	40247c <_svfprintf_r+0xcd8>
  402528:	3301      	adds	r3, #1
  40252a:	3210      	adds	r2, #16
  40252c:	2b07      	cmp	r3, #7
  40252e:	9227      	str	r2, [sp, #156]	; 0x9c
  402530:	9326      	str	r3, [sp, #152]	; 0x98
  402532:	e888 00a0 	stmia.w	r8, {r5, r7}
  402536:	ddf2      	ble.n	40251e <_svfprintf_r+0xd7a>
  402538:	aa25      	add	r2, sp, #148	; 0x94
  40253a:	4621      	mov	r1, r4
  40253c:	4658      	mov	r0, fp
  40253e:	f002 fa8d 	bl	404a5c <__ssprint_r>
  402542:	2800      	cmp	r0, #0
  402544:	f47f aa00 	bne.w	401948 <_svfprintf_r+0x1a4>
  402548:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40254a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40254c:	46c8      	mov	r8, r9
  40254e:	e7e8      	b.n	402522 <_svfprintf_r+0xd7e>
  402550:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402552:	9819      	ldr	r0, [sp, #100]	; 0x64
  402554:	991a      	ldr	r1, [sp, #104]	; 0x68
  402556:	f8c8 1000 	str.w	r1, [r8]
  40255a:	3301      	adds	r3, #1
  40255c:	4404      	add	r4, r0
  40255e:	2b07      	cmp	r3, #7
  402560:	9427      	str	r4, [sp, #156]	; 0x9c
  402562:	f8c8 0004 	str.w	r0, [r8, #4]
  402566:	9326      	str	r3, [sp, #152]	; 0x98
  402568:	f300 81f5 	bgt.w	402956 <_svfprintf_r+0x11b2>
  40256c:	f108 0808 	add.w	r8, r8, #8
  402570:	e7ac      	b.n	4024cc <_svfprintf_r+0xd28>
  402572:	9b07      	ldr	r3, [sp, #28]
  402574:	07da      	lsls	r2, r3, #31
  402576:	f53f adfe 	bmi.w	402176 <_svfprintf_r+0x9d2>
  40257a:	3701      	adds	r7, #1
  40257c:	3401      	adds	r4, #1
  40257e:	2301      	movs	r3, #1
  402580:	2f07      	cmp	r7, #7
  402582:	9427      	str	r4, [sp, #156]	; 0x9c
  402584:	9726      	str	r7, [sp, #152]	; 0x98
  402586:	f8c8 6000 	str.w	r6, [r8]
  40258a:	f8c8 3004 	str.w	r3, [r8, #4]
  40258e:	f77f ae25 	ble.w	4021dc <_svfprintf_r+0xa38>
  402592:	e74a      	b.n	40242a <_svfprintf_r+0xc86>
  402594:	aa25      	add	r2, sp, #148	; 0x94
  402596:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402598:	980c      	ldr	r0, [sp, #48]	; 0x30
  40259a:	f002 fa5f 	bl	404a5c <__ssprint_r>
  40259e:	2800      	cmp	r0, #0
  4025a0:	f47f a9d2 	bne.w	401948 <_svfprintf_r+0x1a4>
  4025a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025a6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4025a8:	46c8      	mov	r8, r9
  4025aa:	e5f2      	b.n	402192 <_svfprintf_r+0x9ee>
  4025ac:	aa25      	add	r2, sp, #148	; 0x94
  4025ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025b0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025b2:	f002 fa53 	bl	404a5c <__ssprint_r>
  4025b6:	2800      	cmp	r0, #0
  4025b8:	f47f a9c6 	bne.w	401948 <_svfprintf_r+0x1a4>
  4025bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025be:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4025c0:	46c8      	mov	r8, r9
  4025c2:	e5f5      	b.n	4021b0 <_svfprintf_r+0xa0c>
  4025c4:	464e      	mov	r6, r9
  4025c6:	f7ff b9fd 	b.w	4019c4 <_svfprintf_r+0x220>
  4025ca:	aa25      	add	r2, sp, #148	; 0x94
  4025cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025d0:	f002 fa44 	bl	404a5c <__ssprint_r>
  4025d4:	2800      	cmp	r0, #0
  4025d6:	f47f a9b7 	bne.w	401948 <_svfprintf_r+0x1a4>
  4025da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025dc:	46c8      	mov	r8, r9
  4025de:	f7ff ba72 	b.w	401ac6 <_svfprintf_r+0x322>
  4025e2:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4025e4:	4622      	mov	r2, r4
  4025e6:	4620      	mov	r0, r4
  4025e8:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4025ea:	4623      	mov	r3, r4
  4025ec:	4621      	mov	r1, r4
  4025ee:	f003 fafb 	bl	405be8 <__aeabi_dcmpun>
  4025f2:	2800      	cmp	r0, #0
  4025f4:	f040 8286 	bne.w	402b04 <_svfprintf_r+0x1360>
  4025f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4025fa:	3301      	adds	r3, #1
  4025fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4025fe:	f023 0320 	bic.w	r3, r3, #32
  402602:	930e      	str	r3, [sp, #56]	; 0x38
  402604:	f000 81e2 	beq.w	4029cc <_svfprintf_r+0x1228>
  402608:	2b47      	cmp	r3, #71	; 0x47
  40260a:	f000 811e 	beq.w	40284a <_svfprintf_r+0x10a6>
  40260e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402612:	9307      	str	r3, [sp, #28]
  402614:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402616:	1e1f      	subs	r7, r3, #0
  402618:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40261a:	9308      	str	r3, [sp, #32]
  40261c:	bfbb      	ittet	lt
  40261e:	463b      	movlt	r3, r7
  402620:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402624:	2300      	movge	r3, #0
  402626:	232d      	movlt	r3, #45	; 0x2d
  402628:	9310      	str	r3, [sp, #64]	; 0x40
  40262a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40262c:	2b66      	cmp	r3, #102	; 0x66
  40262e:	f000 81bb 	beq.w	4029a8 <_svfprintf_r+0x1204>
  402632:	2b46      	cmp	r3, #70	; 0x46
  402634:	f000 80df 	beq.w	4027f6 <_svfprintf_r+0x1052>
  402638:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40263a:	9a08      	ldr	r2, [sp, #32]
  40263c:	2b45      	cmp	r3, #69	; 0x45
  40263e:	bf0c      	ite	eq
  402640:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402642:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402644:	a823      	add	r0, sp, #140	; 0x8c
  402646:	a920      	add	r1, sp, #128	; 0x80
  402648:	bf08      	it	eq
  40264a:	1c5d      	addeq	r5, r3, #1
  40264c:	9004      	str	r0, [sp, #16]
  40264e:	9103      	str	r1, [sp, #12]
  402650:	a81f      	add	r0, sp, #124	; 0x7c
  402652:	2102      	movs	r1, #2
  402654:	463b      	mov	r3, r7
  402656:	9002      	str	r0, [sp, #8]
  402658:	9501      	str	r5, [sp, #4]
  40265a:	9100      	str	r1, [sp, #0]
  40265c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40265e:	f000 fb73 	bl	402d48 <_dtoa_r>
  402662:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402664:	2b67      	cmp	r3, #103	; 0x67
  402666:	4606      	mov	r6, r0
  402668:	f040 81e0 	bne.w	402a2c <_svfprintf_r+0x1288>
  40266c:	f01b 0f01 	tst.w	fp, #1
  402670:	f000 8246 	beq.w	402b00 <_svfprintf_r+0x135c>
  402674:	1974      	adds	r4, r6, r5
  402676:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402678:	9808      	ldr	r0, [sp, #32]
  40267a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40267c:	4639      	mov	r1, r7
  40267e:	f003 fa81 	bl	405b84 <__aeabi_dcmpeq>
  402682:	2800      	cmp	r0, #0
  402684:	f040 8165 	bne.w	402952 <_svfprintf_r+0x11ae>
  402688:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40268a:	42a3      	cmp	r3, r4
  40268c:	d206      	bcs.n	40269c <_svfprintf_r+0xef8>
  40268e:	2130      	movs	r1, #48	; 0x30
  402690:	1c5a      	adds	r2, r3, #1
  402692:	9223      	str	r2, [sp, #140]	; 0x8c
  402694:	7019      	strb	r1, [r3, #0]
  402696:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402698:	429c      	cmp	r4, r3
  40269a:	d8f9      	bhi.n	402690 <_svfprintf_r+0xeec>
  40269c:	1b9b      	subs	r3, r3, r6
  40269e:	9313      	str	r3, [sp, #76]	; 0x4c
  4026a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4026a2:	2b47      	cmp	r3, #71	; 0x47
  4026a4:	f000 80e9 	beq.w	40287a <_svfprintf_r+0x10d6>
  4026a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4026aa:	2b65      	cmp	r3, #101	; 0x65
  4026ac:	f340 81cd 	ble.w	402a4a <_svfprintf_r+0x12a6>
  4026b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4026b2:	2b66      	cmp	r3, #102	; 0x66
  4026b4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4026b6:	9312      	str	r3, [sp, #72]	; 0x48
  4026b8:	f000 819e 	beq.w	4029f8 <_svfprintf_r+0x1254>
  4026bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4026be:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4026c0:	4619      	mov	r1, r3
  4026c2:	4291      	cmp	r1, r2
  4026c4:	f300 818a 	bgt.w	4029dc <_svfprintf_r+0x1238>
  4026c8:	f01b 0f01 	tst.w	fp, #1
  4026cc:	f040 8213 	bne.w	402af6 <_svfprintf_r+0x1352>
  4026d0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4026d4:	9308      	str	r3, [sp, #32]
  4026d6:	2367      	movs	r3, #103	; 0x67
  4026d8:	920e      	str	r2, [sp, #56]	; 0x38
  4026da:	9311      	str	r3, [sp, #68]	; 0x44
  4026dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4026de:	2b00      	cmp	r3, #0
  4026e0:	f040 80c4 	bne.w	40286c <_svfprintf_r+0x10c8>
  4026e4:	930a      	str	r3, [sp, #40]	; 0x28
  4026e6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4026ea:	f7ff b973 	b.w	4019d4 <_svfprintf_r+0x230>
  4026ee:	4635      	mov	r5, r6
  4026f0:	460c      	mov	r4, r1
  4026f2:	4646      	mov	r6, r8
  4026f4:	4690      	mov	r8, r2
  4026f6:	3301      	adds	r3, #1
  4026f8:	443c      	add	r4, r7
  4026fa:	2b07      	cmp	r3, #7
  4026fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4026fe:	9326      	str	r3, [sp, #152]	; 0x98
  402700:	e888 00a0 	stmia.w	r8, {r5, r7}
  402704:	f73f aed1 	bgt.w	4024aa <_svfprintf_r+0xd06>
  402708:	f108 0808 	add.w	r8, r8, #8
  40270c:	e6d7      	b.n	4024be <_svfprintf_r+0xd1a>
  40270e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402710:	6813      	ldr	r3, [r2, #0]
  402712:	3204      	adds	r2, #4
  402714:	920f      	str	r2, [sp, #60]	; 0x3c
  402716:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402718:	601a      	str	r2, [r3, #0]
  40271a:	f7ff b86a 	b.w	4017f2 <_svfprintf_r+0x4e>
  40271e:	aa25      	add	r2, sp, #148	; 0x94
  402720:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402722:	980c      	ldr	r0, [sp, #48]	; 0x30
  402724:	f002 f99a 	bl	404a5c <__ssprint_r>
  402728:	2800      	cmp	r0, #0
  40272a:	f47f a90d 	bne.w	401948 <_svfprintf_r+0x1a4>
  40272e:	46c8      	mov	r8, r9
  402730:	e48d      	b.n	40204e <_svfprintf_r+0x8aa>
  402732:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402734:	4a27      	ldr	r2, [pc, #156]	; (4027d4 <_svfprintf_r+0x1030>)
  402736:	f8c8 2000 	str.w	r2, [r8]
  40273a:	3301      	adds	r3, #1
  40273c:	3401      	adds	r4, #1
  40273e:	2201      	movs	r2, #1
  402740:	2b07      	cmp	r3, #7
  402742:	9427      	str	r4, [sp, #156]	; 0x9c
  402744:	9326      	str	r3, [sp, #152]	; 0x98
  402746:	f8c8 2004 	str.w	r2, [r8, #4]
  40274a:	dc72      	bgt.n	402832 <_svfprintf_r+0x108e>
  40274c:	f108 0808 	add.w	r8, r8, #8
  402750:	b929      	cbnz	r1, 40275e <_svfprintf_r+0xfba>
  402752:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402754:	b91b      	cbnz	r3, 40275e <_svfprintf_r+0xfba>
  402756:	9b07      	ldr	r3, [sp, #28]
  402758:	07d8      	lsls	r0, r3, #31
  40275a:	f57f aa03 	bpl.w	401b64 <_svfprintf_r+0x3c0>
  40275e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402760:	9819      	ldr	r0, [sp, #100]	; 0x64
  402762:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402764:	f8c8 2000 	str.w	r2, [r8]
  402768:	3301      	adds	r3, #1
  40276a:	4602      	mov	r2, r0
  40276c:	4422      	add	r2, r4
  40276e:	2b07      	cmp	r3, #7
  402770:	9227      	str	r2, [sp, #156]	; 0x9c
  402772:	f8c8 0004 	str.w	r0, [r8, #4]
  402776:	9326      	str	r3, [sp, #152]	; 0x98
  402778:	f300 818d 	bgt.w	402a96 <_svfprintf_r+0x12f2>
  40277c:	f108 0808 	add.w	r8, r8, #8
  402780:	2900      	cmp	r1, #0
  402782:	f2c0 8165 	blt.w	402a50 <_svfprintf_r+0x12ac>
  402786:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402788:	f8c8 6000 	str.w	r6, [r8]
  40278c:	3301      	adds	r3, #1
  40278e:	188c      	adds	r4, r1, r2
  402790:	2b07      	cmp	r3, #7
  402792:	9427      	str	r4, [sp, #156]	; 0x9c
  402794:	9326      	str	r3, [sp, #152]	; 0x98
  402796:	f8c8 1004 	str.w	r1, [r8, #4]
  40279a:	f77f a9e1 	ble.w	401b60 <_svfprintf_r+0x3bc>
  40279e:	e52c      	b.n	4021fa <_svfprintf_r+0xa56>
  4027a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4027a2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4027a4:	6813      	ldr	r3, [r2, #0]
  4027a6:	17cd      	asrs	r5, r1, #31
  4027a8:	4608      	mov	r0, r1
  4027aa:	3204      	adds	r2, #4
  4027ac:	4629      	mov	r1, r5
  4027ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4027b0:	e9c3 0100 	strd	r0, r1, [r3]
  4027b4:	f7ff b81d 	b.w	4017f2 <_svfprintf_r+0x4e>
  4027b8:	aa25      	add	r2, sp, #148	; 0x94
  4027ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027bc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027be:	f002 f94d 	bl	404a5c <__ssprint_r>
  4027c2:	2800      	cmp	r0, #0
  4027c4:	f47f a8c0 	bne.w	401948 <_svfprintf_r+0x1a4>
  4027c8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027ca:	46c8      	mov	r8, r9
  4027cc:	e458      	b.n	402080 <_svfprintf_r+0x8dc>
  4027ce:	bf00      	nop
  4027d0:	00406750 	.word	0x00406750
  4027d4:	0040673c 	.word	0x0040673c
  4027d8:	2140      	movs	r1, #64	; 0x40
  4027da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027dc:	f001 fa0a 	bl	403bf4 <_malloc_r>
  4027e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4027e2:	6010      	str	r0, [r2, #0]
  4027e4:	6110      	str	r0, [r2, #16]
  4027e6:	2800      	cmp	r0, #0
  4027e8:	f000 81f2 	beq.w	402bd0 <_svfprintf_r+0x142c>
  4027ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4027ee:	2340      	movs	r3, #64	; 0x40
  4027f0:	6153      	str	r3, [r2, #20]
  4027f2:	f7fe bfee 	b.w	4017d2 <_svfprintf_r+0x2e>
  4027f6:	a823      	add	r0, sp, #140	; 0x8c
  4027f8:	a920      	add	r1, sp, #128	; 0x80
  4027fa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4027fc:	9004      	str	r0, [sp, #16]
  4027fe:	9103      	str	r1, [sp, #12]
  402800:	a81f      	add	r0, sp, #124	; 0x7c
  402802:	2103      	movs	r1, #3
  402804:	9002      	str	r0, [sp, #8]
  402806:	9a08      	ldr	r2, [sp, #32]
  402808:	9401      	str	r4, [sp, #4]
  40280a:	463b      	mov	r3, r7
  40280c:	9100      	str	r1, [sp, #0]
  40280e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402810:	f000 fa9a 	bl	402d48 <_dtoa_r>
  402814:	4625      	mov	r5, r4
  402816:	4606      	mov	r6, r0
  402818:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40281a:	2b46      	cmp	r3, #70	; 0x46
  40281c:	eb06 0405 	add.w	r4, r6, r5
  402820:	f47f af29 	bne.w	402676 <_svfprintf_r+0xed2>
  402824:	7833      	ldrb	r3, [r6, #0]
  402826:	2b30      	cmp	r3, #48	; 0x30
  402828:	f000 8178 	beq.w	402b1c <_svfprintf_r+0x1378>
  40282c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40282e:	442c      	add	r4, r5
  402830:	e721      	b.n	402676 <_svfprintf_r+0xed2>
  402832:	aa25      	add	r2, sp, #148	; 0x94
  402834:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402836:	980c      	ldr	r0, [sp, #48]	; 0x30
  402838:	f002 f910 	bl	404a5c <__ssprint_r>
  40283c:	2800      	cmp	r0, #0
  40283e:	f47f a883 	bne.w	401948 <_svfprintf_r+0x1a4>
  402842:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402844:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402846:	46c8      	mov	r8, r9
  402848:	e782      	b.n	402750 <_svfprintf_r+0xfac>
  40284a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40284c:	2b00      	cmp	r3, #0
  40284e:	bf08      	it	eq
  402850:	2301      	moveq	r3, #1
  402852:	930a      	str	r3, [sp, #40]	; 0x28
  402854:	e6db      	b.n	40260e <_svfprintf_r+0xe6a>
  402856:	4630      	mov	r0, r6
  402858:	940a      	str	r4, [sp, #40]	; 0x28
  40285a:	f002 f891 	bl	404980 <strlen>
  40285e:	950f      	str	r5, [sp, #60]	; 0x3c
  402860:	900e      	str	r0, [sp, #56]	; 0x38
  402862:	f8cd b01c 	str.w	fp, [sp, #28]
  402866:	4603      	mov	r3, r0
  402868:	f7ff b9f9 	b.w	401c5e <_svfprintf_r+0x4ba>
  40286c:	272d      	movs	r7, #45	; 0x2d
  40286e:	2300      	movs	r3, #0
  402870:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402874:	930a      	str	r3, [sp, #40]	; 0x28
  402876:	f7ff b8ae 	b.w	4019d6 <_svfprintf_r+0x232>
  40287a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40287c:	9312      	str	r3, [sp, #72]	; 0x48
  40287e:	461a      	mov	r2, r3
  402880:	3303      	adds	r3, #3
  402882:	db04      	blt.n	40288e <_svfprintf_r+0x10ea>
  402884:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402886:	4619      	mov	r1, r3
  402888:	4291      	cmp	r1, r2
  40288a:	f6bf af17 	bge.w	4026bc <_svfprintf_r+0xf18>
  40288e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402890:	3b02      	subs	r3, #2
  402892:	9311      	str	r3, [sp, #68]	; 0x44
  402894:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402898:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  40289c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40289e:	3b01      	subs	r3, #1
  4028a0:	2b00      	cmp	r3, #0
  4028a2:	931f      	str	r3, [sp, #124]	; 0x7c
  4028a4:	bfbd      	ittte	lt
  4028a6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4028a8:	f1c3 0301 	rsblt	r3, r3, #1
  4028ac:	222d      	movlt	r2, #45	; 0x2d
  4028ae:	222b      	movge	r2, #43	; 0x2b
  4028b0:	2b09      	cmp	r3, #9
  4028b2:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4028b6:	f340 8116 	ble.w	402ae6 <_svfprintf_r+0x1342>
  4028ba:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4028be:	4620      	mov	r0, r4
  4028c0:	4dab      	ldr	r5, [pc, #684]	; (402b70 <_svfprintf_r+0x13cc>)
  4028c2:	e000      	b.n	4028c6 <_svfprintf_r+0x1122>
  4028c4:	4610      	mov	r0, r2
  4028c6:	fb85 1203 	smull	r1, r2, r5, r3
  4028ca:	17d9      	asrs	r1, r3, #31
  4028cc:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4028d0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4028d4:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4028d8:	3230      	adds	r2, #48	; 0x30
  4028da:	2909      	cmp	r1, #9
  4028dc:	f800 2c01 	strb.w	r2, [r0, #-1]
  4028e0:	460b      	mov	r3, r1
  4028e2:	f100 32ff 	add.w	r2, r0, #4294967295
  4028e6:	dced      	bgt.n	4028c4 <_svfprintf_r+0x1120>
  4028e8:	3330      	adds	r3, #48	; 0x30
  4028ea:	3802      	subs	r0, #2
  4028ec:	b2d9      	uxtb	r1, r3
  4028ee:	4284      	cmp	r4, r0
  4028f0:	f802 1c01 	strb.w	r1, [r2, #-1]
  4028f4:	f240 8165 	bls.w	402bc2 <_svfprintf_r+0x141e>
  4028f8:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4028fc:	4613      	mov	r3, r2
  4028fe:	e001      	b.n	402904 <_svfprintf_r+0x1160>
  402900:	f813 1b01 	ldrb.w	r1, [r3], #1
  402904:	f800 1b01 	strb.w	r1, [r0], #1
  402908:	42a3      	cmp	r3, r4
  40290a:	d1f9      	bne.n	402900 <_svfprintf_r+0x115c>
  40290c:	3301      	adds	r3, #1
  40290e:	1a9b      	subs	r3, r3, r2
  402910:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402914:	4413      	add	r3, r2
  402916:	aa21      	add	r2, sp, #132	; 0x84
  402918:	1a9b      	subs	r3, r3, r2
  40291a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40291c:	931b      	str	r3, [sp, #108]	; 0x6c
  40291e:	2a01      	cmp	r2, #1
  402920:	4413      	add	r3, r2
  402922:	930e      	str	r3, [sp, #56]	; 0x38
  402924:	f340 8119 	ble.w	402b5a <_svfprintf_r+0x13b6>
  402928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40292a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40292c:	4413      	add	r3, r2
  40292e:	930e      	str	r3, [sp, #56]	; 0x38
  402930:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402934:	9308      	str	r3, [sp, #32]
  402936:	2300      	movs	r3, #0
  402938:	9312      	str	r3, [sp, #72]	; 0x48
  40293a:	e6cf      	b.n	4026dc <_svfprintf_r+0xf38>
  40293c:	aa25      	add	r2, sp, #148	; 0x94
  40293e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402940:	980c      	ldr	r0, [sp, #48]	; 0x30
  402942:	f002 f88b 	bl	404a5c <__ssprint_r>
  402946:	2800      	cmp	r0, #0
  402948:	f47e affe 	bne.w	401948 <_svfprintf_r+0x1a4>
  40294c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40294e:	46c8      	mov	r8, r9
  402950:	e4d7      	b.n	402302 <_svfprintf_r+0xb5e>
  402952:	4623      	mov	r3, r4
  402954:	e6a2      	b.n	40269c <_svfprintf_r+0xef8>
  402956:	aa25      	add	r2, sp, #148	; 0x94
  402958:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40295a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40295c:	f002 f87e 	bl	404a5c <__ssprint_r>
  402960:	2800      	cmp	r0, #0
  402962:	f47e aff1 	bne.w	401948 <_svfprintf_r+0x1a4>
  402966:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402968:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40296a:	46c8      	mov	r8, r9
  40296c:	e5ae      	b.n	4024cc <_svfprintf_r+0xd28>
  40296e:	aa25      	add	r2, sp, #148	; 0x94
  402970:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402972:	980c      	ldr	r0, [sp, #48]	; 0x30
  402974:	f002 f872 	bl	404a5c <__ssprint_r>
  402978:	2800      	cmp	r0, #0
  40297a:	f47e afe5 	bne.w	401948 <_svfprintf_r+0x1a4>
  40297e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402980:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402982:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402984:	1a9a      	subs	r2, r3, r2
  402986:	46c8      	mov	r8, r9
  402988:	e5b8      	b.n	4024fc <_svfprintf_r+0xd58>
  40298a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40298c:	9612      	str	r6, [sp, #72]	; 0x48
  40298e:	2b06      	cmp	r3, #6
  402990:	bf28      	it	cs
  402992:	2306      	movcs	r3, #6
  402994:	960a      	str	r6, [sp, #40]	; 0x28
  402996:	4637      	mov	r7, r6
  402998:	9308      	str	r3, [sp, #32]
  40299a:	950f      	str	r5, [sp, #60]	; 0x3c
  40299c:	f8cd b01c 	str.w	fp, [sp, #28]
  4029a0:	930e      	str	r3, [sp, #56]	; 0x38
  4029a2:	4e74      	ldr	r6, [pc, #464]	; (402b74 <_svfprintf_r+0x13d0>)
  4029a4:	f7ff b816 	b.w	4019d4 <_svfprintf_r+0x230>
  4029a8:	a823      	add	r0, sp, #140	; 0x8c
  4029aa:	a920      	add	r1, sp, #128	; 0x80
  4029ac:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4029ae:	9004      	str	r0, [sp, #16]
  4029b0:	9103      	str	r1, [sp, #12]
  4029b2:	a81f      	add	r0, sp, #124	; 0x7c
  4029b4:	2103      	movs	r1, #3
  4029b6:	9002      	str	r0, [sp, #8]
  4029b8:	9a08      	ldr	r2, [sp, #32]
  4029ba:	9501      	str	r5, [sp, #4]
  4029bc:	463b      	mov	r3, r7
  4029be:	9100      	str	r1, [sp, #0]
  4029c0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029c2:	f000 f9c1 	bl	402d48 <_dtoa_r>
  4029c6:	4606      	mov	r6, r0
  4029c8:	1944      	adds	r4, r0, r5
  4029ca:	e72b      	b.n	402824 <_svfprintf_r+0x1080>
  4029cc:	2306      	movs	r3, #6
  4029ce:	930a      	str	r3, [sp, #40]	; 0x28
  4029d0:	e61d      	b.n	40260e <_svfprintf_r+0xe6a>
  4029d2:	272d      	movs	r7, #45	; 0x2d
  4029d4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4029d8:	f7ff bacd 	b.w	401f76 <_svfprintf_r+0x7d2>
  4029dc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4029de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4029e0:	4413      	add	r3, r2
  4029e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4029e4:	930e      	str	r3, [sp, #56]	; 0x38
  4029e6:	2a00      	cmp	r2, #0
  4029e8:	f340 80b0 	ble.w	402b4c <_svfprintf_r+0x13a8>
  4029ec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4029f0:	9308      	str	r3, [sp, #32]
  4029f2:	2367      	movs	r3, #103	; 0x67
  4029f4:	9311      	str	r3, [sp, #68]	; 0x44
  4029f6:	e671      	b.n	4026dc <_svfprintf_r+0xf38>
  4029f8:	2b00      	cmp	r3, #0
  4029fa:	f340 80c3 	ble.w	402b84 <_svfprintf_r+0x13e0>
  4029fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402a00:	2a00      	cmp	r2, #0
  402a02:	f040 8099 	bne.w	402b38 <_svfprintf_r+0x1394>
  402a06:	f01b 0f01 	tst.w	fp, #1
  402a0a:	f040 8095 	bne.w	402b38 <_svfprintf_r+0x1394>
  402a0e:	9308      	str	r3, [sp, #32]
  402a10:	930e      	str	r3, [sp, #56]	; 0x38
  402a12:	e663      	b.n	4026dc <_svfprintf_r+0xf38>
  402a14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a16:	9308      	str	r3, [sp, #32]
  402a18:	930e      	str	r3, [sp, #56]	; 0x38
  402a1a:	900a      	str	r0, [sp, #40]	; 0x28
  402a1c:	950f      	str	r5, [sp, #60]	; 0x3c
  402a1e:	f8cd b01c 	str.w	fp, [sp, #28]
  402a22:	9012      	str	r0, [sp, #72]	; 0x48
  402a24:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a28:	f7fe bfd4 	b.w	4019d4 <_svfprintf_r+0x230>
  402a2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a2e:	2b47      	cmp	r3, #71	; 0x47
  402a30:	f47f ae20 	bne.w	402674 <_svfprintf_r+0xed0>
  402a34:	f01b 0f01 	tst.w	fp, #1
  402a38:	f47f aeee 	bne.w	402818 <_svfprintf_r+0x1074>
  402a3c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402a3e:	1b9b      	subs	r3, r3, r6
  402a40:	9313      	str	r3, [sp, #76]	; 0x4c
  402a42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402a44:	2b47      	cmp	r3, #71	; 0x47
  402a46:	f43f af18 	beq.w	40287a <_svfprintf_r+0x10d6>
  402a4a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a4c:	9312      	str	r3, [sp, #72]	; 0x48
  402a4e:	e721      	b.n	402894 <_svfprintf_r+0x10f0>
  402a50:	424f      	negs	r7, r1
  402a52:	3110      	adds	r1, #16
  402a54:	4d48      	ldr	r5, [pc, #288]	; (402b78 <_svfprintf_r+0x13d4>)
  402a56:	da2f      	bge.n	402ab8 <_svfprintf_r+0x1314>
  402a58:	2410      	movs	r4, #16
  402a5a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402a5e:	e004      	b.n	402a6a <_svfprintf_r+0x12c6>
  402a60:	f108 0808 	add.w	r8, r8, #8
  402a64:	3f10      	subs	r7, #16
  402a66:	2f10      	cmp	r7, #16
  402a68:	dd26      	ble.n	402ab8 <_svfprintf_r+0x1314>
  402a6a:	3301      	adds	r3, #1
  402a6c:	3210      	adds	r2, #16
  402a6e:	2b07      	cmp	r3, #7
  402a70:	9227      	str	r2, [sp, #156]	; 0x9c
  402a72:	9326      	str	r3, [sp, #152]	; 0x98
  402a74:	f8c8 5000 	str.w	r5, [r8]
  402a78:	f8c8 4004 	str.w	r4, [r8, #4]
  402a7c:	ddf0      	ble.n	402a60 <_svfprintf_r+0x12bc>
  402a7e:	aa25      	add	r2, sp, #148	; 0x94
  402a80:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a82:	4658      	mov	r0, fp
  402a84:	f001 ffea 	bl	404a5c <__ssprint_r>
  402a88:	2800      	cmp	r0, #0
  402a8a:	f47e af5d 	bne.w	401948 <_svfprintf_r+0x1a4>
  402a8e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a90:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a92:	46c8      	mov	r8, r9
  402a94:	e7e6      	b.n	402a64 <_svfprintf_r+0x12c0>
  402a96:	aa25      	add	r2, sp, #148	; 0x94
  402a98:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a9c:	f001 ffde 	bl	404a5c <__ssprint_r>
  402aa0:	2800      	cmp	r0, #0
  402aa2:	f47e af51 	bne.w	401948 <_svfprintf_r+0x1a4>
  402aa6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402aa8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402aaa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402aac:	46c8      	mov	r8, r9
  402aae:	e667      	b.n	402780 <_svfprintf_r+0xfdc>
  402ab0:	2000      	movs	r0, #0
  402ab2:	900a      	str	r0, [sp, #40]	; 0x28
  402ab4:	f7fe bed0 	b.w	401858 <_svfprintf_r+0xb4>
  402ab8:	3301      	adds	r3, #1
  402aba:	443a      	add	r2, r7
  402abc:	2b07      	cmp	r3, #7
  402abe:	e888 00a0 	stmia.w	r8, {r5, r7}
  402ac2:	9227      	str	r2, [sp, #156]	; 0x9c
  402ac4:	9326      	str	r3, [sp, #152]	; 0x98
  402ac6:	f108 0808 	add.w	r8, r8, #8
  402aca:	f77f ae5c 	ble.w	402786 <_svfprintf_r+0xfe2>
  402ace:	aa25      	add	r2, sp, #148	; 0x94
  402ad0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ad2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ad4:	f001 ffc2 	bl	404a5c <__ssprint_r>
  402ad8:	2800      	cmp	r0, #0
  402ada:	f47e af35 	bne.w	401948 <_svfprintf_r+0x1a4>
  402ade:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402ae0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ae2:	46c8      	mov	r8, r9
  402ae4:	e64f      	b.n	402786 <_svfprintf_r+0xfe2>
  402ae6:	3330      	adds	r3, #48	; 0x30
  402ae8:	2230      	movs	r2, #48	; 0x30
  402aea:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402aee:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402af2:	ab22      	add	r3, sp, #136	; 0x88
  402af4:	e70f      	b.n	402916 <_svfprintf_r+0x1172>
  402af6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402af8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402afa:	4413      	add	r3, r2
  402afc:	930e      	str	r3, [sp, #56]	; 0x38
  402afe:	e775      	b.n	4029ec <_svfprintf_r+0x1248>
  402b00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402b02:	e5cb      	b.n	40269c <_svfprintf_r+0xef8>
  402b04:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402b06:	4e1d      	ldr	r6, [pc, #116]	; (402b7c <_svfprintf_r+0x13d8>)
  402b08:	2b00      	cmp	r3, #0
  402b0a:	bfb6      	itet	lt
  402b0c:	272d      	movlt	r7, #45	; 0x2d
  402b0e:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  402b12:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  402b16:	4b1a      	ldr	r3, [pc, #104]	; (402b80 <_svfprintf_r+0x13dc>)
  402b18:	f7ff ba2f 	b.w	401f7a <_svfprintf_r+0x7d6>
  402b1c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402b1e:	9808      	ldr	r0, [sp, #32]
  402b20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402b22:	4639      	mov	r1, r7
  402b24:	f003 f82e 	bl	405b84 <__aeabi_dcmpeq>
  402b28:	2800      	cmp	r0, #0
  402b2a:	f47f ae7f 	bne.w	40282c <_svfprintf_r+0x1088>
  402b2e:	f1c5 0501 	rsb	r5, r5, #1
  402b32:	951f      	str	r5, [sp, #124]	; 0x7c
  402b34:	442c      	add	r4, r5
  402b36:	e59e      	b.n	402676 <_svfprintf_r+0xed2>
  402b38:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b3a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402b3c:	4413      	add	r3, r2
  402b3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402b40:	441a      	add	r2, r3
  402b42:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402b46:	920e      	str	r2, [sp, #56]	; 0x38
  402b48:	9308      	str	r3, [sp, #32]
  402b4a:	e5c7      	b.n	4026dc <_svfprintf_r+0xf38>
  402b4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402b50:	f1c3 0301 	rsb	r3, r3, #1
  402b54:	441a      	add	r2, r3
  402b56:	4613      	mov	r3, r2
  402b58:	e7d0      	b.n	402afc <_svfprintf_r+0x1358>
  402b5a:	f01b 0301 	ands.w	r3, fp, #1
  402b5e:	9312      	str	r3, [sp, #72]	; 0x48
  402b60:	f47f aee2 	bne.w	402928 <_svfprintf_r+0x1184>
  402b64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402b66:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402b6a:	9308      	str	r3, [sp, #32]
  402b6c:	e5b6      	b.n	4026dc <_svfprintf_r+0xf38>
  402b6e:	bf00      	nop
  402b70:	66666667 	.word	0x66666667
  402b74:	00406734 	.word	0x00406734
  402b78:	00406750 	.word	0x00406750
  402b7c:	00406708 	.word	0x00406708
  402b80:	00406704 	.word	0x00406704
  402b84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b86:	b913      	cbnz	r3, 402b8e <_svfprintf_r+0x13ea>
  402b88:	f01b 0f01 	tst.w	fp, #1
  402b8c:	d002      	beq.n	402b94 <_svfprintf_r+0x13f0>
  402b8e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402b90:	3301      	adds	r3, #1
  402b92:	e7d4      	b.n	402b3e <_svfprintf_r+0x139a>
  402b94:	2301      	movs	r3, #1
  402b96:	e73a      	b.n	402a0e <_svfprintf_r+0x126a>
  402b98:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b9a:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402b9e:	6828      	ldr	r0, [r5, #0]
  402ba0:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402ba4:	900a      	str	r0, [sp, #40]	; 0x28
  402ba6:	4628      	mov	r0, r5
  402ba8:	3004      	adds	r0, #4
  402baa:	46a2      	mov	sl, r4
  402bac:	900f      	str	r0, [sp, #60]	; 0x3c
  402bae:	f7fe be51 	b.w	401854 <_svfprintf_r+0xb0>
  402bb2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402bb6:	f7ff b867 	b.w	401c88 <_svfprintf_r+0x4e4>
  402bba:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402bbe:	f7ff ba15 	b.w	401fec <_svfprintf_r+0x848>
  402bc2:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402bc6:	e6a6      	b.n	402916 <_svfprintf_r+0x1172>
  402bc8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402bcc:	f7ff b8eb 	b.w	401da6 <_svfprintf_r+0x602>
  402bd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402bd2:	230c      	movs	r3, #12
  402bd4:	6013      	str	r3, [r2, #0]
  402bd6:	f04f 33ff 	mov.w	r3, #4294967295
  402bda:	9309      	str	r3, [sp, #36]	; 0x24
  402bdc:	f7fe bebd 	b.w	40195a <_svfprintf_r+0x1b6>
  402be0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402be4:	f7ff b99a 	b.w	401f1c <_svfprintf_r+0x778>
  402be8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402bec:	f7ff b976 	b.w	401edc <_svfprintf_r+0x738>
  402bf0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402bf4:	f7ff b959 	b.w	401eaa <_svfprintf_r+0x706>
  402bf8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402bfc:	f7ff b912 	b.w	401e24 <_svfprintf_r+0x680>

00402c00 <register_fini>:
  402c00:	4b02      	ldr	r3, [pc, #8]	; (402c0c <register_fini+0xc>)
  402c02:	b113      	cbz	r3, 402c0a <register_fini+0xa>
  402c04:	4802      	ldr	r0, [pc, #8]	; (402c10 <register_fini+0x10>)
  402c06:	f000 b805 	b.w	402c14 <atexit>
  402c0a:	4770      	bx	lr
  402c0c:	00000000 	.word	0x00000000
  402c10:	00403b9d 	.word	0x00403b9d

00402c14 <atexit>:
  402c14:	2300      	movs	r3, #0
  402c16:	4601      	mov	r1, r0
  402c18:	461a      	mov	r2, r3
  402c1a:	4618      	mov	r0, r3
  402c1c:	f001 bf9c 	b.w	404b58 <__register_exitproc>

00402c20 <quorem>:
  402c20:	6902      	ldr	r2, [r0, #16]
  402c22:	690b      	ldr	r3, [r1, #16]
  402c24:	4293      	cmp	r3, r2
  402c26:	f300 808d 	bgt.w	402d44 <quorem+0x124>
  402c2a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c2e:	f103 38ff 	add.w	r8, r3, #4294967295
  402c32:	f101 0714 	add.w	r7, r1, #20
  402c36:	f100 0b14 	add.w	fp, r0, #20
  402c3a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  402c3e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  402c42:	ea4f 0488 	mov.w	r4, r8, lsl #2
  402c46:	b083      	sub	sp, #12
  402c48:	3201      	adds	r2, #1
  402c4a:	fbb3 f9f2 	udiv	r9, r3, r2
  402c4e:	eb0b 0304 	add.w	r3, fp, r4
  402c52:	9400      	str	r4, [sp, #0]
  402c54:	eb07 0a04 	add.w	sl, r7, r4
  402c58:	9301      	str	r3, [sp, #4]
  402c5a:	f1b9 0f00 	cmp.w	r9, #0
  402c5e:	d039      	beq.n	402cd4 <quorem+0xb4>
  402c60:	2500      	movs	r5, #0
  402c62:	462e      	mov	r6, r5
  402c64:	46bc      	mov	ip, r7
  402c66:	46de      	mov	lr, fp
  402c68:	f85c 4b04 	ldr.w	r4, [ip], #4
  402c6c:	f8de 3000 	ldr.w	r3, [lr]
  402c70:	b2a2      	uxth	r2, r4
  402c72:	fb09 5502 	mla	r5, r9, r2, r5
  402c76:	0c22      	lsrs	r2, r4, #16
  402c78:	0c2c      	lsrs	r4, r5, #16
  402c7a:	fb09 4202 	mla	r2, r9, r2, r4
  402c7e:	b2ad      	uxth	r5, r5
  402c80:	1b75      	subs	r5, r6, r5
  402c82:	b296      	uxth	r6, r2
  402c84:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  402c88:	fa15 f383 	uxtah	r3, r5, r3
  402c8c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  402c90:	b29b      	uxth	r3, r3
  402c92:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  402c96:	45e2      	cmp	sl, ip
  402c98:	ea4f 4512 	mov.w	r5, r2, lsr #16
  402c9c:	f84e 3b04 	str.w	r3, [lr], #4
  402ca0:	ea4f 4626 	mov.w	r6, r6, asr #16
  402ca4:	d2e0      	bcs.n	402c68 <quorem+0x48>
  402ca6:	9b00      	ldr	r3, [sp, #0]
  402ca8:	f85b 3003 	ldr.w	r3, [fp, r3]
  402cac:	b993      	cbnz	r3, 402cd4 <quorem+0xb4>
  402cae:	9c01      	ldr	r4, [sp, #4]
  402cb0:	1f23      	subs	r3, r4, #4
  402cb2:	459b      	cmp	fp, r3
  402cb4:	d20c      	bcs.n	402cd0 <quorem+0xb0>
  402cb6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  402cba:	b94b      	cbnz	r3, 402cd0 <quorem+0xb0>
  402cbc:	f1a4 0308 	sub.w	r3, r4, #8
  402cc0:	e002      	b.n	402cc8 <quorem+0xa8>
  402cc2:	681a      	ldr	r2, [r3, #0]
  402cc4:	3b04      	subs	r3, #4
  402cc6:	b91a      	cbnz	r2, 402cd0 <quorem+0xb0>
  402cc8:	459b      	cmp	fp, r3
  402cca:	f108 38ff 	add.w	r8, r8, #4294967295
  402cce:	d3f8      	bcc.n	402cc2 <quorem+0xa2>
  402cd0:	f8c0 8010 	str.w	r8, [r0, #16]
  402cd4:	4604      	mov	r4, r0
  402cd6:	f001 fd37 	bl	404748 <__mcmp>
  402cda:	2800      	cmp	r0, #0
  402cdc:	db2e      	blt.n	402d3c <quorem+0x11c>
  402cde:	f109 0901 	add.w	r9, r9, #1
  402ce2:	465d      	mov	r5, fp
  402ce4:	2300      	movs	r3, #0
  402ce6:	f857 1b04 	ldr.w	r1, [r7], #4
  402cea:	6828      	ldr	r0, [r5, #0]
  402cec:	b28a      	uxth	r2, r1
  402cee:	1a9a      	subs	r2, r3, r2
  402cf0:	0c0b      	lsrs	r3, r1, #16
  402cf2:	fa12 f280 	uxtah	r2, r2, r0
  402cf6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  402cfa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  402cfe:	b292      	uxth	r2, r2
  402d00:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  402d04:	45ba      	cmp	sl, r7
  402d06:	f845 2b04 	str.w	r2, [r5], #4
  402d0a:	ea4f 4323 	mov.w	r3, r3, asr #16
  402d0e:	d2ea      	bcs.n	402ce6 <quorem+0xc6>
  402d10:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  402d14:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  402d18:	b982      	cbnz	r2, 402d3c <quorem+0x11c>
  402d1a:	1f1a      	subs	r2, r3, #4
  402d1c:	4593      	cmp	fp, r2
  402d1e:	d20b      	bcs.n	402d38 <quorem+0x118>
  402d20:	f853 2c04 	ldr.w	r2, [r3, #-4]
  402d24:	b942      	cbnz	r2, 402d38 <quorem+0x118>
  402d26:	3b08      	subs	r3, #8
  402d28:	e002      	b.n	402d30 <quorem+0x110>
  402d2a:	681a      	ldr	r2, [r3, #0]
  402d2c:	3b04      	subs	r3, #4
  402d2e:	b91a      	cbnz	r2, 402d38 <quorem+0x118>
  402d30:	459b      	cmp	fp, r3
  402d32:	f108 38ff 	add.w	r8, r8, #4294967295
  402d36:	d3f8      	bcc.n	402d2a <quorem+0x10a>
  402d38:	f8c4 8010 	str.w	r8, [r4, #16]
  402d3c:	4648      	mov	r0, r9
  402d3e:	b003      	add	sp, #12
  402d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d44:	2000      	movs	r0, #0
  402d46:	4770      	bx	lr

00402d48 <_dtoa_r>:
  402d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d4c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402d4e:	b09b      	sub	sp, #108	; 0x6c
  402d50:	4604      	mov	r4, r0
  402d52:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  402d54:	4692      	mov	sl, r2
  402d56:	469b      	mov	fp, r3
  402d58:	b141      	cbz	r1, 402d6c <_dtoa_r+0x24>
  402d5a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402d5c:	604a      	str	r2, [r1, #4]
  402d5e:	2301      	movs	r3, #1
  402d60:	4093      	lsls	r3, r2
  402d62:	608b      	str	r3, [r1, #8]
  402d64:	f001 fb18 	bl	404398 <_Bfree>
  402d68:	2300      	movs	r3, #0
  402d6a:	6423      	str	r3, [r4, #64]	; 0x40
  402d6c:	f1bb 0f00 	cmp.w	fp, #0
  402d70:	465d      	mov	r5, fp
  402d72:	db35      	blt.n	402de0 <_dtoa_r+0x98>
  402d74:	2300      	movs	r3, #0
  402d76:	6033      	str	r3, [r6, #0]
  402d78:	4b9d      	ldr	r3, [pc, #628]	; (402ff0 <_dtoa_r+0x2a8>)
  402d7a:	43ab      	bics	r3, r5
  402d7c:	d015      	beq.n	402daa <_dtoa_r+0x62>
  402d7e:	4650      	mov	r0, sl
  402d80:	4659      	mov	r1, fp
  402d82:	2200      	movs	r2, #0
  402d84:	2300      	movs	r3, #0
  402d86:	f002 fefd 	bl	405b84 <__aeabi_dcmpeq>
  402d8a:	4680      	mov	r8, r0
  402d8c:	2800      	cmp	r0, #0
  402d8e:	d02d      	beq.n	402dec <_dtoa_r+0xa4>
  402d90:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402d92:	2301      	movs	r3, #1
  402d94:	6013      	str	r3, [r2, #0]
  402d96:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402d98:	2b00      	cmp	r3, #0
  402d9a:	f000 80bd 	beq.w	402f18 <_dtoa_r+0x1d0>
  402d9e:	4895      	ldr	r0, [pc, #596]	; (402ff4 <_dtoa_r+0x2ac>)
  402da0:	6018      	str	r0, [r3, #0]
  402da2:	3801      	subs	r0, #1
  402da4:	b01b      	add	sp, #108	; 0x6c
  402da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402daa:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402dac:	f242 730f 	movw	r3, #9999	; 0x270f
  402db0:	6013      	str	r3, [r2, #0]
  402db2:	f1ba 0f00 	cmp.w	sl, #0
  402db6:	d10d      	bne.n	402dd4 <_dtoa_r+0x8c>
  402db8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  402dbc:	b955      	cbnz	r5, 402dd4 <_dtoa_r+0x8c>
  402dbe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402dc0:	488d      	ldr	r0, [pc, #564]	; (402ff8 <_dtoa_r+0x2b0>)
  402dc2:	2b00      	cmp	r3, #0
  402dc4:	d0ee      	beq.n	402da4 <_dtoa_r+0x5c>
  402dc6:	f100 0308 	add.w	r3, r0, #8
  402dca:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  402dcc:	6013      	str	r3, [r2, #0]
  402dce:	b01b      	add	sp, #108	; 0x6c
  402dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dd4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402dd6:	4889      	ldr	r0, [pc, #548]	; (402ffc <_dtoa_r+0x2b4>)
  402dd8:	2b00      	cmp	r3, #0
  402dda:	d0e3      	beq.n	402da4 <_dtoa_r+0x5c>
  402ddc:	1cc3      	adds	r3, r0, #3
  402dde:	e7f4      	b.n	402dca <_dtoa_r+0x82>
  402de0:	2301      	movs	r3, #1
  402de2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  402de6:	6033      	str	r3, [r6, #0]
  402de8:	46ab      	mov	fp, r5
  402dea:	e7c5      	b.n	402d78 <_dtoa_r+0x30>
  402dec:	aa18      	add	r2, sp, #96	; 0x60
  402dee:	ab19      	add	r3, sp, #100	; 0x64
  402df0:	9201      	str	r2, [sp, #4]
  402df2:	9300      	str	r3, [sp, #0]
  402df4:	4652      	mov	r2, sl
  402df6:	465b      	mov	r3, fp
  402df8:	4620      	mov	r0, r4
  402dfa:	f001 fd45 	bl	404888 <__d2b>
  402dfe:	0d2b      	lsrs	r3, r5, #20
  402e00:	4681      	mov	r9, r0
  402e02:	d071      	beq.n	402ee8 <_dtoa_r+0x1a0>
  402e04:	f3cb 0213 	ubfx	r2, fp, #0, #20
  402e08:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  402e0c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402e0e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  402e12:	4650      	mov	r0, sl
  402e14:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  402e18:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  402e1c:	2200      	movs	r2, #0
  402e1e:	4b78      	ldr	r3, [pc, #480]	; (403000 <_dtoa_r+0x2b8>)
  402e20:	f002 fa94 	bl	40534c <__aeabi_dsub>
  402e24:	a36c      	add	r3, pc, #432	; (adr r3, 402fd8 <_dtoa_r+0x290>)
  402e26:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e2a:	f002 fc43 	bl	4056b4 <__aeabi_dmul>
  402e2e:	a36c      	add	r3, pc, #432	; (adr r3, 402fe0 <_dtoa_r+0x298>)
  402e30:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e34:	f002 fa8c 	bl	405350 <__adddf3>
  402e38:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402e3c:	4630      	mov	r0, r6
  402e3e:	f002 fbd3 	bl	4055e8 <__aeabi_i2d>
  402e42:	a369      	add	r3, pc, #420	; (adr r3, 402fe8 <_dtoa_r+0x2a0>)
  402e44:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e48:	f002 fc34 	bl	4056b4 <__aeabi_dmul>
  402e4c:	4602      	mov	r2, r0
  402e4e:	460b      	mov	r3, r1
  402e50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402e54:	f002 fa7c 	bl	405350 <__adddf3>
  402e58:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402e5c:	f002 feda 	bl	405c14 <__aeabi_d2iz>
  402e60:	2200      	movs	r2, #0
  402e62:	9002      	str	r0, [sp, #8]
  402e64:	2300      	movs	r3, #0
  402e66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402e6a:	f002 fe95 	bl	405b98 <__aeabi_dcmplt>
  402e6e:	2800      	cmp	r0, #0
  402e70:	f040 8173 	bne.w	40315a <_dtoa_r+0x412>
  402e74:	9d02      	ldr	r5, [sp, #8]
  402e76:	2d16      	cmp	r5, #22
  402e78:	f200 815d 	bhi.w	403136 <_dtoa_r+0x3ee>
  402e7c:	4b61      	ldr	r3, [pc, #388]	; (403004 <_dtoa_r+0x2bc>)
  402e7e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  402e82:	e9d3 0100 	ldrd	r0, r1, [r3]
  402e86:	4652      	mov	r2, sl
  402e88:	465b      	mov	r3, fp
  402e8a:	f002 fea3 	bl	405bd4 <__aeabi_dcmpgt>
  402e8e:	2800      	cmp	r0, #0
  402e90:	f000 81c5 	beq.w	40321e <_dtoa_r+0x4d6>
  402e94:	1e6b      	subs	r3, r5, #1
  402e96:	9302      	str	r3, [sp, #8]
  402e98:	2300      	movs	r3, #0
  402e9a:	930e      	str	r3, [sp, #56]	; 0x38
  402e9c:	1bbf      	subs	r7, r7, r6
  402e9e:	1e7b      	subs	r3, r7, #1
  402ea0:	9306      	str	r3, [sp, #24]
  402ea2:	f100 8154 	bmi.w	40314e <_dtoa_r+0x406>
  402ea6:	2300      	movs	r3, #0
  402ea8:	9308      	str	r3, [sp, #32]
  402eaa:	9b02      	ldr	r3, [sp, #8]
  402eac:	2b00      	cmp	r3, #0
  402eae:	f2c0 8145 	blt.w	40313c <_dtoa_r+0x3f4>
  402eb2:	9a06      	ldr	r2, [sp, #24]
  402eb4:	930d      	str	r3, [sp, #52]	; 0x34
  402eb6:	4611      	mov	r1, r2
  402eb8:	4419      	add	r1, r3
  402eba:	2300      	movs	r3, #0
  402ebc:	9106      	str	r1, [sp, #24]
  402ebe:	930c      	str	r3, [sp, #48]	; 0x30
  402ec0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ec2:	2b09      	cmp	r3, #9
  402ec4:	d82a      	bhi.n	402f1c <_dtoa_r+0x1d4>
  402ec6:	2b05      	cmp	r3, #5
  402ec8:	f340 865b 	ble.w	403b82 <_dtoa_r+0xe3a>
  402ecc:	3b04      	subs	r3, #4
  402ece:	9324      	str	r3, [sp, #144]	; 0x90
  402ed0:	2500      	movs	r5, #0
  402ed2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ed4:	3b02      	subs	r3, #2
  402ed6:	2b03      	cmp	r3, #3
  402ed8:	f200 8642 	bhi.w	403b60 <_dtoa_r+0xe18>
  402edc:	e8df f013 	tbh	[pc, r3, lsl #1]
  402ee0:	02c903d4 	.word	0x02c903d4
  402ee4:	046103df 	.word	0x046103df
  402ee8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402eea:	9e19      	ldr	r6, [sp, #100]	; 0x64
  402eec:	443e      	add	r6, r7
  402eee:	f206 4332 	addw	r3, r6, #1074	; 0x432
  402ef2:	2b20      	cmp	r3, #32
  402ef4:	f340 818e 	ble.w	403214 <_dtoa_r+0x4cc>
  402ef8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  402efc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  402f00:	409d      	lsls	r5, r3
  402f02:	fa2a f000 	lsr.w	r0, sl, r0
  402f06:	4328      	orrs	r0, r5
  402f08:	f002 fb5e 	bl	4055c8 <__aeabi_ui2d>
  402f0c:	2301      	movs	r3, #1
  402f0e:	3e01      	subs	r6, #1
  402f10:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  402f14:	9314      	str	r3, [sp, #80]	; 0x50
  402f16:	e781      	b.n	402e1c <_dtoa_r+0xd4>
  402f18:	483b      	ldr	r0, [pc, #236]	; (403008 <_dtoa_r+0x2c0>)
  402f1a:	e743      	b.n	402da4 <_dtoa_r+0x5c>
  402f1c:	2100      	movs	r1, #0
  402f1e:	6461      	str	r1, [r4, #68]	; 0x44
  402f20:	4620      	mov	r0, r4
  402f22:	9125      	str	r1, [sp, #148]	; 0x94
  402f24:	f001 fa12 	bl	40434c <_Balloc>
  402f28:	f04f 33ff 	mov.w	r3, #4294967295
  402f2c:	930a      	str	r3, [sp, #40]	; 0x28
  402f2e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402f30:	930f      	str	r3, [sp, #60]	; 0x3c
  402f32:	2301      	movs	r3, #1
  402f34:	9004      	str	r0, [sp, #16]
  402f36:	6420      	str	r0, [r4, #64]	; 0x40
  402f38:	9224      	str	r2, [sp, #144]	; 0x90
  402f3a:	930b      	str	r3, [sp, #44]	; 0x2c
  402f3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402f3e:	2b00      	cmp	r3, #0
  402f40:	f2c0 80d9 	blt.w	4030f6 <_dtoa_r+0x3ae>
  402f44:	9a02      	ldr	r2, [sp, #8]
  402f46:	2a0e      	cmp	r2, #14
  402f48:	f300 80d5 	bgt.w	4030f6 <_dtoa_r+0x3ae>
  402f4c:	4b2d      	ldr	r3, [pc, #180]	; (403004 <_dtoa_r+0x2bc>)
  402f4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402f52:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f56:	e9cd 2308 	strd	r2, r3, [sp, #32]
  402f5a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402f5c:	2b00      	cmp	r3, #0
  402f5e:	f2c0 83ba 	blt.w	4036d6 <_dtoa_r+0x98e>
  402f62:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  402f66:	4650      	mov	r0, sl
  402f68:	462a      	mov	r2, r5
  402f6a:	4633      	mov	r3, r6
  402f6c:	4659      	mov	r1, fp
  402f6e:	f002 fccb 	bl	405908 <__aeabi_ddiv>
  402f72:	f002 fe4f 	bl	405c14 <__aeabi_d2iz>
  402f76:	4680      	mov	r8, r0
  402f78:	f002 fb36 	bl	4055e8 <__aeabi_i2d>
  402f7c:	462a      	mov	r2, r5
  402f7e:	4633      	mov	r3, r6
  402f80:	f002 fb98 	bl	4056b4 <__aeabi_dmul>
  402f84:	460b      	mov	r3, r1
  402f86:	4602      	mov	r2, r0
  402f88:	4659      	mov	r1, fp
  402f8a:	4650      	mov	r0, sl
  402f8c:	f002 f9de 	bl	40534c <__aeabi_dsub>
  402f90:	9d04      	ldr	r5, [sp, #16]
  402f92:	f108 0330 	add.w	r3, r8, #48	; 0x30
  402f96:	702b      	strb	r3, [r5, #0]
  402f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f9a:	2b01      	cmp	r3, #1
  402f9c:	4606      	mov	r6, r0
  402f9e:	460f      	mov	r7, r1
  402fa0:	f105 0501 	add.w	r5, r5, #1
  402fa4:	d068      	beq.n	403078 <_dtoa_r+0x330>
  402fa6:	2200      	movs	r2, #0
  402fa8:	4b18      	ldr	r3, [pc, #96]	; (40300c <_dtoa_r+0x2c4>)
  402faa:	f002 fb83 	bl	4056b4 <__aeabi_dmul>
  402fae:	2200      	movs	r2, #0
  402fb0:	2300      	movs	r3, #0
  402fb2:	4606      	mov	r6, r0
  402fb4:	460f      	mov	r7, r1
  402fb6:	f002 fde5 	bl	405b84 <__aeabi_dcmpeq>
  402fba:	2800      	cmp	r0, #0
  402fbc:	f040 8088 	bne.w	4030d0 <_dtoa_r+0x388>
  402fc0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  402fc4:	f04f 0a00 	mov.w	sl, #0
  402fc8:	f8df b040 	ldr.w	fp, [pc, #64]	; 40300c <_dtoa_r+0x2c4>
  402fcc:	940c      	str	r4, [sp, #48]	; 0x30
  402fce:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  402fd2:	e028      	b.n	403026 <_dtoa_r+0x2de>
  402fd4:	f3af 8000 	nop.w
  402fd8:	636f4361 	.word	0x636f4361
  402fdc:	3fd287a7 	.word	0x3fd287a7
  402fe0:	8b60c8b3 	.word	0x8b60c8b3
  402fe4:	3fc68a28 	.word	0x3fc68a28
  402fe8:	509f79fb 	.word	0x509f79fb
  402fec:	3fd34413 	.word	0x3fd34413
  402ff0:	7ff00000 	.word	0x7ff00000
  402ff4:	0040673d 	.word	0x0040673d
  402ff8:	00406760 	.word	0x00406760
  402ffc:	0040676c 	.word	0x0040676c
  403000:	3ff80000 	.word	0x3ff80000
  403004:	00406798 	.word	0x00406798
  403008:	0040673c 	.word	0x0040673c
  40300c:	40240000 	.word	0x40240000
  403010:	f002 fb50 	bl	4056b4 <__aeabi_dmul>
  403014:	2200      	movs	r2, #0
  403016:	2300      	movs	r3, #0
  403018:	4606      	mov	r6, r0
  40301a:	460f      	mov	r7, r1
  40301c:	f002 fdb2 	bl	405b84 <__aeabi_dcmpeq>
  403020:	2800      	cmp	r0, #0
  403022:	f040 83c1 	bne.w	4037a8 <_dtoa_r+0xa60>
  403026:	4642      	mov	r2, r8
  403028:	464b      	mov	r3, r9
  40302a:	4630      	mov	r0, r6
  40302c:	4639      	mov	r1, r7
  40302e:	f002 fc6b 	bl	405908 <__aeabi_ddiv>
  403032:	f002 fdef 	bl	405c14 <__aeabi_d2iz>
  403036:	4604      	mov	r4, r0
  403038:	f002 fad6 	bl	4055e8 <__aeabi_i2d>
  40303c:	4642      	mov	r2, r8
  40303e:	464b      	mov	r3, r9
  403040:	f002 fb38 	bl	4056b4 <__aeabi_dmul>
  403044:	4602      	mov	r2, r0
  403046:	460b      	mov	r3, r1
  403048:	4630      	mov	r0, r6
  40304a:	4639      	mov	r1, r7
  40304c:	f002 f97e 	bl	40534c <__aeabi_dsub>
  403050:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403054:	9e04      	ldr	r6, [sp, #16]
  403056:	f805 eb01 	strb.w	lr, [r5], #1
  40305a:	eba5 0e06 	sub.w	lr, r5, r6
  40305e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403060:	45b6      	cmp	lr, r6
  403062:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403066:	4652      	mov	r2, sl
  403068:	465b      	mov	r3, fp
  40306a:	d1d1      	bne.n	403010 <_dtoa_r+0x2c8>
  40306c:	46a0      	mov	r8, r4
  40306e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403072:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403074:	4606      	mov	r6, r0
  403076:	460f      	mov	r7, r1
  403078:	4632      	mov	r2, r6
  40307a:	463b      	mov	r3, r7
  40307c:	4630      	mov	r0, r6
  40307e:	4639      	mov	r1, r7
  403080:	f002 f966 	bl	405350 <__adddf3>
  403084:	4606      	mov	r6, r0
  403086:	460f      	mov	r7, r1
  403088:	4602      	mov	r2, r0
  40308a:	460b      	mov	r3, r1
  40308c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403090:	f002 fd82 	bl	405b98 <__aeabi_dcmplt>
  403094:	b948      	cbnz	r0, 4030aa <_dtoa_r+0x362>
  403096:	4632      	mov	r2, r6
  403098:	463b      	mov	r3, r7
  40309a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40309e:	f002 fd71 	bl	405b84 <__aeabi_dcmpeq>
  4030a2:	b1a8      	cbz	r0, 4030d0 <_dtoa_r+0x388>
  4030a4:	f018 0f01 	tst.w	r8, #1
  4030a8:	d012      	beq.n	4030d0 <_dtoa_r+0x388>
  4030aa:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4030ae:	9a04      	ldr	r2, [sp, #16]
  4030b0:	1e6b      	subs	r3, r5, #1
  4030b2:	e004      	b.n	4030be <_dtoa_r+0x376>
  4030b4:	429a      	cmp	r2, r3
  4030b6:	f000 8401 	beq.w	4038bc <_dtoa_r+0xb74>
  4030ba:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4030be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4030c2:	f103 0501 	add.w	r5, r3, #1
  4030c6:	d0f5      	beq.n	4030b4 <_dtoa_r+0x36c>
  4030c8:	f108 0801 	add.w	r8, r8, #1
  4030cc:	f883 8000 	strb.w	r8, [r3]
  4030d0:	4649      	mov	r1, r9
  4030d2:	4620      	mov	r0, r4
  4030d4:	f001 f960 	bl	404398 <_Bfree>
  4030d8:	2200      	movs	r2, #0
  4030da:	9b02      	ldr	r3, [sp, #8]
  4030dc:	702a      	strb	r2, [r5, #0]
  4030de:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4030e0:	3301      	adds	r3, #1
  4030e2:	6013      	str	r3, [r2, #0]
  4030e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4030e6:	2b00      	cmp	r3, #0
  4030e8:	f000 839e 	beq.w	403828 <_dtoa_r+0xae0>
  4030ec:	9804      	ldr	r0, [sp, #16]
  4030ee:	601d      	str	r5, [r3, #0]
  4030f0:	b01b      	add	sp, #108	; 0x6c
  4030f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4030f8:	2a00      	cmp	r2, #0
  4030fa:	d03e      	beq.n	40317a <_dtoa_r+0x432>
  4030fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4030fe:	2a01      	cmp	r2, #1
  403100:	f340 8311 	ble.w	403726 <_dtoa_r+0x9de>
  403104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403106:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403108:	1e5f      	subs	r7, r3, #1
  40310a:	42ba      	cmp	r2, r7
  40310c:	f2c0 838f 	blt.w	40382e <_dtoa_r+0xae6>
  403110:	1bd7      	subs	r7, r2, r7
  403112:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403114:	2b00      	cmp	r3, #0
  403116:	f2c0 848b 	blt.w	403a30 <_dtoa_r+0xce8>
  40311a:	9d08      	ldr	r5, [sp, #32]
  40311c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40311e:	9a08      	ldr	r2, [sp, #32]
  403120:	441a      	add	r2, r3
  403122:	9208      	str	r2, [sp, #32]
  403124:	9a06      	ldr	r2, [sp, #24]
  403126:	2101      	movs	r1, #1
  403128:	441a      	add	r2, r3
  40312a:	4620      	mov	r0, r4
  40312c:	9206      	str	r2, [sp, #24]
  40312e:	f001 f9cd 	bl	4044cc <__i2b>
  403132:	4606      	mov	r6, r0
  403134:	e024      	b.n	403180 <_dtoa_r+0x438>
  403136:	2301      	movs	r3, #1
  403138:	930e      	str	r3, [sp, #56]	; 0x38
  40313a:	e6af      	b.n	402e9c <_dtoa_r+0x154>
  40313c:	9a08      	ldr	r2, [sp, #32]
  40313e:	9b02      	ldr	r3, [sp, #8]
  403140:	1ad2      	subs	r2, r2, r3
  403142:	425b      	negs	r3, r3
  403144:	930c      	str	r3, [sp, #48]	; 0x30
  403146:	2300      	movs	r3, #0
  403148:	9208      	str	r2, [sp, #32]
  40314a:	930d      	str	r3, [sp, #52]	; 0x34
  40314c:	e6b8      	b.n	402ec0 <_dtoa_r+0x178>
  40314e:	f1c7 0301 	rsb	r3, r7, #1
  403152:	9308      	str	r3, [sp, #32]
  403154:	2300      	movs	r3, #0
  403156:	9306      	str	r3, [sp, #24]
  403158:	e6a7      	b.n	402eaa <_dtoa_r+0x162>
  40315a:	9d02      	ldr	r5, [sp, #8]
  40315c:	4628      	mov	r0, r5
  40315e:	f002 fa43 	bl	4055e8 <__aeabi_i2d>
  403162:	4602      	mov	r2, r0
  403164:	460b      	mov	r3, r1
  403166:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40316a:	f002 fd0b 	bl	405b84 <__aeabi_dcmpeq>
  40316e:	2800      	cmp	r0, #0
  403170:	f47f ae80 	bne.w	402e74 <_dtoa_r+0x12c>
  403174:	1e6b      	subs	r3, r5, #1
  403176:	9302      	str	r3, [sp, #8]
  403178:	e67c      	b.n	402e74 <_dtoa_r+0x12c>
  40317a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40317c:	9d08      	ldr	r5, [sp, #32]
  40317e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403180:	2d00      	cmp	r5, #0
  403182:	dd0c      	ble.n	40319e <_dtoa_r+0x456>
  403184:	9906      	ldr	r1, [sp, #24]
  403186:	2900      	cmp	r1, #0
  403188:	460b      	mov	r3, r1
  40318a:	dd08      	ble.n	40319e <_dtoa_r+0x456>
  40318c:	42a9      	cmp	r1, r5
  40318e:	9a08      	ldr	r2, [sp, #32]
  403190:	bfa8      	it	ge
  403192:	462b      	movge	r3, r5
  403194:	1ad2      	subs	r2, r2, r3
  403196:	1aed      	subs	r5, r5, r3
  403198:	1acb      	subs	r3, r1, r3
  40319a:	9208      	str	r2, [sp, #32]
  40319c:	9306      	str	r3, [sp, #24]
  40319e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4031a0:	b1d3      	cbz	r3, 4031d8 <_dtoa_r+0x490>
  4031a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4031a4:	2b00      	cmp	r3, #0
  4031a6:	f000 82b7 	beq.w	403718 <_dtoa_r+0x9d0>
  4031aa:	2f00      	cmp	r7, #0
  4031ac:	dd10      	ble.n	4031d0 <_dtoa_r+0x488>
  4031ae:	4631      	mov	r1, r6
  4031b0:	463a      	mov	r2, r7
  4031b2:	4620      	mov	r0, r4
  4031b4:	f001 fa26 	bl	404604 <__pow5mult>
  4031b8:	464a      	mov	r2, r9
  4031ba:	4601      	mov	r1, r0
  4031bc:	4606      	mov	r6, r0
  4031be:	4620      	mov	r0, r4
  4031c0:	f001 f98e 	bl	4044e0 <__multiply>
  4031c4:	4649      	mov	r1, r9
  4031c6:	4680      	mov	r8, r0
  4031c8:	4620      	mov	r0, r4
  4031ca:	f001 f8e5 	bl	404398 <_Bfree>
  4031ce:	46c1      	mov	r9, r8
  4031d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4031d2:	1bda      	subs	r2, r3, r7
  4031d4:	f040 82a1 	bne.w	40371a <_dtoa_r+0x9d2>
  4031d8:	2101      	movs	r1, #1
  4031da:	4620      	mov	r0, r4
  4031dc:	f001 f976 	bl	4044cc <__i2b>
  4031e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4031e2:	2b00      	cmp	r3, #0
  4031e4:	4680      	mov	r8, r0
  4031e6:	dd1c      	ble.n	403222 <_dtoa_r+0x4da>
  4031e8:	4601      	mov	r1, r0
  4031ea:	461a      	mov	r2, r3
  4031ec:	4620      	mov	r0, r4
  4031ee:	f001 fa09 	bl	404604 <__pow5mult>
  4031f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4031f4:	2b01      	cmp	r3, #1
  4031f6:	4680      	mov	r8, r0
  4031f8:	f340 8254 	ble.w	4036a4 <_dtoa_r+0x95c>
  4031fc:	2300      	movs	r3, #0
  4031fe:	930c      	str	r3, [sp, #48]	; 0x30
  403200:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403204:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403208:	6918      	ldr	r0, [r3, #16]
  40320a:	f001 f90f 	bl	40442c <__hi0bits>
  40320e:	f1c0 0020 	rsb	r0, r0, #32
  403212:	e010      	b.n	403236 <_dtoa_r+0x4ee>
  403214:	f1c3 0520 	rsb	r5, r3, #32
  403218:	fa0a f005 	lsl.w	r0, sl, r5
  40321c:	e674      	b.n	402f08 <_dtoa_r+0x1c0>
  40321e:	900e      	str	r0, [sp, #56]	; 0x38
  403220:	e63c      	b.n	402e9c <_dtoa_r+0x154>
  403222:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403224:	2b01      	cmp	r3, #1
  403226:	f340 8287 	ble.w	403738 <_dtoa_r+0x9f0>
  40322a:	2300      	movs	r3, #0
  40322c:	930c      	str	r3, [sp, #48]	; 0x30
  40322e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403230:	2001      	movs	r0, #1
  403232:	2b00      	cmp	r3, #0
  403234:	d1e4      	bne.n	403200 <_dtoa_r+0x4b8>
  403236:	9a06      	ldr	r2, [sp, #24]
  403238:	4410      	add	r0, r2
  40323a:	f010 001f 	ands.w	r0, r0, #31
  40323e:	f000 80a1 	beq.w	403384 <_dtoa_r+0x63c>
  403242:	f1c0 0320 	rsb	r3, r0, #32
  403246:	2b04      	cmp	r3, #4
  403248:	f340 849e 	ble.w	403b88 <_dtoa_r+0xe40>
  40324c:	9b08      	ldr	r3, [sp, #32]
  40324e:	f1c0 001c 	rsb	r0, r0, #28
  403252:	4403      	add	r3, r0
  403254:	9308      	str	r3, [sp, #32]
  403256:	4613      	mov	r3, r2
  403258:	4403      	add	r3, r0
  40325a:	4405      	add	r5, r0
  40325c:	9306      	str	r3, [sp, #24]
  40325e:	9b08      	ldr	r3, [sp, #32]
  403260:	2b00      	cmp	r3, #0
  403262:	dd05      	ble.n	403270 <_dtoa_r+0x528>
  403264:	4649      	mov	r1, r9
  403266:	461a      	mov	r2, r3
  403268:	4620      	mov	r0, r4
  40326a:	f001 fa1b 	bl	4046a4 <__lshift>
  40326e:	4681      	mov	r9, r0
  403270:	9b06      	ldr	r3, [sp, #24]
  403272:	2b00      	cmp	r3, #0
  403274:	dd05      	ble.n	403282 <_dtoa_r+0x53a>
  403276:	4641      	mov	r1, r8
  403278:	461a      	mov	r2, r3
  40327a:	4620      	mov	r0, r4
  40327c:	f001 fa12 	bl	4046a4 <__lshift>
  403280:	4680      	mov	r8, r0
  403282:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403284:	2b00      	cmp	r3, #0
  403286:	f040 8086 	bne.w	403396 <_dtoa_r+0x64e>
  40328a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40328c:	2b00      	cmp	r3, #0
  40328e:	f340 8266 	ble.w	40375e <_dtoa_r+0xa16>
  403292:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403294:	2b00      	cmp	r3, #0
  403296:	f000 8098 	beq.w	4033ca <_dtoa_r+0x682>
  40329a:	2d00      	cmp	r5, #0
  40329c:	dd05      	ble.n	4032aa <_dtoa_r+0x562>
  40329e:	4631      	mov	r1, r6
  4032a0:	462a      	mov	r2, r5
  4032a2:	4620      	mov	r0, r4
  4032a4:	f001 f9fe 	bl	4046a4 <__lshift>
  4032a8:	4606      	mov	r6, r0
  4032aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4032ac:	2b00      	cmp	r3, #0
  4032ae:	f040 8337 	bne.w	403920 <_dtoa_r+0xbd8>
  4032b2:	9606      	str	r6, [sp, #24]
  4032b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032b6:	9a04      	ldr	r2, [sp, #16]
  4032b8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4032bc:	3b01      	subs	r3, #1
  4032be:	18d3      	adds	r3, r2, r3
  4032c0:	930b      	str	r3, [sp, #44]	; 0x2c
  4032c2:	f00a 0301 	and.w	r3, sl, #1
  4032c6:	930c      	str	r3, [sp, #48]	; 0x30
  4032c8:	4617      	mov	r7, r2
  4032ca:	46c2      	mov	sl, r8
  4032cc:	4651      	mov	r1, sl
  4032ce:	4648      	mov	r0, r9
  4032d0:	f7ff fca6 	bl	402c20 <quorem>
  4032d4:	4631      	mov	r1, r6
  4032d6:	4605      	mov	r5, r0
  4032d8:	4648      	mov	r0, r9
  4032da:	f001 fa35 	bl	404748 <__mcmp>
  4032de:	465a      	mov	r2, fp
  4032e0:	900a      	str	r0, [sp, #40]	; 0x28
  4032e2:	4651      	mov	r1, sl
  4032e4:	4620      	mov	r0, r4
  4032e6:	f001 fa4b 	bl	404780 <__mdiff>
  4032ea:	68c2      	ldr	r2, [r0, #12]
  4032ec:	4680      	mov	r8, r0
  4032ee:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4032f2:	2a00      	cmp	r2, #0
  4032f4:	f040 822b 	bne.w	40374e <_dtoa_r+0xa06>
  4032f8:	4601      	mov	r1, r0
  4032fa:	4648      	mov	r0, r9
  4032fc:	9308      	str	r3, [sp, #32]
  4032fe:	f001 fa23 	bl	404748 <__mcmp>
  403302:	4641      	mov	r1, r8
  403304:	9006      	str	r0, [sp, #24]
  403306:	4620      	mov	r0, r4
  403308:	f001 f846 	bl	404398 <_Bfree>
  40330c:	9a06      	ldr	r2, [sp, #24]
  40330e:	9b08      	ldr	r3, [sp, #32]
  403310:	b932      	cbnz	r2, 403320 <_dtoa_r+0x5d8>
  403312:	9924      	ldr	r1, [sp, #144]	; 0x90
  403314:	b921      	cbnz	r1, 403320 <_dtoa_r+0x5d8>
  403316:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403318:	2a00      	cmp	r2, #0
  40331a:	f000 83ef 	beq.w	403afc <_dtoa_r+0xdb4>
  40331e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403320:	990a      	ldr	r1, [sp, #40]	; 0x28
  403322:	2900      	cmp	r1, #0
  403324:	f2c0 829f 	blt.w	403866 <_dtoa_r+0xb1e>
  403328:	d105      	bne.n	403336 <_dtoa_r+0x5ee>
  40332a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40332c:	b919      	cbnz	r1, 403336 <_dtoa_r+0x5ee>
  40332e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403330:	2900      	cmp	r1, #0
  403332:	f000 8298 	beq.w	403866 <_dtoa_r+0xb1e>
  403336:	2a00      	cmp	r2, #0
  403338:	f300 8306 	bgt.w	403948 <_dtoa_r+0xc00>
  40333c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40333e:	703b      	strb	r3, [r7, #0]
  403340:	f107 0801 	add.w	r8, r7, #1
  403344:	4297      	cmp	r7, r2
  403346:	4645      	mov	r5, r8
  403348:	f000 830c 	beq.w	403964 <_dtoa_r+0xc1c>
  40334c:	4649      	mov	r1, r9
  40334e:	2300      	movs	r3, #0
  403350:	220a      	movs	r2, #10
  403352:	4620      	mov	r0, r4
  403354:	f001 f82a 	bl	4043ac <__multadd>
  403358:	455e      	cmp	r6, fp
  40335a:	4681      	mov	r9, r0
  40335c:	4631      	mov	r1, r6
  40335e:	f04f 0300 	mov.w	r3, #0
  403362:	f04f 020a 	mov.w	r2, #10
  403366:	4620      	mov	r0, r4
  403368:	f000 81eb 	beq.w	403742 <_dtoa_r+0x9fa>
  40336c:	f001 f81e 	bl	4043ac <__multadd>
  403370:	4659      	mov	r1, fp
  403372:	4606      	mov	r6, r0
  403374:	2300      	movs	r3, #0
  403376:	220a      	movs	r2, #10
  403378:	4620      	mov	r0, r4
  40337a:	f001 f817 	bl	4043ac <__multadd>
  40337e:	4647      	mov	r7, r8
  403380:	4683      	mov	fp, r0
  403382:	e7a3      	b.n	4032cc <_dtoa_r+0x584>
  403384:	201c      	movs	r0, #28
  403386:	9b08      	ldr	r3, [sp, #32]
  403388:	4403      	add	r3, r0
  40338a:	9308      	str	r3, [sp, #32]
  40338c:	9b06      	ldr	r3, [sp, #24]
  40338e:	4403      	add	r3, r0
  403390:	4405      	add	r5, r0
  403392:	9306      	str	r3, [sp, #24]
  403394:	e763      	b.n	40325e <_dtoa_r+0x516>
  403396:	4641      	mov	r1, r8
  403398:	4648      	mov	r0, r9
  40339a:	f001 f9d5 	bl	404748 <__mcmp>
  40339e:	2800      	cmp	r0, #0
  4033a0:	f6bf af73 	bge.w	40328a <_dtoa_r+0x542>
  4033a4:	9f02      	ldr	r7, [sp, #8]
  4033a6:	4649      	mov	r1, r9
  4033a8:	2300      	movs	r3, #0
  4033aa:	220a      	movs	r2, #10
  4033ac:	4620      	mov	r0, r4
  4033ae:	3f01      	subs	r7, #1
  4033b0:	9702      	str	r7, [sp, #8]
  4033b2:	f000 fffb 	bl	4043ac <__multadd>
  4033b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4033b8:	4681      	mov	r9, r0
  4033ba:	2b00      	cmp	r3, #0
  4033bc:	f040 83b6 	bne.w	403b2c <_dtoa_r+0xde4>
  4033c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4033c2:	2b00      	cmp	r3, #0
  4033c4:	f340 83bf 	ble.w	403b46 <_dtoa_r+0xdfe>
  4033c8:	930a      	str	r3, [sp, #40]	; 0x28
  4033ca:	f8dd b010 	ldr.w	fp, [sp, #16]
  4033ce:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4033d0:	465d      	mov	r5, fp
  4033d2:	e002      	b.n	4033da <_dtoa_r+0x692>
  4033d4:	f000 ffea 	bl	4043ac <__multadd>
  4033d8:	4681      	mov	r9, r0
  4033da:	4641      	mov	r1, r8
  4033dc:	4648      	mov	r0, r9
  4033de:	f7ff fc1f 	bl	402c20 <quorem>
  4033e2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4033e6:	f805 ab01 	strb.w	sl, [r5], #1
  4033ea:	eba5 030b 	sub.w	r3, r5, fp
  4033ee:	42bb      	cmp	r3, r7
  4033f0:	f04f 020a 	mov.w	r2, #10
  4033f4:	f04f 0300 	mov.w	r3, #0
  4033f8:	4649      	mov	r1, r9
  4033fa:	4620      	mov	r0, r4
  4033fc:	dbea      	blt.n	4033d4 <_dtoa_r+0x68c>
  4033fe:	9b04      	ldr	r3, [sp, #16]
  403400:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403402:	2a01      	cmp	r2, #1
  403404:	bfac      	ite	ge
  403406:	189b      	addge	r3, r3, r2
  403408:	3301      	addlt	r3, #1
  40340a:	461d      	mov	r5, r3
  40340c:	f04f 0b00 	mov.w	fp, #0
  403410:	4649      	mov	r1, r9
  403412:	2201      	movs	r2, #1
  403414:	4620      	mov	r0, r4
  403416:	f001 f945 	bl	4046a4 <__lshift>
  40341a:	4641      	mov	r1, r8
  40341c:	4681      	mov	r9, r0
  40341e:	f001 f993 	bl	404748 <__mcmp>
  403422:	2800      	cmp	r0, #0
  403424:	f340 823d 	ble.w	4038a2 <_dtoa_r+0xb5a>
  403428:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40342c:	9904      	ldr	r1, [sp, #16]
  40342e:	1e6b      	subs	r3, r5, #1
  403430:	e004      	b.n	40343c <_dtoa_r+0x6f4>
  403432:	428b      	cmp	r3, r1
  403434:	f000 81ae 	beq.w	403794 <_dtoa_r+0xa4c>
  403438:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40343c:	2a39      	cmp	r2, #57	; 0x39
  40343e:	f103 0501 	add.w	r5, r3, #1
  403442:	d0f6      	beq.n	403432 <_dtoa_r+0x6ea>
  403444:	3201      	adds	r2, #1
  403446:	701a      	strb	r2, [r3, #0]
  403448:	4641      	mov	r1, r8
  40344a:	4620      	mov	r0, r4
  40344c:	f000 ffa4 	bl	404398 <_Bfree>
  403450:	2e00      	cmp	r6, #0
  403452:	f43f ae3d 	beq.w	4030d0 <_dtoa_r+0x388>
  403456:	f1bb 0f00 	cmp.w	fp, #0
  40345a:	d005      	beq.n	403468 <_dtoa_r+0x720>
  40345c:	45b3      	cmp	fp, r6
  40345e:	d003      	beq.n	403468 <_dtoa_r+0x720>
  403460:	4659      	mov	r1, fp
  403462:	4620      	mov	r0, r4
  403464:	f000 ff98 	bl	404398 <_Bfree>
  403468:	4631      	mov	r1, r6
  40346a:	4620      	mov	r0, r4
  40346c:	f000 ff94 	bl	404398 <_Bfree>
  403470:	e62e      	b.n	4030d0 <_dtoa_r+0x388>
  403472:	2300      	movs	r3, #0
  403474:	930b      	str	r3, [sp, #44]	; 0x2c
  403476:	9b02      	ldr	r3, [sp, #8]
  403478:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40347a:	4413      	add	r3, r2
  40347c:	930f      	str	r3, [sp, #60]	; 0x3c
  40347e:	3301      	adds	r3, #1
  403480:	2b01      	cmp	r3, #1
  403482:	461f      	mov	r7, r3
  403484:	461e      	mov	r6, r3
  403486:	930a      	str	r3, [sp, #40]	; 0x28
  403488:	bfb8      	it	lt
  40348a:	2701      	movlt	r7, #1
  40348c:	2100      	movs	r1, #0
  40348e:	2f17      	cmp	r7, #23
  403490:	6461      	str	r1, [r4, #68]	; 0x44
  403492:	d90a      	bls.n	4034aa <_dtoa_r+0x762>
  403494:	2201      	movs	r2, #1
  403496:	2304      	movs	r3, #4
  403498:	005b      	lsls	r3, r3, #1
  40349a:	f103 0014 	add.w	r0, r3, #20
  40349e:	4287      	cmp	r7, r0
  4034a0:	4611      	mov	r1, r2
  4034a2:	f102 0201 	add.w	r2, r2, #1
  4034a6:	d2f7      	bcs.n	403498 <_dtoa_r+0x750>
  4034a8:	6461      	str	r1, [r4, #68]	; 0x44
  4034aa:	4620      	mov	r0, r4
  4034ac:	f000 ff4e 	bl	40434c <_Balloc>
  4034b0:	2e0e      	cmp	r6, #14
  4034b2:	9004      	str	r0, [sp, #16]
  4034b4:	6420      	str	r0, [r4, #64]	; 0x40
  4034b6:	f63f ad41 	bhi.w	402f3c <_dtoa_r+0x1f4>
  4034ba:	2d00      	cmp	r5, #0
  4034bc:	f43f ad3e 	beq.w	402f3c <_dtoa_r+0x1f4>
  4034c0:	9902      	ldr	r1, [sp, #8]
  4034c2:	2900      	cmp	r1, #0
  4034c4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4034c8:	f340 8202 	ble.w	4038d0 <_dtoa_r+0xb88>
  4034cc:	4bb8      	ldr	r3, [pc, #736]	; (4037b0 <_dtoa_r+0xa68>)
  4034ce:	f001 020f 	and.w	r2, r1, #15
  4034d2:	110d      	asrs	r5, r1, #4
  4034d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4034d8:	06e9      	lsls	r1, r5, #27
  4034da:	e9d3 6700 	ldrd	r6, r7, [r3]
  4034de:	f140 81ae 	bpl.w	40383e <_dtoa_r+0xaf6>
  4034e2:	4bb4      	ldr	r3, [pc, #720]	; (4037b4 <_dtoa_r+0xa6c>)
  4034e4:	4650      	mov	r0, sl
  4034e6:	4659      	mov	r1, fp
  4034e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4034ec:	f002 fa0c 	bl	405908 <__aeabi_ddiv>
  4034f0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4034f4:	f005 050f 	and.w	r5, r5, #15
  4034f8:	f04f 0a03 	mov.w	sl, #3
  4034fc:	b18d      	cbz	r5, 403522 <_dtoa_r+0x7da>
  4034fe:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4037b4 <_dtoa_r+0xa6c>
  403502:	07ea      	lsls	r2, r5, #31
  403504:	d509      	bpl.n	40351a <_dtoa_r+0x7d2>
  403506:	4630      	mov	r0, r6
  403508:	4639      	mov	r1, r7
  40350a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40350e:	f002 f8d1 	bl	4056b4 <__aeabi_dmul>
  403512:	f10a 0a01 	add.w	sl, sl, #1
  403516:	4606      	mov	r6, r0
  403518:	460f      	mov	r7, r1
  40351a:	106d      	asrs	r5, r5, #1
  40351c:	f108 0808 	add.w	r8, r8, #8
  403520:	d1ef      	bne.n	403502 <_dtoa_r+0x7ba>
  403522:	463b      	mov	r3, r7
  403524:	4632      	mov	r2, r6
  403526:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40352a:	f002 f9ed 	bl	405908 <__aeabi_ddiv>
  40352e:	4607      	mov	r7, r0
  403530:	4688      	mov	r8, r1
  403532:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403534:	b143      	cbz	r3, 403548 <_dtoa_r+0x800>
  403536:	2200      	movs	r2, #0
  403538:	4b9f      	ldr	r3, [pc, #636]	; (4037b8 <_dtoa_r+0xa70>)
  40353a:	4638      	mov	r0, r7
  40353c:	4641      	mov	r1, r8
  40353e:	f002 fb2b 	bl	405b98 <__aeabi_dcmplt>
  403542:	2800      	cmp	r0, #0
  403544:	f040 8286 	bne.w	403a54 <_dtoa_r+0xd0c>
  403548:	4650      	mov	r0, sl
  40354a:	f002 f84d 	bl	4055e8 <__aeabi_i2d>
  40354e:	463a      	mov	r2, r7
  403550:	4643      	mov	r3, r8
  403552:	f002 f8af 	bl	4056b4 <__aeabi_dmul>
  403556:	4b99      	ldr	r3, [pc, #612]	; (4037bc <_dtoa_r+0xa74>)
  403558:	2200      	movs	r2, #0
  40355a:	f001 fef9 	bl	405350 <__adddf3>
  40355e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403560:	4605      	mov	r5, r0
  403562:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403566:	2b00      	cmp	r3, #0
  403568:	f000 813e 	beq.w	4037e8 <_dtoa_r+0xaa0>
  40356c:	9b02      	ldr	r3, [sp, #8]
  40356e:	9315      	str	r3, [sp, #84]	; 0x54
  403570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403572:	9312      	str	r3, [sp, #72]	; 0x48
  403574:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403576:	2b00      	cmp	r3, #0
  403578:	f000 81fa 	beq.w	403970 <_dtoa_r+0xc28>
  40357c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40357e:	4b8c      	ldr	r3, [pc, #560]	; (4037b0 <_dtoa_r+0xa68>)
  403580:	498f      	ldr	r1, [pc, #572]	; (4037c0 <_dtoa_r+0xa78>)
  403582:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403586:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40358a:	2000      	movs	r0, #0
  40358c:	f002 f9bc 	bl	405908 <__aeabi_ddiv>
  403590:	462a      	mov	r2, r5
  403592:	4633      	mov	r3, r6
  403594:	f001 feda 	bl	40534c <__aeabi_dsub>
  403598:	4682      	mov	sl, r0
  40359a:	468b      	mov	fp, r1
  40359c:	4638      	mov	r0, r7
  40359e:	4641      	mov	r1, r8
  4035a0:	f002 fb38 	bl	405c14 <__aeabi_d2iz>
  4035a4:	4605      	mov	r5, r0
  4035a6:	f002 f81f 	bl	4055e8 <__aeabi_i2d>
  4035aa:	4602      	mov	r2, r0
  4035ac:	460b      	mov	r3, r1
  4035ae:	4638      	mov	r0, r7
  4035b0:	4641      	mov	r1, r8
  4035b2:	f001 fecb 	bl	40534c <__aeabi_dsub>
  4035b6:	3530      	adds	r5, #48	; 0x30
  4035b8:	fa5f f885 	uxtb.w	r8, r5
  4035bc:	9d04      	ldr	r5, [sp, #16]
  4035be:	4606      	mov	r6, r0
  4035c0:	460f      	mov	r7, r1
  4035c2:	f885 8000 	strb.w	r8, [r5]
  4035c6:	4602      	mov	r2, r0
  4035c8:	460b      	mov	r3, r1
  4035ca:	4650      	mov	r0, sl
  4035cc:	4659      	mov	r1, fp
  4035ce:	3501      	adds	r5, #1
  4035d0:	f002 fb00 	bl	405bd4 <__aeabi_dcmpgt>
  4035d4:	2800      	cmp	r0, #0
  4035d6:	d154      	bne.n	403682 <_dtoa_r+0x93a>
  4035d8:	4632      	mov	r2, r6
  4035da:	463b      	mov	r3, r7
  4035dc:	2000      	movs	r0, #0
  4035de:	4976      	ldr	r1, [pc, #472]	; (4037b8 <_dtoa_r+0xa70>)
  4035e0:	f001 feb4 	bl	40534c <__aeabi_dsub>
  4035e4:	4602      	mov	r2, r0
  4035e6:	460b      	mov	r3, r1
  4035e8:	4650      	mov	r0, sl
  4035ea:	4659      	mov	r1, fp
  4035ec:	f002 faf2 	bl	405bd4 <__aeabi_dcmpgt>
  4035f0:	2800      	cmp	r0, #0
  4035f2:	f040 8270 	bne.w	403ad6 <_dtoa_r+0xd8e>
  4035f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4035f8:	2a01      	cmp	r2, #1
  4035fa:	f000 8111 	beq.w	403820 <_dtoa_r+0xad8>
  4035fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403600:	9a04      	ldr	r2, [sp, #16]
  403602:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403606:	4413      	add	r3, r2
  403608:	4699      	mov	r9, r3
  40360a:	e00d      	b.n	403628 <_dtoa_r+0x8e0>
  40360c:	2000      	movs	r0, #0
  40360e:	496a      	ldr	r1, [pc, #424]	; (4037b8 <_dtoa_r+0xa70>)
  403610:	f001 fe9c 	bl	40534c <__aeabi_dsub>
  403614:	4652      	mov	r2, sl
  403616:	465b      	mov	r3, fp
  403618:	f002 fabe 	bl	405b98 <__aeabi_dcmplt>
  40361c:	2800      	cmp	r0, #0
  40361e:	f040 8258 	bne.w	403ad2 <_dtoa_r+0xd8a>
  403622:	454d      	cmp	r5, r9
  403624:	f000 80fa 	beq.w	40381c <_dtoa_r+0xad4>
  403628:	4650      	mov	r0, sl
  40362a:	4659      	mov	r1, fp
  40362c:	2200      	movs	r2, #0
  40362e:	4b65      	ldr	r3, [pc, #404]	; (4037c4 <_dtoa_r+0xa7c>)
  403630:	f002 f840 	bl	4056b4 <__aeabi_dmul>
  403634:	2200      	movs	r2, #0
  403636:	4b63      	ldr	r3, [pc, #396]	; (4037c4 <_dtoa_r+0xa7c>)
  403638:	4682      	mov	sl, r0
  40363a:	468b      	mov	fp, r1
  40363c:	4630      	mov	r0, r6
  40363e:	4639      	mov	r1, r7
  403640:	f002 f838 	bl	4056b4 <__aeabi_dmul>
  403644:	460f      	mov	r7, r1
  403646:	4606      	mov	r6, r0
  403648:	f002 fae4 	bl	405c14 <__aeabi_d2iz>
  40364c:	4680      	mov	r8, r0
  40364e:	f001 ffcb 	bl	4055e8 <__aeabi_i2d>
  403652:	4602      	mov	r2, r0
  403654:	460b      	mov	r3, r1
  403656:	4630      	mov	r0, r6
  403658:	4639      	mov	r1, r7
  40365a:	f001 fe77 	bl	40534c <__aeabi_dsub>
  40365e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403662:	fa5f f888 	uxtb.w	r8, r8
  403666:	4652      	mov	r2, sl
  403668:	465b      	mov	r3, fp
  40366a:	f805 8b01 	strb.w	r8, [r5], #1
  40366e:	4606      	mov	r6, r0
  403670:	460f      	mov	r7, r1
  403672:	f002 fa91 	bl	405b98 <__aeabi_dcmplt>
  403676:	4632      	mov	r2, r6
  403678:	463b      	mov	r3, r7
  40367a:	2800      	cmp	r0, #0
  40367c:	d0c6      	beq.n	40360c <_dtoa_r+0x8c4>
  40367e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403682:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403684:	9302      	str	r3, [sp, #8]
  403686:	e523      	b.n	4030d0 <_dtoa_r+0x388>
  403688:	2300      	movs	r3, #0
  40368a:	930b      	str	r3, [sp, #44]	; 0x2c
  40368c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40368e:	2b00      	cmp	r3, #0
  403690:	f340 80dc 	ble.w	40384c <_dtoa_r+0xb04>
  403694:	461f      	mov	r7, r3
  403696:	461e      	mov	r6, r3
  403698:	930f      	str	r3, [sp, #60]	; 0x3c
  40369a:	930a      	str	r3, [sp, #40]	; 0x28
  40369c:	e6f6      	b.n	40348c <_dtoa_r+0x744>
  40369e:	2301      	movs	r3, #1
  4036a0:	930b      	str	r3, [sp, #44]	; 0x2c
  4036a2:	e7f3      	b.n	40368c <_dtoa_r+0x944>
  4036a4:	f1ba 0f00 	cmp.w	sl, #0
  4036a8:	f47f ada8 	bne.w	4031fc <_dtoa_r+0x4b4>
  4036ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4036b0:	2b00      	cmp	r3, #0
  4036b2:	f47f adba 	bne.w	40322a <_dtoa_r+0x4e2>
  4036b6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4036ba:	0d3f      	lsrs	r7, r7, #20
  4036bc:	053f      	lsls	r7, r7, #20
  4036be:	2f00      	cmp	r7, #0
  4036c0:	f000 820d 	beq.w	403ade <_dtoa_r+0xd96>
  4036c4:	9b08      	ldr	r3, [sp, #32]
  4036c6:	3301      	adds	r3, #1
  4036c8:	9308      	str	r3, [sp, #32]
  4036ca:	9b06      	ldr	r3, [sp, #24]
  4036cc:	3301      	adds	r3, #1
  4036ce:	9306      	str	r3, [sp, #24]
  4036d0:	2301      	movs	r3, #1
  4036d2:	930c      	str	r3, [sp, #48]	; 0x30
  4036d4:	e5ab      	b.n	40322e <_dtoa_r+0x4e6>
  4036d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036d8:	2b00      	cmp	r3, #0
  4036da:	f73f ac42 	bgt.w	402f62 <_dtoa_r+0x21a>
  4036de:	f040 8221 	bne.w	403b24 <_dtoa_r+0xddc>
  4036e2:	2200      	movs	r2, #0
  4036e4:	4b38      	ldr	r3, [pc, #224]	; (4037c8 <_dtoa_r+0xa80>)
  4036e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4036ea:	f001 ffe3 	bl	4056b4 <__aeabi_dmul>
  4036ee:	4652      	mov	r2, sl
  4036f0:	465b      	mov	r3, fp
  4036f2:	f002 fa65 	bl	405bc0 <__aeabi_dcmpge>
  4036f6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4036fa:	4646      	mov	r6, r8
  4036fc:	2800      	cmp	r0, #0
  4036fe:	d041      	beq.n	403784 <_dtoa_r+0xa3c>
  403700:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403702:	9d04      	ldr	r5, [sp, #16]
  403704:	43db      	mvns	r3, r3
  403706:	9302      	str	r3, [sp, #8]
  403708:	4641      	mov	r1, r8
  40370a:	4620      	mov	r0, r4
  40370c:	f000 fe44 	bl	404398 <_Bfree>
  403710:	2e00      	cmp	r6, #0
  403712:	f43f acdd 	beq.w	4030d0 <_dtoa_r+0x388>
  403716:	e6a7      	b.n	403468 <_dtoa_r+0x720>
  403718:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40371a:	4649      	mov	r1, r9
  40371c:	4620      	mov	r0, r4
  40371e:	f000 ff71 	bl	404604 <__pow5mult>
  403722:	4681      	mov	r9, r0
  403724:	e558      	b.n	4031d8 <_dtoa_r+0x490>
  403726:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403728:	2a00      	cmp	r2, #0
  40372a:	f000 8187 	beq.w	403a3c <_dtoa_r+0xcf4>
  40372e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403732:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403734:	9d08      	ldr	r5, [sp, #32]
  403736:	e4f2      	b.n	40311e <_dtoa_r+0x3d6>
  403738:	f1ba 0f00 	cmp.w	sl, #0
  40373c:	f47f ad75 	bne.w	40322a <_dtoa_r+0x4e2>
  403740:	e7b4      	b.n	4036ac <_dtoa_r+0x964>
  403742:	f000 fe33 	bl	4043ac <__multadd>
  403746:	4647      	mov	r7, r8
  403748:	4606      	mov	r6, r0
  40374a:	4683      	mov	fp, r0
  40374c:	e5be      	b.n	4032cc <_dtoa_r+0x584>
  40374e:	4601      	mov	r1, r0
  403750:	4620      	mov	r0, r4
  403752:	9306      	str	r3, [sp, #24]
  403754:	f000 fe20 	bl	404398 <_Bfree>
  403758:	2201      	movs	r2, #1
  40375a:	9b06      	ldr	r3, [sp, #24]
  40375c:	e5e0      	b.n	403320 <_dtoa_r+0x5d8>
  40375e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403760:	2b02      	cmp	r3, #2
  403762:	f77f ad96 	ble.w	403292 <_dtoa_r+0x54a>
  403766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403768:	2b00      	cmp	r3, #0
  40376a:	d1c9      	bne.n	403700 <_dtoa_r+0x9b8>
  40376c:	4641      	mov	r1, r8
  40376e:	2205      	movs	r2, #5
  403770:	4620      	mov	r0, r4
  403772:	f000 fe1b 	bl	4043ac <__multadd>
  403776:	4601      	mov	r1, r0
  403778:	4680      	mov	r8, r0
  40377a:	4648      	mov	r0, r9
  40377c:	f000 ffe4 	bl	404748 <__mcmp>
  403780:	2800      	cmp	r0, #0
  403782:	ddbd      	ble.n	403700 <_dtoa_r+0x9b8>
  403784:	9a02      	ldr	r2, [sp, #8]
  403786:	9904      	ldr	r1, [sp, #16]
  403788:	2331      	movs	r3, #49	; 0x31
  40378a:	3201      	adds	r2, #1
  40378c:	9202      	str	r2, [sp, #8]
  40378e:	700b      	strb	r3, [r1, #0]
  403790:	1c4d      	adds	r5, r1, #1
  403792:	e7b9      	b.n	403708 <_dtoa_r+0x9c0>
  403794:	9a02      	ldr	r2, [sp, #8]
  403796:	3201      	adds	r2, #1
  403798:	9202      	str	r2, [sp, #8]
  40379a:	9a04      	ldr	r2, [sp, #16]
  40379c:	2331      	movs	r3, #49	; 0x31
  40379e:	7013      	strb	r3, [r2, #0]
  4037a0:	e652      	b.n	403448 <_dtoa_r+0x700>
  4037a2:	2301      	movs	r3, #1
  4037a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4037a6:	e666      	b.n	403476 <_dtoa_r+0x72e>
  4037a8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4037ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4037ae:	e48f      	b.n	4030d0 <_dtoa_r+0x388>
  4037b0:	00406798 	.word	0x00406798
  4037b4:	00406770 	.word	0x00406770
  4037b8:	3ff00000 	.word	0x3ff00000
  4037bc:	401c0000 	.word	0x401c0000
  4037c0:	3fe00000 	.word	0x3fe00000
  4037c4:	40240000 	.word	0x40240000
  4037c8:	40140000 	.word	0x40140000
  4037cc:	4650      	mov	r0, sl
  4037ce:	f001 ff0b 	bl	4055e8 <__aeabi_i2d>
  4037d2:	463a      	mov	r2, r7
  4037d4:	4643      	mov	r3, r8
  4037d6:	f001 ff6d 	bl	4056b4 <__aeabi_dmul>
  4037da:	2200      	movs	r2, #0
  4037dc:	4bc1      	ldr	r3, [pc, #772]	; (403ae4 <_dtoa_r+0xd9c>)
  4037de:	f001 fdb7 	bl	405350 <__adddf3>
  4037e2:	4605      	mov	r5, r0
  4037e4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4037e8:	4641      	mov	r1, r8
  4037ea:	2200      	movs	r2, #0
  4037ec:	4bbe      	ldr	r3, [pc, #760]	; (403ae8 <_dtoa_r+0xda0>)
  4037ee:	4638      	mov	r0, r7
  4037f0:	f001 fdac 	bl	40534c <__aeabi_dsub>
  4037f4:	462a      	mov	r2, r5
  4037f6:	4633      	mov	r3, r6
  4037f8:	4682      	mov	sl, r0
  4037fa:	468b      	mov	fp, r1
  4037fc:	f002 f9ea 	bl	405bd4 <__aeabi_dcmpgt>
  403800:	4680      	mov	r8, r0
  403802:	2800      	cmp	r0, #0
  403804:	f040 8110 	bne.w	403a28 <_dtoa_r+0xce0>
  403808:	462a      	mov	r2, r5
  40380a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40380e:	4650      	mov	r0, sl
  403810:	4659      	mov	r1, fp
  403812:	f002 f9c1 	bl	405b98 <__aeabi_dcmplt>
  403816:	b118      	cbz	r0, 403820 <_dtoa_r+0xad8>
  403818:	4646      	mov	r6, r8
  40381a:	e771      	b.n	403700 <_dtoa_r+0x9b8>
  40381c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403820:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403824:	f7ff bb8a 	b.w	402f3c <_dtoa_r+0x1f4>
  403828:	9804      	ldr	r0, [sp, #16]
  40382a:	f7ff babb 	b.w	402da4 <_dtoa_r+0x5c>
  40382e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403830:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403832:	970c      	str	r7, [sp, #48]	; 0x30
  403834:	1afb      	subs	r3, r7, r3
  403836:	441a      	add	r2, r3
  403838:	920d      	str	r2, [sp, #52]	; 0x34
  40383a:	2700      	movs	r7, #0
  40383c:	e469      	b.n	403112 <_dtoa_r+0x3ca>
  40383e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403842:	f04f 0a02 	mov.w	sl, #2
  403846:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40384a:	e657      	b.n	4034fc <_dtoa_r+0x7b4>
  40384c:	2100      	movs	r1, #0
  40384e:	2301      	movs	r3, #1
  403850:	6461      	str	r1, [r4, #68]	; 0x44
  403852:	4620      	mov	r0, r4
  403854:	9325      	str	r3, [sp, #148]	; 0x94
  403856:	f000 fd79 	bl	40434c <_Balloc>
  40385a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40385c:	9004      	str	r0, [sp, #16]
  40385e:	6420      	str	r0, [r4, #64]	; 0x40
  403860:	930a      	str	r3, [sp, #40]	; 0x28
  403862:	930f      	str	r3, [sp, #60]	; 0x3c
  403864:	e629      	b.n	4034ba <_dtoa_r+0x772>
  403866:	2a00      	cmp	r2, #0
  403868:	46d0      	mov	r8, sl
  40386a:	f8cd b018 	str.w	fp, [sp, #24]
  40386e:	469a      	mov	sl, r3
  403870:	dd11      	ble.n	403896 <_dtoa_r+0xb4e>
  403872:	4649      	mov	r1, r9
  403874:	2201      	movs	r2, #1
  403876:	4620      	mov	r0, r4
  403878:	f000 ff14 	bl	4046a4 <__lshift>
  40387c:	4641      	mov	r1, r8
  40387e:	4681      	mov	r9, r0
  403880:	f000 ff62 	bl	404748 <__mcmp>
  403884:	2800      	cmp	r0, #0
  403886:	f340 8146 	ble.w	403b16 <_dtoa_r+0xdce>
  40388a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40388e:	f000 8106 	beq.w	403a9e <_dtoa_r+0xd56>
  403892:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403896:	46b3      	mov	fp, r6
  403898:	f887 a000 	strb.w	sl, [r7]
  40389c:	1c7d      	adds	r5, r7, #1
  40389e:	9e06      	ldr	r6, [sp, #24]
  4038a0:	e5d2      	b.n	403448 <_dtoa_r+0x700>
  4038a2:	d104      	bne.n	4038ae <_dtoa_r+0xb66>
  4038a4:	f01a 0f01 	tst.w	sl, #1
  4038a8:	d001      	beq.n	4038ae <_dtoa_r+0xb66>
  4038aa:	e5bd      	b.n	403428 <_dtoa_r+0x6e0>
  4038ac:	4615      	mov	r5, r2
  4038ae:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4038b2:	2b30      	cmp	r3, #48	; 0x30
  4038b4:	f105 32ff 	add.w	r2, r5, #4294967295
  4038b8:	d0f8      	beq.n	4038ac <_dtoa_r+0xb64>
  4038ba:	e5c5      	b.n	403448 <_dtoa_r+0x700>
  4038bc:	9904      	ldr	r1, [sp, #16]
  4038be:	2230      	movs	r2, #48	; 0x30
  4038c0:	700a      	strb	r2, [r1, #0]
  4038c2:	9a02      	ldr	r2, [sp, #8]
  4038c4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4038c8:	3201      	adds	r2, #1
  4038ca:	9202      	str	r2, [sp, #8]
  4038cc:	f7ff bbfc 	b.w	4030c8 <_dtoa_r+0x380>
  4038d0:	f000 80bb 	beq.w	403a4a <_dtoa_r+0xd02>
  4038d4:	9b02      	ldr	r3, [sp, #8]
  4038d6:	425d      	negs	r5, r3
  4038d8:	4b84      	ldr	r3, [pc, #528]	; (403aec <_dtoa_r+0xda4>)
  4038da:	f005 020f 	and.w	r2, r5, #15
  4038de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4038e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4038e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4038ea:	f001 fee3 	bl	4056b4 <__aeabi_dmul>
  4038ee:	112d      	asrs	r5, r5, #4
  4038f0:	4607      	mov	r7, r0
  4038f2:	4688      	mov	r8, r1
  4038f4:	f000 812c 	beq.w	403b50 <_dtoa_r+0xe08>
  4038f8:	4e7d      	ldr	r6, [pc, #500]	; (403af0 <_dtoa_r+0xda8>)
  4038fa:	f04f 0a02 	mov.w	sl, #2
  4038fe:	07eb      	lsls	r3, r5, #31
  403900:	d509      	bpl.n	403916 <_dtoa_r+0xbce>
  403902:	4638      	mov	r0, r7
  403904:	4641      	mov	r1, r8
  403906:	e9d6 2300 	ldrd	r2, r3, [r6]
  40390a:	f001 fed3 	bl	4056b4 <__aeabi_dmul>
  40390e:	f10a 0a01 	add.w	sl, sl, #1
  403912:	4607      	mov	r7, r0
  403914:	4688      	mov	r8, r1
  403916:	106d      	asrs	r5, r5, #1
  403918:	f106 0608 	add.w	r6, r6, #8
  40391c:	d1ef      	bne.n	4038fe <_dtoa_r+0xbb6>
  40391e:	e608      	b.n	403532 <_dtoa_r+0x7ea>
  403920:	6871      	ldr	r1, [r6, #4]
  403922:	4620      	mov	r0, r4
  403924:	f000 fd12 	bl	40434c <_Balloc>
  403928:	6933      	ldr	r3, [r6, #16]
  40392a:	3302      	adds	r3, #2
  40392c:	009a      	lsls	r2, r3, #2
  40392e:	4605      	mov	r5, r0
  403930:	f106 010c 	add.w	r1, r6, #12
  403934:	300c      	adds	r0, #12
  403936:	f000 fc63 	bl	404200 <memcpy>
  40393a:	4629      	mov	r1, r5
  40393c:	2201      	movs	r2, #1
  40393e:	4620      	mov	r0, r4
  403940:	f000 feb0 	bl	4046a4 <__lshift>
  403944:	9006      	str	r0, [sp, #24]
  403946:	e4b5      	b.n	4032b4 <_dtoa_r+0x56c>
  403948:	2b39      	cmp	r3, #57	; 0x39
  40394a:	f8cd b018 	str.w	fp, [sp, #24]
  40394e:	46d0      	mov	r8, sl
  403950:	f000 80a5 	beq.w	403a9e <_dtoa_r+0xd56>
  403954:	f103 0a01 	add.w	sl, r3, #1
  403958:	46b3      	mov	fp, r6
  40395a:	f887 a000 	strb.w	sl, [r7]
  40395e:	1c7d      	adds	r5, r7, #1
  403960:	9e06      	ldr	r6, [sp, #24]
  403962:	e571      	b.n	403448 <_dtoa_r+0x700>
  403964:	465a      	mov	r2, fp
  403966:	46d0      	mov	r8, sl
  403968:	46b3      	mov	fp, r6
  40396a:	469a      	mov	sl, r3
  40396c:	4616      	mov	r6, r2
  40396e:	e54f      	b.n	403410 <_dtoa_r+0x6c8>
  403970:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403972:	495e      	ldr	r1, [pc, #376]	; (403aec <_dtoa_r+0xda4>)
  403974:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403978:	462a      	mov	r2, r5
  40397a:	4633      	mov	r3, r6
  40397c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403980:	f001 fe98 	bl	4056b4 <__aeabi_dmul>
  403984:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403988:	4638      	mov	r0, r7
  40398a:	4641      	mov	r1, r8
  40398c:	f002 f942 	bl	405c14 <__aeabi_d2iz>
  403990:	4605      	mov	r5, r0
  403992:	f001 fe29 	bl	4055e8 <__aeabi_i2d>
  403996:	460b      	mov	r3, r1
  403998:	4602      	mov	r2, r0
  40399a:	4641      	mov	r1, r8
  40399c:	4638      	mov	r0, r7
  40399e:	f001 fcd5 	bl	40534c <__aeabi_dsub>
  4039a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4039a4:	460f      	mov	r7, r1
  4039a6:	9904      	ldr	r1, [sp, #16]
  4039a8:	3530      	adds	r5, #48	; 0x30
  4039aa:	2b01      	cmp	r3, #1
  4039ac:	700d      	strb	r5, [r1, #0]
  4039ae:	4606      	mov	r6, r0
  4039b0:	f101 0501 	add.w	r5, r1, #1
  4039b4:	d026      	beq.n	403a04 <_dtoa_r+0xcbc>
  4039b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4039b8:	9a04      	ldr	r2, [sp, #16]
  4039ba:	f8df b13c 	ldr.w	fp, [pc, #316]	; 403af8 <_dtoa_r+0xdb0>
  4039be:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4039c2:	4413      	add	r3, r2
  4039c4:	f04f 0a00 	mov.w	sl, #0
  4039c8:	4699      	mov	r9, r3
  4039ca:	4652      	mov	r2, sl
  4039cc:	465b      	mov	r3, fp
  4039ce:	4630      	mov	r0, r6
  4039d0:	4639      	mov	r1, r7
  4039d2:	f001 fe6f 	bl	4056b4 <__aeabi_dmul>
  4039d6:	460f      	mov	r7, r1
  4039d8:	4606      	mov	r6, r0
  4039da:	f002 f91b 	bl	405c14 <__aeabi_d2iz>
  4039de:	4680      	mov	r8, r0
  4039e0:	f001 fe02 	bl	4055e8 <__aeabi_i2d>
  4039e4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4039e8:	4602      	mov	r2, r0
  4039ea:	460b      	mov	r3, r1
  4039ec:	4630      	mov	r0, r6
  4039ee:	4639      	mov	r1, r7
  4039f0:	f001 fcac 	bl	40534c <__aeabi_dsub>
  4039f4:	f805 8b01 	strb.w	r8, [r5], #1
  4039f8:	454d      	cmp	r5, r9
  4039fa:	4606      	mov	r6, r0
  4039fc:	460f      	mov	r7, r1
  4039fe:	d1e4      	bne.n	4039ca <_dtoa_r+0xc82>
  403a00:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403a04:	4b3b      	ldr	r3, [pc, #236]	; (403af4 <_dtoa_r+0xdac>)
  403a06:	2200      	movs	r2, #0
  403a08:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403a0c:	f001 fca0 	bl	405350 <__adddf3>
  403a10:	4632      	mov	r2, r6
  403a12:	463b      	mov	r3, r7
  403a14:	f002 f8c0 	bl	405b98 <__aeabi_dcmplt>
  403a18:	2800      	cmp	r0, #0
  403a1a:	d046      	beq.n	403aaa <_dtoa_r+0xd62>
  403a1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403a1e:	9302      	str	r3, [sp, #8]
  403a20:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403a24:	f7ff bb43 	b.w	4030ae <_dtoa_r+0x366>
  403a28:	f04f 0800 	mov.w	r8, #0
  403a2c:	4646      	mov	r6, r8
  403a2e:	e6a9      	b.n	403784 <_dtoa_r+0xa3c>
  403a30:	9b08      	ldr	r3, [sp, #32]
  403a32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403a34:	1a9d      	subs	r5, r3, r2
  403a36:	2300      	movs	r3, #0
  403a38:	f7ff bb71 	b.w	40311e <_dtoa_r+0x3d6>
  403a3c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403a3e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403a40:	9d08      	ldr	r5, [sp, #32]
  403a42:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403a46:	f7ff bb6a 	b.w	40311e <_dtoa_r+0x3d6>
  403a4a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403a4e:	f04f 0a02 	mov.w	sl, #2
  403a52:	e56e      	b.n	403532 <_dtoa_r+0x7ea>
  403a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a56:	2b00      	cmp	r3, #0
  403a58:	f43f aeb8 	beq.w	4037cc <_dtoa_r+0xa84>
  403a5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a5e:	2b00      	cmp	r3, #0
  403a60:	f77f aede 	ble.w	403820 <_dtoa_r+0xad8>
  403a64:	2200      	movs	r2, #0
  403a66:	4b24      	ldr	r3, [pc, #144]	; (403af8 <_dtoa_r+0xdb0>)
  403a68:	4638      	mov	r0, r7
  403a6a:	4641      	mov	r1, r8
  403a6c:	f001 fe22 	bl	4056b4 <__aeabi_dmul>
  403a70:	4607      	mov	r7, r0
  403a72:	4688      	mov	r8, r1
  403a74:	f10a 0001 	add.w	r0, sl, #1
  403a78:	f001 fdb6 	bl	4055e8 <__aeabi_i2d>
  403a7c:	463a      	mov	r2, r7
  403a7e:	4643      	mov	r3, r8
  403a80:	f001 fe18 	bl	4056b4 <__aeabi_dmul>
  403a84:	2200      	movs	r2, #0
  403a86:	4b17      	ldr	r3, [pc, #92]	; (403ae4 <_dtoa_r+0xd9c>)
  403a88:	f001 fc62 	bl	405350 <__adddf3>
  403a8c:	9a02      	ldr	r2, [sp, #8]
  403a8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a90:	9312      	str	r3, [sp, #72]	; 0x48
  403a92:	3a01      	subs	r2, #1
  403a94:	4605      	mov	r5, r0
  403a96:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403a9a:	9215      	str	r2, [sp, #84]	; 0x54
  403a9c:	e56a      	b.n	403574 <_dtoa_r+0x82c>
  403a9e:	2239      	movs	r2, #57	; 0x39
  403aa0:	46b3      	mov	fp, r6
  403aa2:	703a      	strb	r2, [r7, #0]
  403aa4:	9e06      	ldr	r6, [sp, #24]
  403aa6:	1c7d      	adds	r5, r7, #1
  403aa8:	e4c0      	b.n	40342c <_dtoa_r+0x6e4>
  403aaa:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  403aae:	2000      	movs	r0, #0
  403ab0:	4910      	ldr	r1, [pc, #64]	; (403af4 <_dtoa_r+0xdac>)
  403ab2:	f001 fc4b 	bl	40534c <__aeabi_dsub>
  403ab6:	4632      	mov	r2, r6
  403ab8:	463b      	mov	r3, r7
  403aba:	f002 f88b 	bl	405bd4 <__aeabi_dcmpgt>
  403abe:	b908      	cbnz	r0, 403ac4 <_dtoa_r+0xd7c>
  403ac0:	e6ae      	b.n	403820 <_dtoa_r+0xad8>
  403ac2:	4615      	mov	r5, r2
  403ac4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403ac8:	2b30      	cmp	r3, #48	; 0x30
  403aca:	f105 32ff 	add.w	r2, r5, #4294967295
  403ace:	d0f8      	beq.n	403ac2 <_dtoa_r+0xd7a>
  403ad0:	e5d7      	b.n	403682 <_dtoa_r+0x93a>
  403ad2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403ad6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403ad8:	9302      	str	r3, [sp, #8]
  403ada:	f7ff bae8 	b.w	4030ae <_dtoa_r+0x366>
  403ade:	970c      	str	r7, [sp, #48]	; 0x30
  403ae0:	f7ff bba5 	b.w	40322e <_dtoa_r+0x4e6>
  403ae4:	401c0000 	.word	0x401c0000
  403ae8:	40140000 	.word	0x40140000
  403aec:	00406798 	.word	0x00406798
  403af0:	00406770 	.word	0x00406770
  403af4:	3fe00000 	.word	0x3fe00000
  403af8:	40240000 	.word	0x40240000
  403afc:	2b39      	cmp	r3, #57	; 0x39
  403afe:	f8cd b018 	str.w	fp, [sp, #24]
  403b02:	46d0      	mov	r8, sl
  403b04:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403b08:	469a      	mov	sl, r3
  403b0a:	d0c8      	beq.n	403a9e <_dtoa_r+0xd56>
  403b0c:	f1bb 0f00 	cmp.w	fp, #0
  403b10:	f73f aebf 	bgt.w	403892 <_dtoa_r+0xb4a>
  403b14:	e6bf      	b.n	403896 <_dtoa_r+0xb4e>
  403b16:	f47f aebe 	bne.w	403896 <_dtoa_r+0xb4e>
  403b1a:	f01a 0f01 	tst.w	sl, #1
  403b1e:	f43f aeba 	beq.w	403896 <_dtoa_r+0xb4e>
  403b22:	e6b2      	b.n	40388a <_dtoa_r+0xb42>
  403b24:	f04f 0800 	mov.w	r8, #0
  403b28:	4646      	mov	r6, r8
  403b2a:	e5e9      	b.n	403700 <_dtoa_r+0x9b8>
  403b2c:	4631      	mov	r1, r6
  403b2e:	2300      	movs	r3, #0
  403b30:	220a      	movs	r2, #10
  403b32:	4620      	mov	r0, r4
  403b34:	f000 fc3a 	bl	4043ac <__multadd>
  403b38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b3a:	2b00      	cmp	r3, #0
  403b3c:	4606      	mov	r6, r0
  403b3e:	dd0a      	ble.n	403b56 <_dtoa_r+0xe0e>
  403b40:	930a      	str	r3, [sp, #40]	; 0x28
  403b42:	f7ff bbaa 	b.w	40329a <_dtoa_r+0x552>
  403b46:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b48:	2b02      	cmp	r3, #2
  403b4a:	dc23      	bgt.n	403b94 <_dtoa_r+0xe4c>
  403b4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b4e:	e43b      	b.n	4033c8 <_dtoa_r+0x680>
  403b50:	f04f 0a02 	mov.w	sl, #2
  403b54:	e4ed      	b.n	403532 <_dtoa_r+0x7ea>
  403b56:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b58:	2b02      	cmp	r3, #2
  403b5a:	dc1b      	bgt.n	403b94 <_dtoa_r+0xe4c>
  403b5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b5e:	e7ef      	b.n	403b40 <_dtoa_r+0xdf8>
  403b60:	2500      	movs	r5, #0
  403b62:	6465      	str	r5, [r4, #68]	; 0x44
  403b64:	4629      	mov	r1, r5
  403b66:	4620      	mov	r0, r4
  403b68:	f000 fbf0 	bl	40434c <_Balloc>
  403b6c:	f04f 33ff 	mov.w	r3, #4294967295
  403b70:	930a      	str	r3, [sp, #40]	; 0x28
  403b72:	930f      	str	r3, [sp, #60]	; 0x3c
  403b74:	2301      	movs	r3, #1
  403b76:	9004      	str	r0, [sp, #16]
  403b78:	9525      	str	r5, [sp, #148]	; 0x94
  403b7a:	6420      	str	r0, [r4, #64]	; 0x40
  403b7c:	930b      	str	r3, [sp, #44]	; 0x2c
  403b7e:	f7ff b9dd 	b.w	402f3c <_dtoa_r+0x1f4>
  403b82:	2501      	movs	r5, #1
  403b84:	f7ff b9a5 	b.w	402ed2 <_dtoa_r+0x18a>
  403b88:	f43f ab69 	beq.w	40325e <_dtoa_r+0x516>
  403b8c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403b90:	f7ff bbf9 	b.w	403386 <_dtoa_r+0x63e>
  403b94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b96:	930a      	str	r3, [sp, #40]	; 0x28
  403b98:	e5e5      	b.n	403766 <_dtoa_r+0xa1e>
  403b9a:	bf00      	nop

00403b9c <__libc_fini_array>:
  403b9c:	b538      	push	{r3, r4, r5, lr}
  403b9e:	4c0a      	ldr	r4, [pc, #40]	; (403bc8 <__libc_fini_array+0x2c>)
  403ba0:	4d0a      	ldr	r5, [pc, #40]	; (403bcc <__libc_fini_array+0x30>)
  403ba2:	1b64      	subs	r4, r4, r5
  403ba4:	10a4      	asrs	r4, r4, #2
  403ba6:	d00a      	beq.n	403bbe <__libc_fini_array+0x22>
  403ba8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403bac:	3b01      	subs	r3, #1
  403bae:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403bb2:	3c01      	subs	r4, #1
  403bb4:	f855 3904 	ldr.w	r3, [r5], #-4
  403bb8:	4798      	blx	r3
  403bba:	2c00      	cmp	r4, #0
  403bbc:	d1f9      	bne.n	403bb2 <__libc_fini_array+0x16>
  403bbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403bc2:	f002 bee7 	b.w	406994 <_fini>
  403bc6:	bf00      	nop
  403bc8:	004069a4 	.word	0x004069a4
  403bcc:	004069a0 	.word	0x004069a0

00403bd0 <_localeconv_r>:
  403bd0:	4a04      	ldr	r2, [pc, #16]	; (403be4 <_localeconv_r+0x14>)
  403bd2:	4b05      	ldr	r3, [pc, #20]	; (403be8 <_localeconv_r+0x18>)
  403bd4:	6812      	ldr	r2, [r2, #0]
  403bd6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  403bd8:	2800      	cmp	r0, #0
  403bda:	bf08      	it	eq
  403bdc:	4618      	moveq	r0, r3
  403bde:	30f0      	adds	r0, #240	; 0xf0
  403be0:	4770      	bx	lr
  403be2:	bf00      	nop
  403be4:	20000018 	.word	0x20000018
  403be8:	2000085c 	.word	0x2000085c

00403bec <__retarget_lock_acquire_recursive>:
  403bec:	4770      	bx	lr
  403bee:	bf00      	nop

00403bf0 <__retarget_lock_release_recursive>:
  403bf0:	4770      	bx	lr
  403bf2:	bf00      	nop

00403bf4 <_malloc_r>:
  403bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403bf8:	f101 060b 	add.w	r6, r1, #11
  403bfc:	2e16      	cmp	r6, #22
  403bfe:	b083      	sub	sp, #12
  403c00:	4605      	mov	r5, r0
  403c02:	f240 809e 	bls.w	403d42 <_malloc_r+0x14e>
  403c06:	f036 0607 	bics.w	r6, r6, #7
  403c0a:	f100 80bd 	bmi.w	403d88 <_malloc_r+0x194>
  403c0e:	42b1      	cmp	r1, r6
  403c10:	f200 80ba 	bhi.w	403d88 <_malloc_r+0x194>
  403c14:	f000 fb8e 	bl	404334 <__malloc_lock>
  403c18:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403c1c:	f0c0 8293 	bcc.w	404146 <_malloc_r+0x552>
  403c20:	0a73      	lsrs	r3, r6, #9
  403c22:	f000 80b8 	beq.w	403d96 <_malloc_r+0x1a2>
  403c26:	2b04      	cmp	r3, #4
  403c28:	f200 8179 	bhi.w	403f1e <_malloc_r+0x32a>
  403c2c:	09b3      	lsrs	r3, r6, #6
  403c2e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403c32:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403c36:	00c3      	lsls	r3, r0, #3
  403c38:	4fbf      	ldr	r7, [pc, #764]	; (403f38 <_malloc_r+0x344>)
  403c3a:	443b      	add	r3, r7
  403c3c:	f1a3 0108 	sub.w	r1, r3, #8
  403c40:	685c      	ldr	r4, [r3, #4]
  403c42:	42a1      	cmp	r1, r4
  403c44:	d106      	bne.n	403c54 <_malloc_r+0x60>
  403c46:	e00c      	b.n	403c62 <_malloc_r+0x6e>
  403c48:	2a00      	cmp	r2, #0
  403c4a:	f280 80aa 	bge.w	403da2 <_malloc_r+0x1ae>
  403c4e:	68e4      	ldr	r4, [r4, #12]
  403c50:	42a1      	cmp	r1, r4
  403c52:	d006      	beq.n	403c62 <_malloc_r+0x6e>
  403c54:	6863      	ldr	r3, [r4, #4]
  403c56:	f023 0303 	bic.w	r3, r3, #3
  403c5a:	1b9a      	subs	r2, r3, r6
  403c5c:	2a0f      	cmp	r2, #15
  403c5e:	ddf3      	ble.n	403c48 <_malloc_r+0x54>
  403c60:	4670      	mov	r0, lr
  403c62:	693c      	ldr	r4, [r7, #16]
  403c64:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403f4c <_malloc_r+0x358>
  403c68:	4574      	cmp	r4, lr
  403c6a:	f000 81ab 	beq.w	403fc4 <_malloc_r+0x3d0>
  403c6e:	6863      	ldr	r3, [r4, #4]
  403c70:	f023 0303 	bic.w	r3, r3, #3
  403c74:	1b9a      	subs	r2, r3, r6
  403c76:	2a0f      	cmp	r2, #15
  403c78:	f300 8190 	bgt.w	403f9c <_malloc_r+0x3a8>
  403c7c:	2a00      	cmp	r2, #0
  403c7e:	f8c7 e014 	str.w	lr, [r7, #20]
  403c82:	f8c7 e010 	str.w	lr, [r7, #16]
  403c86:	f280 809d 	bge.w	403dc4 <_malloc_r+0x1d0>
  403c8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403c8e:	f080 8161 	bcs.w	403f54 <_malloc_r+0x360>
  403c92:	08db      	lsrs	r3, r3, #3
  403c94:	f103 0c01 	add.w	ip, r3, #1
  403c98:	1099      	asrs	r1, r3, #2
  403c9a:	687a      	ldr	r2, [r7, #4]
  403c9c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403ca0:	f8c4 8008 	str.w	r8, [r4, #8]
  403ca4:	2301      	movs	r3, #1
  403ca6:	408b      	lsls	r3, r1
  403ca8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403cac:	4313      	orrs	r3, r2
  403cae:	3908      	subs	r1, #8
  403cb0:	60e1      	str	r1, [r4, #12]
  403cb2:	607b      	str	r3, [r7, #4]
  403cb4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403cb8:	f8c8 400c 	str.w	r4, [r8, #12]
  403cbc:	1082      	asrs	r2, r0, #2
  403cbe:	2401      	movs	r4, #1
  403cc0:	4094      	lsls	r4, r2
  403cc2:	429c      	cmp	r4, r3
  403cc4:	f200 808b 	bhi.w	403dde <_malloc_r+0x1ea>
  403cc8:	421c      	tst	r4, r3
  403cca:	d106      	bne.n	403cda <_malloc_r+0xe6>
  403ccc:	f020 0003 	bic.w	r0, r0, #3
  403cd0:	0064      	lsls	r4, r4, #1
  403cd2:	421c      	tst	r4, r3
  403cd4:	f100 0004 	add.w	r0, r0, #4
  403cd8:	d0fa      	beq.n	403cd0 <_malloc_r+0xdc>
  403cda:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403cde:	46cc      	mov	ip, r9
  403ce0:	4680      	mov	r8, r0
  403ce2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403ce6:	459c      	cmp	ip, r3
  403ce8:	d107      	bne.n	403cfa <_malloc_r+0x106>
  403cea:	e16d      	b.n	403fc8 <_malloc_r+0x3d4>
  403cec:	2a00      	cmp	r2, #0
  403cee:	f280 817b 	bge.w	403fe8 <_malloc_r+0x3f4>
  403cf2:	68db      	ldr	r3, [r3, #12]
  403cf4:	459c      	cmp	ip, r3
  403cf6:	f000 8167 	beq.w	403fc8 <_malloc_r+0x3d4>
  403cfa:	6859      	ldr	r1, [r3, #4]
  403cfc:	f021 0103 	bic.w	r1, r1, #3
  403d00:	1b8a      	subs	r2, r1, r6
  403d02:	2a0f      	cmp	r2, #15
  403d04:	ddf2      	ble.n	403cec <_malloc_r+0xf8>
  403d06:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403d0a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403d0e:	9300      	str	r3, [sp, #0]
  403d10:	199c      	adds	r4, r3, r6
  403d12:	4628      	mov	r0, r5
  403d14:	f046 0601 	orr.w	r6, r6, #1
  403d18:	f042 0501 	orr.w	r5, r2, #1
  403d1c:	605e      	str	r6, [r3, #4]
  403d1e:	f8c8 c00c 	str.w	ip, [r8, #12]
  403d22:	f8cc 8008 	str.w	r8, [ip, #8]
  403d26:	617c      	str	r4, [r7, #20]
  403d28:	613c      	str	r4, [r7, #16]
  403d2a:	f8c4 e00c 	str.w	lr, [r4, #12]
  403d2e:	f8c4 e008 	str.w	lr, [r4, #8]
  403d32:	6065      	str	r5, [r4, #4]
  403d34:	505a      	str	r2, [r3, r1]
  403d36:	f000 fb03 	bl	404340 <__malloc_unlock>
  403d3a:	9b00      	ldr	r3, [sp, #0]
  403d3c:	f103 0408 	add.w	r4, r3, #8
  403d40:	e01e      	b.n	403d80 <_malloc_r+0x18c>
  403d42:	2910      	cmp	r1, #16
  403d44:	d820      	bhi.n	403d88 <_malloc_r+0x194>
  403d46:	f000 faf5 	bl	404334 <__malloc_lock>
  403d4a:	2610      	movs	r6, #16
  403d4c:	2318      	movs	r3, #24
  403d4e:	2002      	movs	r0, #2
  403d50:	4f79      	ldr	r7, [pc, #484]	; (403f38 <_malloc_r+0x344>)
  403d52:	443b      	add	r3, r7
  403d54:	f1a3 0208 	sub.w	r2, r3, #8
  403d58:	685c      	ldr	r4, [r3, #4]
  403d5a:	4294      	cmp	r4, r2
  403d5c:	f000 813d 	beq.w	403fda <_malloc_r+0x3e6>
  403d60:	6863      	ldr	r3, [r4, #4]
  403d62:	68e1      	ldr	r1, [r4, #12]
  403d64:	68a6      	ldr	r6, [r4, #8]
  403d66:	f023 0303 	bic.w	r3, r3, #3
  403d6a:	4423      	add	r3, r4
  403d6c:	4628      	mov	r0, r5
  403d6e:	685a      	ldr	r2, [r3, #4]
  403d70:	60f1      	str	r1, [r6, #12]
  403d72:	f042 0201 	orr.w	r2, r2, #1
  403d76:	608e      	str	r6, [r1, #8]
  403d78:	605a      	str	r2, [r3, #4]
  403d7a:	f000 fae1 	bl	404340 <__malloc_unlock>
  403d7e:	3408      	adds	r4, #8
  403d80:	4620      	mov	r0, r4
  403d82:	b003      	add	sp, #12
  403d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d88:	2400      	movs	r4, #0
  403d8a:	230c      	movs	r3, #12
  403d8c:	4620      	mov	r0, r4
  403d8e:	602b      	str	r3, [r5, #0]
  403d90:	b003      	add	sp, #12
  403d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d96:	2040      	movs	r0, #64	; 0x40
  403d98:	f44f 7300 	mov.w	r3, #512	; 0x200
  403d9c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403da0:	e74a      	b.n	403c38 <_malloc_r+0x44>
  403da2:	4423      	add	r3, r4
  403da4:	68e1      	ldr	r1, [r4, #12]
  403da6:	685a      	ldr	r2, [r3, #4]
  403da8:	68a6      	ldr	r6, [r4, #8]
  403daa:	f042 0201 	orr.w	r2, r2, #1
  403dae:	60f1      	str	r1, [r6, #12]
  403db0:	4628      	mov	r0, r5
  403db2:	608e      	str	r6, [r1, #8]
  403db4:	605a      	str	r2, [r3, #4]
  403db6:	f000 fac3 	bl	404340 <__malloc_unlock>
  403dba:	3408      	adds	r4, #8
  403dbc:	4620      	mov	r0, r4
  403dbe:	b003      	add	sp, #12
  403dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dc4:	4423      	add	r3, r4
  403dc6:	4628      	mov	r0, r5
  403dc8:	685a      	ldr	r2, [r3, #4]
  403dca:	f042 0201 	orr.w	r2, r2, #1
  403dce:	605a      	str	r2, [r3, #4]
  403dd0:	f000 fab6 	bl	404340 <__malloc_unlock>
  403dd4:	3408      	adds	r4, #8
  403dd6:	4620      	mov	r0, r4
  403dd8:	b003      	add	sp, #12
  403dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dde:	68bc      	ldr	r4, [r7, #8]
  403de0:	6863      	ldr	r3, [r4, #4]
  403de2:	f023 0803 	bic.w	r8, r3, #3
  403de6:	45b0      	cmp	r8, r6
  403de8:	d304      	bcc.n	403df4 <_malloc_r+0x200>
  403dea:	eba8 0306 	sub.w	r3, r8, r6
  403dee:	2b0f      	cmp	r3, #15
  403df0:	f300 8085 	bgt.w	403efe <_malloc_r+0x30a>
  403df4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403f50 <_malloc_r+0x35c>
  403df8:	4b50      	ldr	r3, [pc, #320]	; (403f3c <_malloc_r+0x348>)
  403dfa:	f8d9 2000 	ldr.w	r2, [r9]
  403dfe:	681b      	ldr	r3, [r3, #0]
  403e00:	3201      	adds	r2, #1
  403e02:	4433      	add	r3, r6
  403e04:	eb04 0a08 	add.w	sl, r4, r8
  403e08:	f000 8155 	beq.w	4040b6 <_malloc_r+0x4c2>
  403e0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403e10:	330f      	adds	r3, #15
  403e12:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403e16:	f02b 0b0f 	bic.w	fp, fp, #15
  403e1a:	4659      	mov	r1, fp
  403e1c:	4628      	mov	r0, r5
  403e1e:	f000 fd8f 	bl	404940 <_sbrk_r>
  403e22:	1c41      	adds	r1, r0, #1
  403e24:	4602      	mov	r2, r0
  403e26:	f000 80fc 	beq.w	404022 <_malloc_r+0x42e>
  403e2a:	4582      	cmp	sl, r0
  403e2c:	f200 80f7 	bhi.w	40401e <_malloc_r+0x42a>
  403e30:	4b43      	ldr	r3, [pc, #268]	; (403f40 <_malloc_r+0x34c>)
  403e32:	6819      	ldr	r1, [r3, #0]
  403e34:	4459      	add	r1, fp
  403e36:	6019      	str	r1, [r3, #0]
  403e38:	f000 814d 	beq.w	4040d6 <_malloc_r+0x4e2>
  403e3c:	f8d9 0000 	ldr.w	r0, [r9]
  403e40:	3001      	adds	r0, #1
  403e42:	bf1b      	ittet	ne
  403e44:	eba2 0a0a 	subne.w	sl, r2, sl
  403e48:	4451      	addne	r1, sl
  403e4a:	f8c9 2000 	streq.w	r2, [r9]
  403e4e:	6019      	strne	r1, [r3, #0]
  403e50:	f012 0107 	ands.w	r1, r2, #7
  403e54:	f000 8115 	beq.w	404082 <_malloc_r+0x48e>
  403e58:	f1c1 0008 	rsb	r0, r1, #8
  403e5c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403e60:	4402      	add	r2, r0
  403e62:	3108      	adds	r1, #8
  403e64:	eb02 090b 	add.w	r9, r2, fp
  403e68:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403e6c:	eba1 0909 	sub.w	r9, r1, r9
  403e70:	4649      	mov	r1, r9
  403e72:	4628      	mov	r0, r5
  403e74:	9301      	str	r3, [sp, #4]
  403e76:	9200      	str	r2, [sp, #0]
  403e78:	f000 fd62 	bl	404940 <_sbrk_r>
  403e7c:	1c43      	adds	r3, r0, #1
  403e7e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403e82:	f000 8143 	beq.w	40410c <_malloc_r+0x518>
  403e86:	1a80      	subs	r0, r0, r2
  403e88:	4448      	add	r0, r9
  403e8a:	f040 0001 	orr.w	r0, r0, #1
  403e8e:	6819      	ldr	r1, [r3, #0]
  403e90:	60ba      	str	r2, [r7, #8]
  403e92:	4449      	add	r1, r9
  403e94:	42bc      	cmp	r4, r7
  403e96:	6050      	str	r0, [r2, #4]
  403e98:	6019      	str	r1, [r3, #0]
  403e9a:	d017      	beq.n	403ecc <_malloc_r+0x2d8>
  403e9c:	f1b8 0f0f 	cmp.w	r8, #15
  403ea0:	f240 80fb 	bls.w	40409a <_malloc_r+0x4a6>
  403ea4:	6860      	ldr	r0, [r4, #4]
  403ea6:	f1a8 020c 	sub.w	r2, r8, #12
  403eaa:	f022 0207 	bic.w	r2, r2, #7
  403eae:	eb04 0e02 	add.w	lr, r4, r2
  403eb2:	f000 0001 	and.w	r0, r0, #1
  403eb6:	f04f 0c05 	mov.w	ip, #5
  403eba:	4310      	orrs	r0, r2
  403ebc:	2a0f      	cmp	r2, #15
  403ebe:	6060      	str	r0, [r4, #4]
  403ec0:	f8ce c004 	str.w	ip, [lr, #4]
  403ec4:	f8ce c008 	str.w	ip, [lr, #8]
  403ec8:	f200 8117 	bhi.w	4040fa <_malloc_r+0x506>
  403ecc:	4b1d      	ldr	r3, [pc, #116]	; (403f44 <_malloc_r+0x350>)
  403ece:	68bc      	ldr	r4, [r7, #8]
  403ed0:	681a      	ldr	r2, [r3, #0]
  403ed2:	4291      	cmp	r1, r2
  403ed4:	bf88      	it	hi
  403ed6:	6019      	strhi	r1, [r3, #0]
  403ed8:	4b1b      	ldr	r3, [pc, #108]	; (403f48 <_malloc_r+0x354>)
  403eda:	681a      	ldr	r2, [r3, #0]
  403edc:	4291      	cmp	r1, r2
  403ede:	6862      	ldr	r2, [r4, #4]
  403ee0:	bf88      	it	hi
  403ee2:	6019      	strhi	r1, [r3, #0]
  403ee4:	f022 0203 	bic.w	r2, r2, #3
  403ee8:	4296      	cmp	r6, r2
  403eea:	eba2 0306 	sub.w	r3, r2, r6
  403eee:	d801      	bhi.n	403ef4 <_malloc_r+0x300>
  403ef0:	2b0f      	cmp	r3, #15
  403ef2:	dc04      	bgt.n	403efe <_malloc_r+0x30a>
  403ef4:	4628      	mov	r0, r5
  403ef6:	f000 fa23 	bl	404340 <__malloc_unlock>
  403efa:	2400      	movs	r4, #0
  403efc:	e740      	b.n	403d80 <_malloc_r+0x18c>
  403efe:	19a2      	adds	r2, r4, r6
  403f00:	f043 0301 	orr.w	r3, r3, #1
  403f04:	f046 0601 	orr.w	r6, r6, #1
  403f08:	6066      	str	r6, [r4, #4]
  403f0a:	4628      	mov	r0, r5
  403f0c:	60ba      	str	r2, [r7, #8]
  403f0e:	6053      	str	r3, [r2, #4]
  403f10:	f000 fa16 	bl	404340 <__malloc_unlock>
  403f14:	3408      	adds	r4, #8
  403f16:	4620      	mov	r0, r4
  403f18:	b003      	add	sp, #12
  403f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f1e:	2b14      	cmp	r3, #20
  403f20:	d971      	bls.n	404006 <_malloc_r+0x412>
  403f22:	2b54      	cmp	r3, #84	; 0x54
  403f24:	f200 80a3 	bhi.w	40406e <_malloc_r+0x47a>
  403f28:	0b33      	lsrs	r3, r6, #12
  403f2a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403f2e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403f32:	00c3      	lsls	r3, r0, #3
  403f34:	e680      	b.n	403c38 <_malloc_r+0x44>
  403f36:	bf00      	nop
  403f38:	2000044c 	.word	0x2000044c
  403f3c:	20000e50 	.word	0x20000e50
  403f40:	20000e20 	.word	0x20000e20
  403f44:	20000e48 	.word	0x20000e48
  403f48:	20000e4c 	.word	0x20000e4c
  403f4c:	20000454 	.word	0x20000454
  403f50:	20000854 	.word	0x20000854
  403f54:	0a5a      	lsrs	r2, r3, #9
  403f56:	2a04      	cmp	r2, #4
  403f58:	d95b      	bls.n	404012 <_malloc_r+0x41e>
  403f5a:	2a14      	cmp	r2, #20
  403f5c:	f200 80ae 	bhi.w	4040bc <_malloc_r+0x4c8>
  403f60:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403f64:	00c9      	lsls	r1, r1, #3
  403f66:	325b      	adds	r2, #91	; 0x5b
  403f68:	eb07 0c01 	add.w	ip, r7, r1
  403f6c:	5879      	ldr	r1, [r7, r1]
  403f6e:	f1ac 0c08 	sub.w	ip, ip, #8
  403f72:	458c      	cmp	ip, r1
  403f74:	f000 8088 	beq.w	404088 <_malloc_r+0x494>
  403f78:	684a      	ldr	r2, [r1, #4]
  403f7a:	f022 0203 	bic.w	r2, r2, #3
  403f7e:	4293      	cmp	r3, r2
  403f80:	d273      	bcs.n	40406a <_malloc_r+0x476>
  403f82:	6889      	ldr	r1, [r1, #8]
  403f84:	458c      	cmp	ip, r1
  403f86:	d1f7      	bne.n	403f78 <_malloc_r+0x384>
  403f88:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403f8c:	687b      	ldr	r3, [r7, #4]
  403f8e:	60e2      	str	r2, [r4, #12]
  403f90:	f8c4 c008 	str.w	ip, [r4, #8]
  403f94:	6094      	str	r4, [r2, #8]
  403f96:	f8cc 400c 	str.w	r4, [ip, #12]
  403f9a:	e68f      	b.n	403cbc <_malloc_r+0xc8>
  403f9c:	19a1      	adds	r1, r4, r6
  403f9e:	f046 0c01 	orr.w	ip, r6, #1
  403fa2:	f042 0601 	orr.w	r6, r2, #1
  403fa6:	f8c4 c004 	str.w	ip, [r4, #4]
  403faa:	4628      	mov	r0, r5
  403fac:	6179      	str	r1, [r7, #20]
  403fae:	6139      	str	r1, [r7, #16]
  403fb0:	f8c1 e00c 	str.w	lr, [r1, #12]
  403fb4:	f8c1 e008 	str.w	lr, [r1, #8]
  403fb8:	604e      	str	r6, [r1, #4]
  403fba:	50e2      	str	r2, [r4, r3]
  403fbc:	f000 f9c0 	bl	404340 <__malloc_unlock>
  403fc0:	3408      	adds	r4, #8
  403fc2:	e6dd      	b.n	403d80 <_malloc_r+0x18c>
  403fc4:	687b      	ldr	r3, [r7, #4]
  403fc6:	e679      	b.n	403cbc <_malloc_r+0xc8>
  403fc8:	f108 0801 	add.w	r8, r8, #1
  403fcc:	f018 0f03 	tst.w	r8, #3
  403fd0:	f10c 0c08 	add.w	ip, ip, #8
  403fd4:	f47f ae85 	bne.w	403ce2 <_malloc_r+0xee>
  403fd8:	e02d      	b.n	404036 <_malloc_r+0x442>
  403fda:	68dc      	ldr	r4, [r3, #12]
  403fdc:	42a3      	cmp	r3, r4
  403fde:	bf08      	it	eq
  403fe0:	3002      	addeq	r0, #2
  403fe2:	f43f ae3e 	beq.w	403c62 <_malloc_r+0x6e>
  403fe6:	e6bb      	b.n	403d60 <_malloc_r+0x16c>
  403fe8:	4419      	add	r1, r3
  403fea:	461c      	mov	r4, r3
  403fec:	684a      	ldr	r2, [r1, #4]
  403fee:	68db      	ldr	r3, [r3, #12]
  403ff0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403ff4:	f042 0201 	orr.w	r2, r2, #1
  403ff8:	604a      	str	r2, [r1, #4]
  403ffa:	4628      	mov	r0, r5
  403ffc:	60f3      	str	r3, [r6, #12]
  403ffe:	609e      	str	r6, [r3, #8]
  404000:	f000 f99e 	bl	404340 <__malloc_unlock>
  404004:	e6bc      	b.n	403d80 <_malloc_r+0x18c>
  404006:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40400a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40400e:	00c3      	lsls	r3, r0, #3
  404010:	e612      	b.n	403c38 <_malloc_r+0x44>
  404012:	099a      	lsrs	r2, r3, #6
  404014:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404018:	00c9      	lsls	r1, r1, #3
  40401a:	3238      	adds	r2, #56	; 0x38
  40401c:	e7a4      	b.n	403f68 <_malloc_r+0x374>
  40401e:	42bc      	cmp	r4, r7
  404020:	d054      	beq.n	4040cc <_malloc_r+0x4d8>
  404022:	68bc      	ldr	r4, [r7, #8]
  404024:	6862      	ldr	r2, [r4, #4]
  404026:	f022 0203 	bic.w	r2, r2, #3
  40402a:	e75d      	b.n	403ee8 <_malloc_r+0x2f4>
  40402c:	f859 3908 	ldr.w	r3, [r9], #-8
  404030:	4599      	cmp	r9, r3
  404032:	f040 8086 	bne.w	404142 <_malloc_r+0x54e>
  404036:	f010 0f03 	tst.w	r0, #3
  40403a:	f100 30ff 	add.w	r0, r0, #4294967295
  40403e:	d1f5      	bne.n	40402c <_malloc_r+0x438>
  404040:	687b      	ldr	r3, [r7, #4]
  404042:	ea23 0304 	bic.w	r3, r3, r4
  404046:	607b      	str	r3, [r7, #4]
  404048:	0064      	lsls	r4, r4, #1
  40404a:	429c      	cmp	r4, r3
  40404c:	f63f aec7 	bhi.w	403dde <_malloc_r+0x1ea>
  404050:	2c00      	cmp	r4, #0
  404052:	f43f aec4 	beq.w	403dde <_malloc_r+0x1ea>
  404056:	421c      	tst	r4, r3
  404058:	4640      	mov	r0, r8
  40405a:	f47f ae3e 	bne.w	403cda <_malloc_r+0xe6>
  40405e:	0064      	lsls	r4, r4, #1
  404060:	421c      	tst	r4, r3
  404062:	f100 0004 	add.w	r0, r0, #4
  404066:	d0fa      	beq.n	40405e <_malloc_r+0x46a>
  404068:	e637      	b.n	403cda <_malloc_r+0xe6>
  40406a:	468c      	mov	ip, r1
  40406c:	e78c      	b.n	403f88 <_malloc_r+0x394>
  40406e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404072:	d815      	bhi.n	4040a0 <_malloc_r+0x4ac>
  404074:	0bf3      	lsrs	r3, r6, #15
  404076:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40407a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40407e:	00c3      	lsls	r3, r0, #3
  404080:	e5da      	b.n	403c38 <_malloc_r+0x44>
  404082:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404086:	e6ed      	b.n	403e64 <_malloc_r+0x270>
  404088:	687b      	ldr	r3, [r7, #4]
  40408a:	1092      	asrs	r2, r2, #2
  40408c:	2101      	movs	r1, #1
  40408e:	fa01 f202 	lsl.w	r2, r1, r2
  404092:	4313      	orrs	r3, r2
  404094:	607b      	str	r3, [r7, #4]
  404096:	4662      	mov	r2, ip
  404098:	e779      	b.n	403f8e <_malloc_r+0x39a>
  40409a:	2301      	movs	r3, #1
  40409c:	6053      	str	r3, [r2, #4]
  40409e:	e729      	b.n	403ef4 <_malloc_r+0x300>
  4040a0:	f240 5254 	movw	r2, #1364	; 0x554
  4040a4:	4293      	cmp	r3, r2
  4040a6:	d822      	bhi.n	4040ee <_malloc_r+0x4fa>
  4040a8:	0cb3      	lsrs	r3, r6, #18
  4040aa:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4040ae:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4040b2:	00c3      	lsls	r3, r0, #3
  4040b4:	e5c0      	b.n	403c38 <_malloc_r+0x44>
  4040b6:	f103 0b10 	add.w	fp, r3, #16
  4040ba:	e6ae      	b.n	403e1a <_malloc_r+0x226>
  4040bc:	2a54      	cmp	r2, #84	; 0x54
  4040be:	d829      	bhi.n	404114 <_malloc_r+0x520>
  4040c0:	0b1a      	lsrs	r2, r3, #12
  4040c2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4040c6:	00c9      	lsls	r1, r1, #3
  4040c8:	326e      	adds	r2, #110	; 0x6e
  4040ca:	e74d      	b.n	403f68 <_malloc_r+0x374>
  4040cc:	4b20      	ldr	r3, [pc, #128]	; (404150 <_malloc_r+0x55c>)
  4040ce:	6819      	ldr	r1, [r3, #0]
  4040d0:	4459      	add	r1, fp
  4040d2:	6019      	str	r1, [r3, #0]
  4040d4:	e6b2      	b.n	403e3c <_malloc_r+0x248>
  4040d6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4040da:	2800      	cmp	r0, #0
  4040dc:	f47f aeae 	bne.w	403e3c <_malloc_r+0x248>
  4040e0:	eb08 030b 	add.w	r3, r8, fp
  4040e4:	68ba      	ldr	r2, [r7, #8]
  4040e6:	f043 0301 	orr.w	r3, r3, #1
  4040ea:	6053      	str	r3, [r2, #4]
  4040ec:	e6ee      	b.n	403ecc <_malloc_r+0x2d8>
  4040ee:	207f      	movs	r0, #127	; 0x7f
  4040f0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4040f4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4040f8:	e59e      	b.n	403c38 <_malloc_r+0x44>
  4040fa:	f104 0108 	add.w	r1, r4, #8
  4040fe:	4628      	mov	r0, r5
  404100:	9300      	str	r3, [sp, #0]
  404102:	f000 fe0b 	bl	404d1c <_free_r>
  404106:	9b00      	ldr	r3, [sp, #0]
  404108:	6819      	ldr	r1, [r3, #0]
  40410a:	e6df      	b.n	403ecc <_malloc_r+0x2d8>
  40410c:	2001      	movs	r0, #1
  40410e:	f04f 0900 	mov.w	r9, #0
  404112:	e6bc      	b.n	403e8e <_malloc_r+0x29a>
  404114:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404118:	d805      	bhi.n	404126 <_malloc_r+0x532>
  40411a:	0bda      	lsrs	r2, r3, #15
  40411c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404120:	00c9      	lsls	r1, r1, #3
  404122:	3277      	adds	r2, #119	; 0x77
  404124:	e720      	b.n	403f68 <_malloc_r+0x374>
  404126:	f240 5154 	movw	r1, #1364	; 0x554
  40412a:	428a      	cmp	r2, r1
  40412c:	d805      	bhi.n	40413a <_malloc_r+0x546>
  40412e:	0c9a      	lsrs	r2, r3, #18
  404130:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404134:	00c9      	lsls	r1, r1, #3
  404136:	327c      	adds	r2, #124	; 0x7c
  404138:	e716      	b.n	403f68 <_malloc_r+0x374>
  40413a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40413e:	227e      	movs	r2, #126	; 0x7e
  404140:	e712      	b.n	403f68 <_malloc_r+0x374>
  404142:	687b      	ldr	r3, [r7, #4]
  404144:	e780      	b.n	404048 <_malloc_r+0x454>
  404146:	08f0      	lsrs	r0, r6, #3
  404148:	f106 0308 	add.w	r3, r6, #8
  40414c:	e600      	b.n	403d50 <_malloc_r+0x15c>
  40414e:	bf00      	nop
  404150:	20000e20 	.word	0x20000e20
	...

00404160 <memchr>:
  404160:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404164:	2a10      	cmp	r2, #16
  404166:	db2b      	blt.n	4041c0 <memchr+0x60>
  404168:	f010 0f07 	tst.w	r0, #7
  40416c:	d008      	beq.n	404180 <memchr+0x20>
  40416e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404172:	3a01      	subs	r2, #1
  404174:	428b      	cmp	r3, r1
  404176:	d02d      	beq.n	4041d4 <memchr+0x74>
  404178:	f010 0f07 	tst.w	r0, #7
  40417c:	b342      	cbz	r2, 4041d0 <memchr+0x70>
  40417e:	d1f6      	bne.n	40416e <memchr+0xe>
  404180:	b4f0      	push	{r4, r5, r6, r7}
  404182:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404186:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40418a:	f022 0407 	bic.w	r4, r2, #7
  40418e:	f07f 0700 	mvns.w	r7, #0
  404192:	2300      	movs	r3, #0
  404194:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404198:	3c08      	subs	r4, #8
  40419a:	ea85 0501 	eor.w	r5, r5, r1
  40419e:	ea86 0601 	eor.w	r6, r6, r1
  4041a2:	fa85 f547 	uadd8	r5, r5, r7
  4041a6:	faa3 f587 	sel	r5, r3, r7
  4041aa:	fa86 f647 	uadd8	r6, r6, r7
  4041ae:	faa5 f687 	sel	r6, r5, r7
  4041b2:	b98e      	cbnz	r6, 4041d8 <memchr+0x78>
  4041b4:	d1ee      	bne.n	404194 <memchr+0x34>
  4041b6:	bcf0      	pop	{r4, r5, r6, r7}
  4041b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4041bc:	f002 0207 	and.w	r2, r2, #7
  4041c0:	b132      	cbz	r2, 4041d0 <memchr+0x70>
  4041c2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4041c6:	3a01      	subs	r2, #1
  4041c8:	ea83 0301 	eor.w	r3, r3, r1
  4041cc:	b113      	cbz	r3, 4041d4 <memchr+0x74>
  4041ce:	d1f8      	bne.n	4041c2 <memchr+0x62>
  4041d0:	2000      	movs	r0, #0
  4041d2:	4770      	bx	lr
  4041d4:	3801      	subs	r0, #1
  4041d6:	4770      	bx	lr
  4041d8:	2d00      	cmp	r5, #0
  4041da:	bf06      	itte	eq
  4041dc:	4635      	moveq	r5, r6
  4041de:	3803      	subeq	r0, #3
  4041e0:	3807      	subne	r0, #7
  4041e2:	f015 0f01 	tst.w	r5, #1
  4041e6:	d107      	bne.n	4041f8 <memchr+0x98>
  4041e8:	3001      	adds	r0, #1
  4041ea:	f415 7f80 	tst.w	r5, #256	; 0x100
  4041ee:	bf02      	ittt	eq
  4041f0:	3001      	addeq	r0, #1
  4041f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4041f6:	3001      	addeq	r0, #1
  4041f8:	bcf0      	pop	{r4, r5, r6, r7}
  4041fa:	3801      	subs	r0, #1
  4041fc:	4770      	bx	lr
  4041fe:	bf00      	nop

00404200 <memcpy>:
  404200:	4684      	mov	ip, r0
  404202:	ea41 0300 	orr.w	r3, r1, r0
  404206:	f013 0303 	ands.w	r3, r3, #3
  40420a:	d16d      	bne.n	4042e8 <memcpy+0xe8>
  40420c:	3a40      	subs	r2, #64	; 0x40
  40420e:	d341      	bcc.n	404294 <memcpy+0x94>
  404210:	f851 3b04 	ldr.w	r3, [r1], #4
  404214:	f840 3b04 	str.w	r3, [r0], #4
  404218:	f851 3b04 	ldr.w	r3, [r1], #4
  40421c:	f840 3b04 	str.w	r3, [r0], #4
  404220:	f851 3b04 	ldr.w	r3, [r1], #4
  404224:	f840 3b04 	str.w	r3, [r0], #4
  404228:	f851 3b04 	ldr.w	r3, [r1], #4
  40422c:	f840 3b04 	str.w	r3, [r0], #4
  404230:	f851 3b04 	ldr.w	r3, [r1], #4
  404234:	f840 3b04 	str.w	r3, [r0], #4
  404238:	f851 3b04 	ldr.w	r3, [r1], #4
  40423c:	f840 3b04 	str.w	r3, [r0], #4
  404240:	f851 3b04 	ldr.w	r3, [r1], #4
  404244:	f840 3b04 	str.w	r3, [r0], #4
  404248:	f851 3b04 	ldr.w	r3, [r1], #4
  40424c:	f840 3b04 	str.w	r3, [r0], #4
  404250:	f851 3b04 	ldr.w	r3, [r1], #4
  404254:	f840 3b04 	str.w	r3, [r0], #4
  404258:	f851 3b04 	ldr.w	r3, [r1], #4
  40425c:	f840 3b04 	str.w	r3, [r0], #4
  404260:	f851 3b04 	ldr.w	r3, [r1], #4
  404264:	f840 3b04 	str.w	r3, [r0], #4
  404268:	f851 3b04 	ldr.w	r3, [r1], #4
  40426c:	f840 3b04 	str.w	r3, [r0], #4
  404270:	f851 3b04 	ldr.w	r3, [r1], #4
  404274:	f840 3b04 	str.w	r3, [r0], #4
  404278:	f851 3b04 	ldr.w	r3, [r1], #4
  40427c:	f840 3b04 	str.w	r3, [r0], #4
  404280:	f851 3b04 	ldr.w	r3, [r1], #4
  404284:	f840 3b04 	str.w	r3, [r0], #4
  404288:	f851 3b04 	ldr.w	r3, [r1], #4
  40428c:	f840 3b04 	str.w	r3, [r0], #4
  404290:	3a40      	subs	r2, #64	; 0x40
  404292:	d2bd      	bcs.n	404210 <memcpy+0x10>
  404294:	3230      	adds	r2, #48	; 0x30
  404296:	d311      	bcc.n	4042bc <memcpy+0xbc>
  404298:	f851 3b04 	ldr.w	r3, [r1], #4
  40429c:	f840 3b04 	str.w	r3, [r0], #4
  4042a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042a4:	f840 3b04 	str.w	r3, [r0], #4
  4042a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4042ac:	f840 3b04 	str.w	r3, [r0], #4
  4042b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042b4:	f840 3b04 	str.w	r3, [r0], #4
  4042b8:	3a10      	subs	r2, #16
  4042ba:	d2ed      	bcs.n	404298 <memcpy+0x98>
  4042bc:	320c      	adds	r2, #12
  4042be:	d305      	bcc.n	4042cc <memcpy+0xcc>
  4042c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042c4:	f840 3b04 	str.w	r3, [r0], #4
  4042c8:	3a04      	subs	r2, #4
  4042ca:	d2f9      	bcs.n	4042c0 <memcpy+0xc0>
  4042cc:	3204      	adds	r2, #4
  4042ce:	d008      	beq.n	4042e2 <memcpy+0xe2>
  4042d0:	07d2      	lsls	r2, r2, #31
  4042d2:	bf1c      	itt	ne
  4042d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4042d8:	f800 3b01 	strbne.w	r3, [r0], #1
  4042dc:	d301      	bcc.n	4042e2 <memcpy+0xe2>
  4042de:	880b      	ldrh	r3, [r1, #0]
  4042e0:	8003      	strh	r3, [r0, #0]
  4042e2:	4660      	mov	r0, ip
  4042e4:	4770      	bx	lr
  4042e6:	bf00      	nop
  4042e8:	2a08      	cmp	r2, #8
  4042ea:	d313      	bcc.n	404314 <memcpy+0x114>
  4042ec:	078b      	lsls	r3, r1, #30
  4042ee:	d08d      	beq.n	40420c <memcpy+0xc>
  4042f0:	f010 0303 	ands.w	r3, r0, #3
  4042f4:	d08a      	beq.n	40420c <memcpy+0xc>
  4042f6:	f1c3 0304 	rsb	r3, r3, #4
  4042fa:	1ad2      	subs	r2, r2, r3
  4042fc:	07db      	lsls	r3, r3, #31
  4042fe:	bf1c      	itt	ne
  404300:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404304:	f800 3b01 	strbne.w	r3, [r0], #1
  404308:	d380      	bcc.n	40420c <memcpy+0xc>
  40430a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40430e:	f820 3b02 	strh.w	r3, [r0], #2
  404312:	e77b      	b.n	40420c <memcpy+0xc>
  404314:	3a04      	subs	r2, #4
  404316:	d3d9      	bcc.n	4042cc <memcpy+0xcc>
  404318:	3a01      	subs	r2, #1
  40431a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40431e:	f800 3b01 	strb.w	r3, [r0], #1
  404322:	d2f9      	bcs.n	404318 <memcpy+0x118>
  404324:	780b      	ldrb	r3, [r1, #0]
  404326:	7003      	strb	r3, [r0, #0]
  404328:	784b      	ldrb	r3, [r1, #1]
  40432a:	7043      	strb	r3, [r0, #1]
  40432c:	788b      	ldrb	r3, [r1, #2]
  40432e:	7083      	strb	r3, [r0, #2]
  404330:	4660      	mov	r0, ip
  404332:	4770      	bx	lr

00404334 <__malloc_lock>:
  404334:	4801      	ldr	r0, [pc, #4]	; (40433c <__malloc_lock+0x8>)
  404336:	f7ff bc59 	b.w	403bec <__retarget_lock_acquire_recursive>
  40433a:	bf00      	nop
  40433c:	20000e84 	.word	0x20000e84

00404340 <__malloc_unlock>:
  404340:	4801      	ldr	r0, [pc, #4]	; (404348 <__malloc_unlock+0x8>)
  404342:	f7ff bc55 	b.w	403bf0 <__retarget_lock_release_recursive>
  404346:	bf00      	nop
  404348:	20000e84 	.word	0x20000e84

0040434c <_Balloc>:
  40434c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40434e:	b570      	push	{r4, r5, r6, lr}
  404350:	4605      	mov	r5, r0
  404352:	460c      	mov	r4, r1
  404354:	b14b      	cbz	r3, 40436a <_Balloc+0x1e>
  404356:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40435a:	b180      	cbz	r0, 40437e <_Balloc+0x32>
  40435c:	6802      	ldr	r2, [r0, #0]
  40435e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404362:	2300      	movs	r3, #0
  404364:	6103      	str	r3, [r0, #16]
  404366:	60c3      	str	r3, [r0, #12]
  404368:	bd70      	pop	{r4, r5, r6, pc}
  40436a:	2221      	movs	r2, #33	; 0x21
  40436c:	2104      	movs	r1, #4
  40436e:	f000 fc55 	bl	404c1c <_calloc_r>
  404372:	64e8      	str	r0, [r5, #76]	; 0x4c
  404374:	4603      	mov	r3, r0
  404376:	2800      	cmp	r0, #0
  404378:	d1ed      	bne.n	404356 <_Balloc+0xa>
  40437a:	2000      	movs	r0, #0
  40437c:	bd70      	pop	{r4, r5, r6, pc}
  40437e:	2101      	movs	r1, #1
  404380:	fa01 f604 	lsl.w	r6, r1, r4
  404384:	1d72      	adds	r2, r6, #5
  404386:	4628      	mov	r0, r5
  404388:	0092      	lsls	r2, r2, #2
  40438a:	f000 fc47 	bl	404c1c <_calloc_r>
  40438e:	2800      	cmp	r0, #0
  404390:	d0f3      	beq.n	40437a <_Balloc+0x2e>
  404392:	6044      	str	r4, [r0, #4]
  404394:	6086      	str	r6, [r0, #8]
  404396:	e7e4      	b.n	404362 <_Balloc+0x16>

00404398 <_Bfree>:
  404398:	b131      	cbz	r1, 4043a8 <_Bfree+0x10>
  40439a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40439c:	684a      	ldr	r2, [r1, #4]
  40439e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4043a2:	6008      	str	r0, [r1, #0]
  4043a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4043a8:	4770      	bx	lr
  4043aa:	bf00      	nop

004043ac <__multadd>:
  4043ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  4043ae:	690c      	ldr	r4, [r1, #16]
  4043b0:	b083      	sub	sp, #12
  4043b2:	460d      	mov	r5, r1
  4043b4:	4606      	mov	r6, r0
  4043b6:	f101 0e14 	add.w	lr, r1, #20
  4043ba:	2700      	movs	r7, #0
  4043bc:	f8de 0000 	ldr.w	r0, [lr]
  4043c0:	b281      	uxth	r1, r0
  4043c2:	fb02 3301 	mla	r3, r2, r1, r3
  4043c6:	0c01      	lsrs	r1, r0, #16
  4043c8:	0c18      	lsrs	r0, r3, #16
  4043ca:	fb02 0101 	mla	r1, r2, r1, r0
  4043ce:	b29b      	uxth	r3, r3
  4043d0:	3701      	adds	r7, #1
  4043d2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4043d6:	42bc      	cmp	r4, r7
  4043d8:	f84e 3b04 	str.w	r3, [lr], #4
  4043dc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4043e0:	dcec      	bgt.n	4043bc <__multadd+0x10>
  4043e2:	b13b      	cbz	r3, 4043f4 <__multadd+0x48>
  4043e4:	68aa      	ldr	r2, [r5, #8]
  4043e6:	4294      	cmp	r4, r2
  4043e8:	da07      	bge.n	4043fa <__multadd+0x4e>
  4043ea:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4043ee:	3401      	adds	r4, #1
  4043f0:	6153      	str	r3, [r2, #20]
  4043f2:	612c      	str	r4, [r5, #16]
  4043f4:	4628      	mov	r0, r5
  4043f6:	b003      	add	sp, #12
  4043f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4043fa:	6869      	ldr	r1, [r5, #4]
  4043fc:	9301      	str	r3, [sp, #4]
  4043fe:	3101      	adds	r1, #1
  404400:	4630      	mov	r0, r6
  404402:	f7ff ffa3 	bl	40434c <_Balloc>
  404406:	692a      	ldr	r2, [r5, #16]
  404408:	3202      	adds	r2, #2
  40440a:	f105 010c 	add.w	r1, r5, #12
  40440e:	4607      	mov	r7, r0
  404410:	0092      	lsls	r2, r2, #2
  404412:	300c      	adds	r0, #12
  404414:	f7ff fef4 	bl	404200 <memcpy>
  404418:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40441a:	6869      	ldr	r1, [r5, #4]
  40441c:	9b01      	ldr	r3, [sp, #4]
  40441e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404422:	6028      	str	r0, [r5, #0]
  404424:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404428:	463d      	mov	r5, r7
  40442a:	e7de      	b.n	4043ea <__multadd+0x3e>

0040442c <__hi0bits>:
  40442c:	0c02      	lsrs	r2, r0, #16
  40442e:	0412      	lsls	r2, r2, #16
  404430:	4603      	mov	r3, r0
  404432:	b9b2      	cbnz	r2, 404462 <__hi0bits+0x36>
  404434:	0403      	lsls	r3, r0, #16
  404436:	2010      	movs	r0, #16
  404438:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40443c:	bf04      	itt	eq
  40443e:	021b      	lsleq	r3, r3, #8
  404440:	3008      	addeq	r0, #8
  404442:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404446:	bf04      	itt	eq
  404448:	011b      	lsleq	r3, r3, #4
  40444a:	3004      	addeq	r0, #4
  40444c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404450:	bf04      	itt	eq
  404452:	009b      	lsleq	r3, r3, #2
  404454:	3002      	addeq	r0, #2
  404456:	2b00      	cmp	r3, #0
  404458:	db02      	blt.n	404460 <__hi0bits+0x34>
  40445a:	005b      	lsls	r3, r3, #1
  40445c:	d403      	bmi.n	404466 <__hi0bits+0x3a>
  40445e:	2020      	movs	r0, #32
  404460:	4770      	bx	lr
  404462:	2000      	movs	r0, #0
  404464:	e7e8      	b.n	404438 <__hi0bits+0xc>
  404466:	3001      	adds	r0, #1
  404468:	4770      	bx	lr
  40446a:	bf00      	nop

0040446c <__lo0bits>:
  40446c:	6803      	ldr	r3, [r0, #0]
  40446e:	f013 0207 	ands.w	r2, r3, #7
  404472:	4601      	mov	r1, r0
  404474:	d007      	beq.n	404486 <__lo0bits+0x1a>
  404476:	07da      	lsls	r2, r3, #31
  404478:	d421      	bmi.n	4044be <__lo0bits+0x52>
  40447a:	0798      	lsls	r0, r3, #30
  40447c:	d421      	bmi.n	4044c2 <__lo0bits+0x56>
  40447e:	089b      	lsrs	r3, r3, #2
  404480:	600b      	str	r3, [r1, #0]
  404482:	2002      	movs	r0, #2
  404484:	4770      	bx	lr
  404486:	b298      	uxth	r0, r3
  404488:	b198      	cbz	r0, 4044b2 <__lo0bits+0x46>
  40448a:	4610      	mov	r0, r2
  40448c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404490:	bf04      	itt	eq
  404492:	0a1b      	lsreq	r3, r3, #8
  404494:	3008      	addeq	r0, #8
  404496:	071a      	lsls	r2, r3, #28
  404498:	bf04      	itt	eq
  40449a:	091b      	lsreq	r3, r3, #4
  40449c:	3004      	addeq	r0, #4
  40449e:	079a      	lsls	r2, r3, #30
  4044a0:	bf04      	itt	eq
  4044a2:	089b      	lsreq	r3, r3, #2
  4044a4:	3002      	addeq	r0, #2
  4044a6:	07da      	lsls	r2, r3, #31
  4044a8:	d407      	bmi.n	4044ba <__lo0bits+0x4e>
  4044aa:	085b      	lsrs	r3, r3, #1
  4044ac:	d104      	bne.n	4044b8 <__lo0bits+0x4c>
  4044ae:	2020      	movs	r0, #32
  4044b0:	4770      	bx	lr
  4044b2:	0c1b      	lsrs	r3, r3, #16
  4044b4:	2010      	movs	r0, #16
  4044b6:	e7e9      	b.n	40448c <__lo0bits+0x20>
  4044b8:	3001      	adds	r0, #1
  4044ba:	600b      	str	r3, [r1, #0]
  4044bc:	4770      	bx	lr
  4044be:	2000      	movs	r0, #0
  4044c0:	4770      	bx	lr
  4044c2:	085b      	lsrs	r3, r3, #1
  4044c4:	600b      	str	r3, [r1, #0]
  4044c6:	2001      	movs	r0, #1
  4044c8:	4770      	bx	lr
  4044ca:	bf00      	nop

004044cc <__i2b>:
  4044cc:	b510      	push	{r4, lr}
  4044ce:	460c      	mov	r4, r1
  4044d0:	2101      	movs	r1, #1
  4044d2:	f7ff ff3b 	bl	40434c <_Balloc>
  4044d6:	2201      	movs	r2, #1
  4044d8:	6144      	str	r4, [r0, #20]
  4044da:	6102      	str	r2, [r0, #16]
  4044dc:	bd10      	pop	{r4, pc}
  4044de:	bf00      	nop

004044e0 <__multiply>:
  4044e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4044e4:	690c      	ldr	r4, [r1, #16]
  4044e6:	6915      	ldr	r5, [r2, #16]
  4044e8:	42ac      	cmp	r4, r5
  4044ea:	b083      	sub	sp, #12
  4044ec:	468b      	mov	fp, r1
  4044ee:	4616      	mov	r6, r2
  4044f0:	da04      	bge.n	4044fc <__multiply+0x1c>
  4044f2:	4622      	mov	r2, r4
  4044f4:	46b3      	mov	fp, r6
  4044f6:	462c      	mov	r4, r5
  4044f8:	460e      	mov	r6, r1
  4044fa:	4615      	mov	r5, r2
  4044fc:	f8db 3008 	ldr.w	r3, [fp, #8]
  404500:	f8db 1004 	ldr.w	r1, [fp, #4]
  404504:	eb04 0805 	add.w	r8, r4, r5
  404508:	4598      	cmp	r8, r3
  40450a:	bfc8      	it	gt
  40450c:	3101      	addgt	r1, #1
  40450e:	f7ff ff1d 	bl	40434c <_Balloc>
  404512:	f100 0914 	add.w	r9, r0, #20
  404516:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40451a:	45d1      	cmp	r9, sl
  40451c:	9000      	str	r0, [sp, #0]
  40451e:	d205      	bcs.n	40452c <__multiply+0x4c>
  404520:	464b      	mov	r3, r9
  404522:	2100      	movs	r1, #0
  404524:	f843 1b04 	str.w	r1, [r3], #4
  404528:	459a      	cmp	sl, r3
  40452a:	d8fb      	bhi.n	404524 <__multiply+0x44>
  40452c:	f106 0c14 	add.w	ip, r6, #20
  404530:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404534:	f10b 0b14 	add.w	fp, fp, #20
  404538:	459c      	cmp	ip, r3
  40453a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40453e:	d24c      	bcs.n	4045da <__multiply+0xfa>
  404540:	f8cd a004 	str.w	sl, [sp, #4]
  404544:	469a      	mov	sl, r3
  404546:	f8dc 5000 	ldr.w	r5, [ip]
  40454a:	b2af      	uxth	r7, r5
  40454c:	b1ef      	cbz	r7, 40458a <__multiply+0xaa>
  40454e:	2100      	movs	r1, #0
  404550:	464d      	mov	r5, r9
  404552:	465e      	mov	r6, fp
  404554:	460c      	mov	r4, r1
  404556:	f856 2b04 	ldr.w	r2, [r6], #4
  40455a:	6828      	ldr	r0, [r5, #0]
  40455c:	b293      	uxth	r3, r2
  40455e:	b281      	uxth	r1, r0
  404560:	fb07 1303 	mla	r3, r7, r3, r1
  404564:	0c12      	lsrs	r2, r2, #16
  404566:	0c01      	lsrs	r1, r0, #16
  404568:	4423      	add	r3, r4
  40456a:	fb07 1102 	mla	r1, r7, r2, r1
  40456e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404572:	b29b      	uxth	r3, r3
  404574:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404578:	45b6      	cmp	lr, r6
  40457a:	f845 3b04 	str.w	r3, [r5], #4
  40457e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404582:	d8e8      	bhi.n	404556 <__multiply+0x76>
  404584:	602c      	str	r4, [r5, #0]
  404586:	f8dc 5000 	ldr.w	r5, [ip]
  40458a:	0c2d      	lsrs	r5, r5, #16
  40458c:	d01d      	beq.n	4045ca <__multiply+0xea>
  40458e:	f8d9 3000 	ldr.w	r3, [r9]
  404592:	4648      	mov	r0, r9
  404594:	461c      	mov	r4, r3
  404596:	4659      	mov	r1, fp
  404598:	2200      	movs	r2, #0
  40459a:	880e      	ldrh	r6, [r1, #0]
  40459c:	0c24      	lsrs	r4, r4, #16
  40459e:	fb05 4406 	mla	r4, r5, r6, r4
  4045a2:	4422      	add	r2, r4
  4045a4:	b29b      	uxth	r3, r3
  4045a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4045aa:	f840 3b04 	str.w	r3, [r0], #4
  4045ae:	f851 3b04 	ldr.w	r3, [r1], #4
  4045b2:	6804      	ldr	r4, [r0, #0]
  4045b4:	0c1b      	lsrs	r3, r3, #16
  4045b6:	b2a6      	uxth	r6, r4
  4045b8:	fb05 6303 	mla	r3, r5, r3, r6
  4045bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4045c0:	458e      	cmp	lr, r1
  4045c2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4045c6:	d8e8      	bhi.n	40459a <__multiply+0xba>
  4045c8:	6003      	str	r3, [r0, #0]
  4045ca:	f10c 0c04 	add.w	ip, ip, #4
  4045ce:	45e2      	cmp	sl, ip
  4045d0:	f109 0904 	add.w	r9, r9, #4
  4045d4:	d8b7      	bhi.n	404546 <__multiply+0x66>
  4045d6:	f8dd a004 	ldr.w	sl, [sp, #4]
  4045da:	f1b8 0f00 	cmp.w	r8, #0
  4045de:	dd0b      	ble.n	4045f8 <__multiply+0x118>
  4045e0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4045e4:	f1aa 0a04 	sub.w	sl, sl, #4
  4045e8:	b11b      	cbz	r3, 4045f2 <__multiply+0x112>
  4045ea:	e005      	b.n	4045f8 <__multiply+0x118>
  4045ec:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4045f0:	b913      	cbnz	r3, 4045f8 <__multiply+0x118>
  4045f2:	f1b8 0801 	subs.w	r8, r8, #1
  4045f6:	d1f9      	bne.n	4045ec <__multiply+0x10c>
  4045f8:	9800      	ldr	r0, [sp, #0]
  4045fa:	f8c0 8010 	str.w	r8, [r0, #16]
  4045fe:	b003      	add	sp, #12
  404600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404604 <__pow5mult>:
  404604:	f012 0303 	ands.w	r3, r2, #3
  404608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40460c:	4614      	mov	r4, r2
  40460e:	4607      	mov	r7, r0
  404610:	d12e      	bne.n	404670 <__pow5mult+0x6c>
  404612:	460d      	mov	r5, r1
  404614:	10a4      	asrs	r4, r4, #2
  404616:	d01c      	beq.n	404652 <__pow5mult+0x4e>
  404618:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40461a:	b396      	cbz	r6, 404682 <__pow5mult+0x7e>
  40461c:	07e3      	lsls	r3, r4, #31
  40461e:	f04f 0800 	mov.w	r8, #0
  404622:	d406      	bmi.n	404632 <__pow5mult+0x2e>
  404624:	1064      	asrs	r4, r4, #1
  404626:	d014      	beq.n	404652 <__pow5mult+0x4e>
  404628:	6830      	ldr	r0, [r6, #0]
  40462a:	b1a8      	cbz	r0, 404658 <__pow5mult+0x54>
  40462c:	4606      	mov	r6, r0
  40462e:	07e3      	lsls	r3, r4, #31
  404630:	d5f8      	bpl.n	404624 <__pow5mult+0x20>
  404632:	4632      	mov	r2, r6
  404634:	4629      	mov	r1, r5
  404636:	4638      	mov	r0, r7
  404638:	f7ff ff52 	bl	4044e0 <__multiply>
  40463c:	b1b5      	cbz	r5, 40466c <__pow5mult+0x68>
  40463e:	686a      	ldr	r2, [r5, #4]
  404640:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404642:	1064      	asrs	r4, r4, #1
  404644:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404648:	6029      	str	r1, [r5, #0]
  40464a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40464e:	4605      	mov	r5, r0
  404650:	d1ea      	bne.n	404628 <__pow5mult+0x24>
  404652:	4628      	mov	r0, r5
  404654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404658:	4632      	mov	r2, r6
  40465a:	4631      	mov	r1, r6
  40465c:	4638      	mov	r0, r7
  40465e:	f7ff ff3f 	bl	4044e0 <__multiply>
  404662:	6030      	str	r0, [r6, #0]
  404664:	f8c0 8000 	str.w	r8, [r0]
  404668:	4606      	mov	r6, r0
  40466a:	e7e0      	b.n	40462e <__pow5mult+0x2a>
  40466c:	4605      	mov	r5, r0
  40466e:	e7d9      	b.n	404624 <__pow5mult+0x20>
  404670:	1e5a      	subs	r2, r3, #1
  404672:	4d0b      	ldr	r5, [pc, #44]	; (4046a0 <__pow5mult+0x9c>)
  404674:	2300      	movs	r3, #0
  404676:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40467a:	f7ff fe97 	bl	4043ac <__multadd>
  40467e:	4605      	mov	r5, r0
  404680:	e7c8      	b.n	404614 <__pow5mult+0x10>
  404682:	2101      	movs	r1, #1
  404684:	4638      	mov	r0, r7
  404686:	f7ff fe61 	bl	40434c <_Balloc>
  40468a:	f240 2171 	movw	r1, #625	; 0x271
  40468e:	2201      	movs	r2, #1
  404690:	2300      	movs	r3, #0
  404692:	6141      	str	r1, [r0, #20]
  404694:	6102      	str	r2, [r0, #16]
  404696:	4606      	mov	r6, r0
  404698:	64b8      	str	r0, [r7, #72]	; 0x48
  40469a:	6003      	str	r3, [r0, #0]
  40469c:	e7be      	b.n	40461c <__pow5mult+0x18>
  40469e:	bf00      	nop
  4046a0:	00406860 	.word	0x00406860

004046a4 <__lshift>:
  4046a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4046a8:	4691      	mov	r9, r2
  4046aa:	690a      	ldr	r2, [r1, #16]
  4046ac:	688b      	ldr	r3, [r1, #8]
  4046ae:	ea4f 1469 	mov.w	r4, r9, asr #5
  4046b2:	eb04 0802 	add.w	r8, r4, r2
  4046b6:	f108 0501 	add.w	r5, r8, #1
  4046ba:	429d      	cmp	r5, r3
  4046bc:	460e      	mov	r6, r1
  4046be:	4607      	mov	r7, r0
  4046c0:	6849      	ldr	r1, [r1, #4]
  4046c2:	dd04      	ble.n	4046ce <__lshift+0x2a>
  4046c4:	005b      	lsls	r3, r3, #1
  4046c6:	429d      	cmp	r5, r3
  4046c8:	f101 0101 	add.w	r1, r1, #1
  4046cc:	dcfa      	bgt.n	4046c4 <__lshift+0x20>
  4046ce:	4638      	mov	r0, r7
  4046d0:	f7ff fe3c 	bl	40434c <_Balloc>
  4046d4:	2c00      	cmp	r4, #0
  4046d6:	f100 0314 	add.w	r3, r0, #20
  4046da:	dd06      	ble.n	4046ea <__lshift+0x46>
  4046dc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4046e0:	2100      	movs	r1, #0
  4046e2:	f843 1b04 	str.w	r1, [r3], #4
  4046e6:	429a      	cmp	r2, r3
  4046e8:	d1fb      	bne.n	4046e2 <__lshift+0x3e>
  4046ea:	6934      	ldr	r4, [r6, #16]
  4046ec:	f106 0114 	add.w	r1, r6, #20
  4046f0:	f019 091f 	ands.w	r9, r9, #31
  4046f4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4046f8:	d01d      	beq.n	404736 <__lshift+0x92>
  4046fa:	f1c9 0c20 	rsb	ip, r9, #32
  4046fe:	2200      	movs	r2, #0
  404700:	680c      	ldr	r4, [r1, #0]
  404702:	fa04 f409 	lsl.w	r4, r4, r9
  404706:	4314      	orrs	r4, r2
  404708:	f843 4b04 	str.w	r4, [r3], #4
  40470c:	f851 2b04 	ldr.w	r2, [r1], #4
  404710:	458e      	cmp	lr, r1
  404712:	fa22 f20c 	lsr.w	r2, r2, ip
  404716:	d8f3      	bhi.n	404700 <__lshift+0x5c>
  404718:	601a      	str	r2, [r3, #0]
  40471a:	b10a      	cbz	r2, 404720 <__lshift+0x7c>
  40471c:	f108 0502 	add.w	r5, r8, #2
  404720:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404722:	6872      	ldr	r2, [r6, #4]
  404724:	3d01      	subs	r5, #1
  404726:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40472a:	6105      	str	r5, [r0, #16]
  40472c:	6031      	str	r1, [r6, #0]
  40472e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404736:	3b04      	subs	r3, #4
  404738:	f851 2b04 	ldr.w	r2, [r1], #4
  40473c:	f843 2f04 	str.w	r2, [r3, #4]!
  404740:	458e      	cmp	lr, r1
  404742:	d8f9      	bhi.n	404738 <__lshift+0x94>
  404744:	e7ec      	b.n	404720 <__lshift+0x7c>
  404746:	bf00      	nop

00404748 <__mcmp>:
  404748:	b430      	push	{r4, r5}
  40474a:	690b      	ldr	r3, [r1, #16]
  40474c:	4605      	mov	r5, r0
  40474e:	6900      	ldr	r0, [r0, #16]
  404750:	1ac0      	subs	r0, r0, r3
  404752:	d10f      	bne.n	404774 <__mcmp+0x2c>
  404754:	009b      	lsls	r3, r3, #2
  404756:	3514      	adds	r5, #20
  404758:	3114      	adds	r1, #20
  40475a:	4419      	add	r1, r3
  40475c:	442b      	add	r3, r5
  40475e:	e001      	b.n	404764 <__mcmp+0x1c>
  404760:	429d      	cmp	r5, r3
  404762:	d207      	bcs.n	404774 <__mcmp+0x2c>
  404764:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404768:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40476c:	4294      	cmp	r4, r2
  40476e:	d0f7      	beq.n	404760 <__mcmp+0x18>
  404770:	d302      	bcc.n	404778 <__mcmp+0x30>
  404772:	2001      	movs	r0, #1
  404774:	bc30      	pop	{r4, r5}
  404776:	4770      	bx	lr
  404778:	f04f 30ff 	mov.w	r0, #4294967295
  40477c:	e7fa      	b.n	404774 <__mcmp+0x2c>
  40477e:	bf00      	nop

00404780 <__mdiff>:
  404780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404784:	690f      	ldr	r7, [r1, #16]
  404786:	460e      	mov	r6, r1
  404788:	6911      	ldr	r1, [r2, #16]
  40478a:	1a7f      	subs	r7, r7, r1
  40478c:	2f00      	cmp	r7, #0
  40478e:	4690      	mov	r8, r2
  404790:	d117      	bne.n	4047c2 <__mdiff+0x42>
  404792:	0089      	lsls	r1, r1, #2
  404794:	f106 0514 	add.w	r5, r6, #20
  404798:	f102 0e14 	add.w	lr, r2, #20
  40479c:	186b      	adds	r3, r5, r1
  40479e:	4471      	add	r1, lr
  4047a0:	e001      	b.n	4047a6 <__mdiff+0x26>
  4047a2:	429d      	cmp	r5, r3
  4047a4:	d25c      	bcs.n	404860 <__mdiff+0xe0>
  4047a6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4047aa:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4047ae:	42a2      	cmp	r2, r4
  4047b0:	d0f7      	beq.n	4047a2 <__mdiff+0x22>
  4047b2:	d25e      	bcs.n	404872 <__mdiff+0xf2>
  4047b4:	4633      	mov	r3, r6
  4047b6:	462c      	mov	r4, r5
  4047b8:	4646      	mov	r6, r8
  4047ba:	4675      	mov	r5, lr
  4047bc:	4698      	mov	r8, r3
  4047be:	2701      	movs	r7, #1
  4047c0:	e005      	b.n	4047ce <__mdiff+0x4e>
  4047c2:	db58      	blt.n	404876 <__mdiff+0xf6>
  4047c4:	f106 0514 	add.w	r5, r6, #20
  4047c8:	f108 0414 	add.w	r4, r8, #20
  4047cc:	2700      	movs	r7, #0
  4047ce:	6871      	ldr	r1, [r6, #4]
  4047d0:	f7ff fdbc 	bl	40434c <_Balloc>
  4047d4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4047d8:	6936      	ldr	r6, [r6, #16]
  4047da:	60c7      	str	r7, [r0, #12]
  4047dc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4047e0:	46a6      	mov	lr, r4
  4047e2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4047e6:	f100 0414 	add.w	r4, r0, #20
  4047ea:	2300      	movs	r3, #0
  4047ec:	f85e 1b04 	ldr.w	r1, [lr], #4
  4047f0:	f855 8b04 	ldr.w	r8, [r5], #4
  4047f4:	b28a      	uxth	r2, r1
  4047f6:	fa13 f388 	uxtah	r3, r3, r8
  4047fa:	0c09      	lsrs	r1, r1, #16
  4047fc:	1a9a      	subs	r2, r3, r2
  4047fe:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404802:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404806:	b292      	uxth	r2, r2
  404808:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40480c:	45f4      	cmp	ip, lr
  40480e:	f844 2b04 	str.w	r2, [r4], #4
  404812:	ea4f 4323 	mov.w	r3, r3, asr #16
  404816:	d8e9      	bhi.n	4047ec <__mdiff+0x6c>
  404818:	42af      	cmp	r7, r5
  40481a:	d917      	bls.n	40484c <__mdiff+0xcc>
  40481c:	46a4      	mov	ip, r4
  40481e:	46ae      	mov	lr, r5
  404820:	f85e 2b04 	ldr.w	r2, [lr], #4
  404824:	fa13 f382 	uxtah	r3, r3, r2
  404828:	1419      	asrs	r1, r3, #16
  40482a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40482e:	b29b      	uxth	r3, r3
  404830:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404834:	4577      	cmp	r7, lr
  404836:	f84c 2b04 	str.w	r2, [ip], #4
  40483a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40483e:	d8ef      	bhi.n	404820 <__mdiff+0xa0>
  404840:	43ed      	mvns	r5, r5
  404842:	442f      	add	r7, r5
  404844:	f027 0703 	bic.w	r7, r7, #3
  404848:	3704      	adds	r7, #4
  40484a:	443c      	add	r4, r7
  40484c:	3c04      	subs	r4, #4
  40484e:	b922      	cbnz	r2, 40485a <__mdiff+0xda>
  404850:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404854:	3e01      	subs	r6, #1
  404856:	2b00      	cmp	r3, #0
  404858:	d0fa      	beq.n	404850 <__mdiff+0xd0>
  40485a:	6106      	str	r6, [r0, #16]
  40485c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404860:	2100      	movs	r1, #0
  404862:	f7ff fd73 	bl	40434c <_Balloc>
  404866:	2201      	movs	r2, #1
  404868:	2300      	movs	r3, #0
  40486a:	6102      	str	r2, [r0, #16]
  40486c:	6143      	str	r3, [r0, #20]
  40486e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404872:	4674      	mov	r4, lr
  404874:	e7ab      	b.n	4047ce <__mdiff+0x4e>
  404876:	4633      	mov	r3, r6
  404878:	f106 0414 	add.w	r4, r6, #20
  40487c:	f102 0514 	add.w	r5, r2, #20
  404880:	4616      	mov	r6, r2
  404882:	2701      	movs	r7, #1
  404884:	4698      	mov	r8, r3
  404886:	e7a2      	b.n	4047ce <__mdiff+0x4e>

00404888 <__d2b>:
  404888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40488c:	b082      	sub	sp, #8
  40488e:	2101      	movs	r1, #1
  404890:	461c      	mov	r4, r3
  404892:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404896:	4615      	mov	r5, r2
  404898:	9e08      	ldr	r6, [sp, #32]
  40489a:	f7ff fd57 	bl	40434c <_Balloc>
  40489e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4048a2:	4680      	mov	r8, r0
  4048a4:	b10f      	cbz	r7, 4048aa <__d2b+0x22>
  4048a6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4048aa:	9401      	str	r4, [sp, #4]
  4048ac:	b31d      	cbz	r5, 4048f6 <__d2b+0x6e>
  4048ae:	a802      	add	r0, sp, #8
  4048b0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4048b4:	f7ff fdda 	bl	40446c <__lo0bits>
  4048b8:	2800      	cmp	r0, #0
  4048ba:	d134      	bne.n	404926 <__d2b+0x9e>
  4048bc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4048c0:	f8c8 2014 	str.w	r2, [r8, #20]
  4048c4:	2b00      	cmp	r3, #0
  4048c6:	bf0c      	ite	eq
  4048c8:	2101      	moveq	r1, #1
  4048ca:	2102      	movne	r1, #2
  4048cc:	f8c8 3018 	str.w	r3, [r8, #24]
  4048d0:	f8c8 1010 	str.w	r1, [r8, #16]
  4048d4:	b9df      	cbnz	r7, 40490e <__d2b+0x86>
  4048d6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4048da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4048de:	6030      	str	r0, [r6, #0]
  4048e0:	6918      	ldr	r0, [r3, #16]
  4048e2:	f7ff fda3 	bl	40442c <__hi0bits>
  4048e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4048e8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4048ec:	6018      	str	r0, [r3, #0]
  4048ee:	4640      	mov	r0, r8
  4048f0:	b002      	add	sp, #8
  4048f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4048f6:	a801      	add	r0, sp, #4
  4048f8:	f7ff fdb8 	bl	40446c <__lo0bits>
  4048fc:	9b01      	ldr	r3, [sp, #4]
  4048fe:	f8c8 3014 	str.w	r3, [r8, #20]
  404902:	2101      	movs	r1, #1
  404904:	3020      	adds	r0, #32
  404906:	f8c8 1010 	str.w	r1, [r8, #16]
  40490a:	2f00      	cmp	r7, #0
  40490c:	d0e3      	beq.n	4048d6 <__d2b+0x4e>
  40490e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404910:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404914:	4407      	add	r7, r0
  404916:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40491a:	6037      	str	r7, [r6, #0]
  40491c:	6018      	str	r0, [r3, #0]
  40491e:	4640      	mov	r0, r8
  404920:	b002      	add	sp, #8
  404922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404926:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40492a:	f1c0 0220 	rsb	r2, r0, #32
  40492e:	fa03 f202 	lsl.w	r2, r3, r2
  404932:	430a      	orrs	r2, r1
  404934:	40c3      	lsrs	r3, r0
  404936:	9301      	str	r3, [sp, #4]
  404938:	f8c8 2014 	str.w	r2, [r8, #20]
  40493c:	e7c2      	b.n	4048c4 <__d2b+0x3c>
  40493e:	bf00      	nop

00404940 <_sbrk_r>:
  404940:	b538      	push	{r3, r4, r5, lr}
  404942:	4c07      	ldr	r4, [pc, #28]	; (404960 <_sbrk_r+0x20>)
  404944:	2300      	movs	r3, #0
  404946:	4605      	mov	r5, r0
  404948:	4608      	mov	r0, r1
  40494a:	6023      	str	r3, [r4, #0]
  40494c:	f7fc fda6 	bl	40149c <_sbrk>
  404950:	1c43      	adds	r3, r0, #1
  404952:	d000      	beq.n	404956 <_sbrk_r+0x16>
  404954:	bd38      	pop	{r3, r4, r5, pc}
  404956:	6823      	ldr	r3, [r4, #0]
  404958:	2b00      	cmp	r3, #0
  40495a:	d0fb      	beq.n	404954 <_sbrk_r+0x14>
  40495c:	602b      	str	r3, [r5, #0]
  40495e:	bd38      	pop	{r3, r4, r5, pc}
  404960:	20000e98 	.word	0x20000e98
	...

00404980 <strlen>:
  404980:	f890 f000 	pld	[r0]
  404984:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404988:	f020 0107 	bic.w	r1, r0, #7
  40498c:	f06f 0c00 	mvn.w	ip, #0
  404990:	f010 0407 	ands.w	r4, r0, #7
  404994:	f891 f020 	pld	[r1, #32]
  404998:	f040 8049 	bne.w	404a2e <strlen+0xae>
  40499c:	f04f 0400 	mov.w	r4, #0
  4049a0:	f06f 0007 	mvn.w	r0, #7
  4049a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4049a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4049ac:	f100 0008 	add.w	r0, r0, #8
  4049b0:	fa82 f24c 	uadd8	r2, r2, ip
  4049b4:	faa4 f28c 	sel	r2, r4, ip
  4049b8:	fa83 f34c 	uadd8	r3, r3, ip
  4049bc:	faa2 f38c 	sel	r3, r2, ip
  4049c0:	bb4b      	cbnz	r3, 404a16 <strlen+0x96>
  4049c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4049c6:	fa82 f24c 	uadd8	r2, r2, ip
  4049ca:	f100 0008 	add.w	r0, r0, #8
  4049ce:	faa4 f28c 	sel	r2, r4, ip
  4049d2:	fa83 f34c 	uadd8	r3, r3, ip
  4049d6:	faa2 f38c 	sel	r3, r2, ip
  4049da:	b9e3      	cbnz	r3, 404a16 <strlen+0x96>
  4049dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4049e0:	fa82 f24c 	uadd8	r2, r2, ip
  4049e4:	f100 0008 	add.w	r0, r0, #8
  4049e8:	faa4 f28c 	sel	r2, r4, ip
  4049ec:	fa83 f34c 	uadd8	r3, r3, ip
  4049f0:	faa2 f38c 	sel	r3, r2, ip
  4049f4:	b97b      	cbnz	r3, 404a16 <strlen+0x96>
  4049f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4049fa:	f101 0120 	add.w	r1, r1, #32
  4049fe:	fa82 f24c 	uadd8	r2, r2, ip
  404a02:	f100 0008 	add.w	r0, r0, #8
  404a06:	faa4 f28c 	sel	r2, r4, ip
  404a0a:	fa83 f34c 	uadd8	r3, r3, ip
  404a0e:	faa2 f38c 	sel	r3, r2, ip
  404a12:	2b00      	cmp	r3, #0
  404a14:	d0c6      	beq.n	4049a4 <strlen+0x24>
  404a16:	2a00      	cmp	r2, #0
  404a18:	bf04      	itt	eq
  404a1a:	3004      	addeq	r0, #4
  404a1c:	461a      	moveq	r2, r3
  404a1e:	ba12      	rev	r2, r2
  404a20:	fab2 f282 	clz	r2, r2
  404a24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404a28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404a2c:	4770      	bx	lr
  404a2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404a32:	f004 0503 	and.w	r5, r4, #3
  404a36:	f1c4 0000 	rsb	r0, r4, #0
  404a3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404a3e:	f014 0f04 	tst.w	r4, #4
  404a42:	f891 f040 	pld	[r1, #64]	; 0x40
  404a46:	fa0c f505 	lsl.w	r5, ip, r5
  404a4a:	ea62 0205 	orn	r2, r2, r5
  404a4e:	bf1c      	itt	ne
  404a50:	ea63 0305 	ornne	r3, r3, r5
  404a54:	4662      	movne	r2, ip
  404a56:	f04f 0400 	mov.w	r4, #0
  404a5a:	e7a9      	b.n	4049b0 <strlen+0x30>

00404a5c <__ssprint_r>:
  404a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a60:	6893      	ldr	r3, [r2, #8]
  404a62:	b083      	sub	sp, #12
  404a64:	4690      	mov	r8, r2
  404a66:	2b00      	cmp	r3, #0
  404a68:	d070      	beq.n	404b4c <__ssprint_r+0xf0>
  404a6a:	4682      	mov	sl, r0
  404a6c:	460c      	mov	r4, r1
  404a6e:	6817      	ldr	r7, [r2, #0]
  404a70:	688d      	ldr	r5, [r1, #8]
  404a72:	6808      	ldr	r0, [r1, #0]
  404a74:	e042      	b.n	404afc <__ssprint_r+0xa0>
  404a76:	89a3      	ldrh	r3, [r4, #12]
  404a78:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404a7c:	d02e      	beq.n	404adc <__ssprint_r+0x80>
  404a7e:	6965      	ldr	r5, [r4, #20]
  404a80:	6921      	ldr	r1, [r4, #16]
  404a82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  404a86:	eba0 0b01 	sub.w	fp, r0, r1
  404a8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  404a8e:	f10b 0001 	add.w	r0, fp, #1
  404a92:	106d      	asrs	r5, r5, #1
  404a94:	4430      	add	r0, r6
  404a96:	42a8      	cmp	r0, r5
  404a98:	462a      	mov	r2, r5
  404a9a:	bf84      	itt	hi
  404a9c:	4605      	movhi	r5, r0
  404a9e:	462a      	movhi	r2, r5
  404aa0:	055b      	lsls	r3, r3, #21
  404aa2:	d538      	bpl.n	404b16 <__ssprint_r+0xba>
  404aa4:	4611      	mov	r1, r2
  404aa6:	4650      	mov	r0, sl
  404aa8:	f7ff f8a4 	bl	403bf4 <_malloc_r>
  404aac:	2800      	cmp	r0, #0
  404aae:	d03c      	beq.n	404b2a <__ssprint_r+0xce>
  404ab0:	465a      	mov	r2, fp
  404ab2:	6921      	ldr	r1, [r4, #16]
  404ab4:	9001      	str	r0, [sp, #4]
  404ab6:	f7ff fba3 	bl	404200 <memcpy>
  404aba:	89a2      	ldrh	r2, [r4, #12]
  404abc:	9b01      	ldr	r3, [sp, #4]
  404abe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  404ac2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  404ac6:	81a2      	strh	r2, [r4, #12]
  404ac8:	eba5 020b 	sub.w	r2, r5, fp
  404acc:	eb03 000b 	add.w	r0, r3, fp
  404ad0:	6165      	str	r5, [r4, #20]
  404ad2:	6123      	str	r3, [r4, #16]
  404ad4:	6020      	str	r0, [r4, #0]
  404ad6:	60a2      	str	r2, [r4, #8]
  404ad8:	4635      	mov	r5, r6
  404ada:	46b3      	mov	fp, r6
  404adc:	465a      	mov	r2, fp
  404ade:	4649      	mov	r1, r9
  404ae0:	f000 fa18 	bl	404f14 <memmove>
  404ae4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  404ae8:	68a2      	ldr	r2, [r4, #8]
  404aea:	6820      	ldr	r0, [r4, #0]
  404aec:	1b55      	subs	r5, r2, r5
  404aee:	4458      	add	r0, fp
  404af0:	1b9e      	subs	r6, r3, r6
  404af2:	60a5      	str	r5, [r4, #8]
  404af4:	6020      	str	r0, [r4, #0]
  404af6:	f8c8 6008 	str.w	r6, [r8, #8]
  404afa:	b33e      	cbz	r6, 404b4c <__ssprint_r+0xf0>
  404afc:	687e      	ldr	r6, [r7, #4]
  404afe:	463b      	mov	r3, r7
  404b00:	3708      	adds	r7, #8
  404b02:	2e00      	cmp	r6, #0
  404b04:	d0fa      	beq.n	404afc <__ssprint_r+0xa0>
  404b06:	42ae      	cmp	r6, r5
  404b08:	f8d3 9000 	ldr.w	r9, [r3]
  404b0c:	46ab      	mov	fp, r5
  404b0e:	d2b2      	bcs.n	404a76 <__ssprint_r+0x1a>
  404b10:	4635      	mov	r5, r6
  404b12:	46b3      	mov	fp, r6
  404b14:	e7e2      	b.n	404adc <__ssprint_r+0x80>
  404b16:	4650      	mov	r0, sl
  404b18:	f000 fa60 	bl	404fdc <_realloc_r>
  404b1c:	4603      	mov	r3, r0
  404b1e:	2800      	cmp	r0, #0
  404b20:	d1d2      	bne.n	404ac8 <__ssprint_r+0x6c>
  404b22:	6921      	ldr	r1, [r4, #16]
  404b24:	4650      	mov	r0, sl
  404b26:	f000 f8f9 	bl	404d1c <_free_r>
  404b2a:	230c      	movs	r3, #12
  404b2c:	f8ca 3000 	str.w	r3, [sl]
  404b30:	89a3      	ldrh	r3, [r4, #12]
  404b32:	2200      	movs	r2, #0
  404b34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b38:	f04f 30ff 	mov.w	r0, #4294967295
  404b3c:	81a3      	strh	r3, [r4, #12]
  404b3e:	f8c8 2008 	str.w	r2, [r8, #8]
  404b42:	f8c8 2004 	str.w	r2, [r8, #4]
  404b46:	b003      	add	sp, #12
  404b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b4c:	2000      	movs	r0, #0
  404b4e:	f8c8 0004 	str.w	r0, [r8, #4]
  404b52:	b003      	add	sp, #12
  404b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404b58 <__register_exitproc>:
  404b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404b5c:	4d2c      	ldr	r5, [pc, #176]	; (404c10 <__register_exitproc+0xb8>)
  404b5e:	4606      	mov	r6, r0
  404b60:	6828      	ldr	r0, [r5, #0]
  404b62:	4698      	mov	r8, r3
  404b64:	460f      	mov	r7, r1
  404b66:	4691      	mov	r9, r2
  404b68:	f7ff f840 	bl	403bec <__retarget_lock_acquire_recursive>
  404b6c:	4b29      	ldr	r3, [pc, #164]	; (404c14 <__register_exitproc+0xbc>)
  404b6e:	681c      	ldr	r4, [r3, #0]
  404b70:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404b74:	2b00      	cmp	r3, #0
  404b76:	d03e      	beq.n	404bf6 <__register_exitproc+0x9e>
  404b78:	685a      	ldr	r2, [r3, #4]
  404b7a:	2a1f      	cmp	r2, #31
  404b7c:	dc1c      	bgt.n	404bb8 <__register_exitproc+0x60>
  404b7e:	f102 0e01 	add.w	lr, r2, #1
  404b82:	b176      	cbz	r6, 404ba2 <__register_exitproc+0x4a>
  404b84:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404b88:	2401      	movs	r4, #1
  404b8a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  404b8e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404b92:	4094      	lsls	r4, r2
  404b94:	4320      	orrs	r0, r4
  404b96:	2e02      	cmp	r6, #2
  404b98:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  404b9c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404ba0:	d023      	beq.n	404bea <__register_exitproc+0x92>
  404ba2:	3202      	adds	r2, #2
  404ba4:	f8c3 e004 	str.w	lr, [r3, #4]
  404ba8:	6828      	ldr	r0, [r5, #0]
  404baa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  404bae:	f7ff f81f 	bl	403bf0 <__retarget_lock_release_recursive>
  404bb2:	2000      	movs	r0, #0
  404bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404bb8:	4b17      	ldr	r3, [pc, #92]	; (404c18 <__register_exitproc+0xc0>)
  404bba:	b30b      	cbz	r3, 404c00 <__register_exitproc+0xa8>
  404bbc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404bc0:	f3af 8000 	nop.w
  404bc4:	4603      	mov	r3, r0
  404bc6:	b1d8      	cbz	r0, 404c00 <__register_exitproc+0xa8>
  404bc8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  404bcc:	6002      	str	r2, [r0, #0]
  404bce:	2100      	movs	r1, #0
  404bd0:	6041      	str	r1, [r0, #4]
  404bd2:	460a      	mov	r2, r1
  404bd4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404bd8:	f04f 0e01 	mov.w	lr, #1
  404bdc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  404be0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  404be4:	2e00      	cmp	r6, #0
  404be6:	d0dc      	beq.n	404ba2 <__register_exitproc+0x4a>
  404be8:	e7cc      	b.n	404b84 <__register_exitproc+0x2c>
  404bea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  404bee:	430c      	orrs	r4, r1
  404bf0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  404bf4:	e7d5      	b.n	404ba2 <__register_exitproc+0x4a>
  404bf6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  404bfa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  404bfe:	e7bb      	b.n	404b78 <__register_exitproc+0x20>
  404c00:	6828      	ldr	r0, [r5, #0]
  404c02:	f7fe fff5 	bl	403bf0 <__retarget_lock_release_recursive>
  404c06:	f04f 30ff 	mov.w	r0, #4294967295
  404c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404c0e:	bf00      	nop
  404c10:	20000448 	.word	0x20000448
  404c14:	004066f8 	.word	0x004066f8
  404c18:	00000000 	.word	0x00000000

00404c1c <_calloc_r>:
  404c1c:	b510      	push	{r4, lr}
  404c1e:	fb02 f101 	mul.w	r1, r2, r1
  404c22:	f7fe ffe7 	bl	403bf4 <_malloc_r>
  404c26:	4604      	mov	r4, r0
  404c28:	b1d8      	cbz	r0, 404c62 <_calloc_r+0x46>
  404c2a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  404c2e:	f022 0203 	bic.w	r2, r2, #3
  404c32:	3a04      	subs	r2, #4
  404c34:	2a24      	cmp	r2, #36	; 0x24
  404c36:	d818      	bhi.n	404c6a <_calloc_r+0x4e>
  404c38:	2a13      	cmp	r2, #19
  404c3a:	d914      	bls.n	404c66 <_calloc_r+0x4a>
  404c3c:	2300      	movs	r3, #0
  404c3e:	2a1b      	cmp	r2, #27
  404c40:	6003      	str	r3, [r0, #0]
  404c42:	6043      	str	r3, [r0, #4]
  404c44:	d916      	bls.n	404c74 <_calloc_r+0x58>
  404c46:	2a24      	cmp	r2, #36	; 0x24
  404c48:	6083      	str	r3, [r0, #8]
  404c4a:	60c3      	str	r3, [r0, #12]
  404c4c:	bf11      	iteee	ne
  404c4e:	f100 0210 	addne.w	r2, r0, #16
  404c52:	6103      	streq	r3, [r0, #16]
  404c54:	6143      	streq	r3, [r0, #20]
  404c56:	f100 0218 	addeq.w	r2, r0, #24
  404c5a:	2300      	movs	r3, #0
  404c5c:	6013      	str	r3, [r2, #0]
  404c5e:	6053      	str	r3, [r2, #4]
  404c60:	6093      	str	r3, [r2, #8]
  404c62:	4620      	mov	r0, r4
  404c64:	bd10      	pop	{r4, pc}
  404c66:	4602      	mov	r2, r0
  404c68:	e7f7      	b.n	404c5a <_calloc_r+0x3e>
  404c6a:	2100      	movs	r1, #0
  404c6c:	f7fc fd26 	bl	4016bc <memset>
  404c70:	4620      	mov	r0, r4
  404c72:	bd10      	pop	{r4, pc}
  404c74:	f100 0208 	add.w	r2, r0, #8
  404c78:	e7ef      	b.n	404c5a <_calloc_r+0x3e>
  404c7a:	bf00      	nop

00404c7c <_malloc_trim_r>:
  404c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404c7e:	4f24      	ldr	r7, [pc, #144]	; (404d10 <_malloc_trim_r+0x94>)
  404c80:	460c      	mov	r4, r1
  404c82:	4606      	mov	r6, r0
  404c84:	f7ff fb56 	bl	404334 <__malloc_lock>
  404c88:	68bb      	ldr	r3, [r7, #8]
  404c8a:	685d      	ldr	r5, [r3, #4]
  404c8c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404c90:	310f      	adds	r1, #15
  404c92:	f025 0503 	bic.w	r5, r5, #3
  404c96:	4429      	add	r1, r5
  404c98:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404c9c:	f021 010f 	bic.w	r1, r1, #15
  404ca0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404ca4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404ca8:	db07      	blt.n	404cba <_malloc_trim_r+0x3e>
  404caa:	2100      	movs	r1, #0
  404cac:	4630      	mov	r0, r6
  404cae:	f7ff fe47 	bl	404940 <_sbrk_r>
  404cb2:	68bb      	ldr	r3, [r7, #8]
  404cb4:	442b      	add	r3, r5
  404cb6:	4298      	cmp	r0, r3
  404cb8:	d004      	beq.n	404cc4 <_malloc_trim_r+0x48>
  404cba:	4630      	mov	r0, r6
  404cbc:	f7ff fb40 	bl	404340 <__malloc_unlock>
  404cc0:	2000      	movs	r0, #0
  404cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404cc4:	4261      	negs	r1, r4
  404cc6:	4630      	mov	r0, r6
  404cc8:	f7ff fe3a 	bl	404940 <_sbrk_r>
  404ccc:	3001      	adds	r0, #1
  404cce:	d00d      	beq.n	404cec <_malloc_trim_r+0x70>
  404cd0:	4b10      	ldr	r3, [pc, #64]	; (404d14 <_malloc_trim_r+0x98>)
  404cd2:	68ba      	ldr	r2, [r7, #8]
  404cd4:	6819      	ldr	r1, [r3, #0]
  404cd6:	1b2d      	subs	r5, r5, r4
  404cd8:	f045 0501 	orr.w	r5, r5, #1
  404cdc:	4630      	mov	r0, r6
  404cde:	1b09      	subs	r1, r1, r4
  404ce0:	6055      	str	r5, [r2, #4]
  404ce2:	6019      	str	r1, [r3, #0]
  404ce4:	f7ff fb2c 	bl	404340 <__malloc_unlock>
  404ce8:	2001      	movs	r0, #1
  404cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404cec:	2100      	movs	r1, #0
  404cee:	4630      	mov	r0, r6
  404cf0:	f7ff fe26 	bl	404940 <_sbrk_r>
  404cf4:	68ba      	ldr	r2, [r7, #8]
  404cf6:	1a83      	subs	r3, r0, r2
  404cf8:	2b0f      	cmp	r3, #15
  404cfa:	ddde      	ble.n	404cba <_malloc_trim_r+0x3e>
  404cfc:	4c06      	ldr	r4, [pc, #24]	; (404d18 <_malloc_trim_r+0x9c>)
  404cfe:	4905      	ldr	r1, [pc, #20]	; (404d14 <_malloc_trim_r+0x98>)
  404d00:	6824      	ldr	r4, [r4, #0]
  404d02:	f043 0301 	orr.w	r3, r3, #1
  404d06:	1b00      	subs	r0, r0, r4
  404d08:	6053      	str	r3, [r2, #4]
  404d0a:	6008      	str	r0, [r1, #0]
  404d0c:	e7d5      	b.n	404cba <_malloc_trim_r+0x3e>
  404d0e:	bf00      	nop
  404d10:	2000044c 	.word	0x2000044c
  404d14:	20000e20 	.word	0x20000e20
  404d18:	20000854 	.word	0x20000854

00404d1c <_free_r>:
  404d1c:	2900      	cmp	r1, #0
  404d1e:	d044      	beq.n	404daa <_free_r+0x8e>
  404d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d24:	460d      	mov	r5, r1
  404d26:	4680      	mov	r8, r0
  404d28:	f7ff fb04 	bl	404334 <__malloc_lock>
  404d2c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404d30:	4969      	ldr	r1, [pc, #420]	; (404ed8 <_free_r+0x1bc>)
  404d32:	f027 0301 	bic.w	r3, r7, #1
  404d36:	f1a5 0408 	sub.w	r4, r5, #8
  404d3a:	18e2      	adds	r2, r4, r3
  404d3c:	688e      	ldr	r6, [r1, #8]
  404d3e:	6850      	ldr	r0, [r2, #4]
  404d40:	42b2      	cmp	r2, r6
  404d42:	f020 0003 	bic.w	r0, r0, #3
  404d46:	d05e      	beq.n	404e06 <_free_r+0xea>
  404d48:	07fe      	lsls	r6, r7, #31
  404d4a:	6050      	str	r0, [r2, #4]
  404d4c:	d40b      	bmi.n	404d66 <_free_r+0x4a>
  404d4e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404d52:	1be4      	subs	r4, r4, r7
  404d54:	f101 0e08 	add.w	lr, r1, #8
  404d58:	68a5      	ldr	r5, [r4, #8]
  404d5a:	4575      	cmp	r5, lr
  404d5c:	443b      	add	r3, r7
  404d5e:	d06d      	beq.n	404e3c <_free_r+0x120>
  404d60:	68e7      	ldr	r7, [r4, #12]
  404d62:	60ef      	str	r7, [r5, #12]
  404d64:	60bd      	str	r5, [r7, #8]
  404d66:	1815      	adds	r5, r2, r0
  404d68:	686d      	ldr	r5, [r5, #4]
  404d6a:	07ed      	lsls	r5, r5, #31
  404d6c:	d53e      	bpl.n	404dec <_free_r+0xd0>
  404d6e:	f043 0201 	orr.w	r2, r3, #1
  404d72:	6062      	str	r2, [r4, #4]
  404d74:	50e3      	str	r3, [r4, r3]
  404d76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404d7a:	d217      	bcs.n	404dac <_free_r+0x90>
  404d7c:	08db      	lsrs	r3, r3, #3
  404d7e:	1c58      	adds	r0, r3, #1
  404d80:	109a      	asrs	r2, r3, #2
  404d82:	684d      	ldr	r5, [r1, #4]
  404d84:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404d88:	60a7      	str	r7, [r4, #8]
  404d8a:	2301      	movs	r3, #1
  404d8c:	4093      	lsls	r3, r2
  404d8e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404d92:	432b      	orrs	r3, r5
  404d94:	3a08      	subs	r2, #8
  404d96:	60e2      	str	r2, [r4, #12]
  404d98:	604b      	str	r3, [r1, #4]
  404d9a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404d9e:	60fc      	str	r4, [r7, #12]
  404da0:	4640      	mov	r0, r8
  404da2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404da6:	f7ff bacb 	b.w	404340 <__malloc_unlock>
  404daa:	4770      	bx	lr
  404dac:	0a5a      	lsrs	r2, r3, #9
  404dae:	2a04      	cmp	r2, #4
  404db0:	d852      	bhi.n	404e58 <_free_r+0x13c>
  404db2:	099a      	lsrs	r2, r3, #6
  404db4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404db8:	00ff      	lsls	r7, r7, #3
  404dba:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404dbe:	19c8      	adds	r0, r1, r7
  404dc0:	59ca      	ldr	r2, [r1, r7]
  404dc2:	3808      	subs	r0, #8
  404dc4:	4290      	cmp	r0, r2
  404dc6:	d04f      	beq.n	404e68 <_free_r+0x14c>
  404dc8:	6851      	ldr	r1, [r2, #4]
  404dca:	f021 0103 	bic.w	r1, r1, #3
  404dce:	428b      	cmp	r3, r1
  404dd0:	d232      	bcs.n	404e38 <_free_r+0x11c>
  404dd2:	6892      	ldr	r2, [r2, #8]
  404dd4:	4290      	cmp	r0, r2
  404dd6:	d1f7      	bne.n	404dc8 <_free_r+0xac>
  404dd8:	68c3      	ldr	r3, [r0, #12]
  404dda:	60a0      	str	r0, [r4, #8]
  404ddc:	60e3      	str	r3, [r4, #12]
  404dde:	609c      	str	r4, [r3, #8]
  404de0:	60c4      	str	r4, [r0, #12]
  404de2:	4640      	mov	r0, r8
  404de4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404de8:	f7ff baaa 	b.w	404340 <__malloc_unlock>
  404dec:	6895      	ldr	r5, [r2, #8]
  404dee:	4f3b      	ldr	r7, [pc, #236]	; (404edc <_free_r+0x1c0>)
  404df0:	42bd      	cmp	r5, r7
  404df2:	4403      	add	r3, r0
  404df4:	d040      	beq.n	404e78 <_free_r+0x15c>
  404df6:	68d0      	ldr	r0, [r2, #12]
  404df8:	60e8      	str	r0, [r5, #12]
  404dfa:	f043 0201 	orr.w	r2, r3, #1
  404dfe:	6085      	str	r5, [r0, #8]
  404e00:	6062      	str	r2, [r4, #4]
  404e02:	50e3      	str	r3, [r4, r3]
  404e04:	e7b7      	b.n	404d76 <_free_r+0x5a>
  404e06:	07ff      	lsls	r7, r7, #31
  404e08:	4403      	add	r3, r0
  404e0a:	d407      	bmi.n	404e1c <_free_r+0x100>
  404e0c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404e10:	1aa4      	subs	r4, r4, r2
  404e12:	4413      	add	r3, r2
  404e14:	68a0      	ldr	r0, [r4, #8]
  404e16:	68e2      	ldr	r2, [r4, #12]
  404e18:	60c2      	str	r2, [r0, #12]
  404e1a:	6090      	str	r0, [r2, #8]
  404e1c:	4a30      	ldr	r2, [pc, #192]	; (404ee0 <_free_r+0x1c4>)
  404e1e:	6812      	ldr	r2, [r2, #0]
  404e20:	f043 0001 	orr.w	r0, r3, #1
  404e24:	4293      	cmp	r3, r2
  404e26:	6060      	str	r0, [r4, #4]
  404e28:	608c      	str	r4, [r1, #8]
  404e2a:	d3b9      	bcc.n	404da0 <_free_r+0x84>
  404e2c:	4b2d      	ldr	r3, [pc, #180]	; (404ee4 <_free_r+0x1c8>)
  404e2e:	4640      	mov	r0, r8
  404e30:	6819      	ldr	r1, [r3, #0]
  404e32:	f7ff ff23 	bl	404c7c <_malloc_trim_r>
  404e36:	e7b3      	b.n	404da0 <_free_r+0x84>
  404e38:	4610      	mov	r0, r2
  404e3a:	e7cd      	b.n	404dd8 <_free_r+0xbc>
  404e3c:	1811      	adds	r1, r2, r0
  404e3e:	6849      	ldr	r1, [r1, #4]
  404e40:	07c9      	lsls	r1, r1, #31
  404e42:	d444      	bmi.n	404ece <_free_r+0x1b2>
  404e44:	6891      	ldr	r1, [r2, #8]
  404e46:	68d2      	ldr	r2, [r2, #12]
  404e48:	60ca      	str	r2, [r1, #12]
  404e4a:	4403      	add	r3, r0
  404e4c:	f043 0001 	orr.w	r0, r3, #1
  404e50:	6091      	str	r1, [r2, #8]
  404e52:	6060      	str	r0, [r4, #4]
  404e54:	50e3      	str	r3, [r4, r3]
  404e56:	e7a3      	b.n	404da0 <_free_r+0x84>
  404e58:	2a14      	cmp	r2, #20
  404e5a:	d816      	bhi.n	404e8a <_free_r+0x16e>
  404e5c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404e60:	00ff      	lsls	r7, r7, #3
  404e62:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404e66:	e7aa      	b.n	404dbe <_free_r+0xa2>
  404e68:	10aa      	asrs	r2, r5, #2
  404e6a:	2301      	movs	r3, #1
  404e6c:	684d      	ldr	r5, [r1, #4]
  404e6e:	4093      	lsls	r3, r2
  404e70:	432b      	orrs	r3, r5
  404e72:	604b      	str	r3, [r1, #4]
  404e74:	4603      	mov	r3, r0
  404e76:	e7b0      	b.n	404dda <_free_r+0xbe>
  404e78:	f043 0201 	orr.w	r2, r3, #1
  404e7c:	614c      	str	r4, [r1, #20]
  404e7e:	610c      	str	r4, [r1, #16]
  404e80:	60e5      	str	r5, [r4, #12]
  404e82:	60a5      	str	r5, [r4, #8]
  404e84:	6062      	str	r2, [r4, #4]
  404e86:	50e3      	str	r3, [r4, r3]
  404e88:	e78a      	b.n	404da0 <_free_r+0x84>
  404e8a:	2a54      	cmp	r2, #84	; 0x54
  404e8c:	d806      	bhi.n	404e9c <_free_r+0x180>
  404e8e:	0b1a      	lsrs	r2, r3, #12
  404e90:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404e94:	00ff      	lsls	r7, r7, #3
  404e96:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404e9a:	e790      	b.n	404dbe <_free_r+0xa2>
  404e9c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404ea0:	d806      	bhi.n	404eb0 <_free_r+0x194>
  404ea2:	0bda      	lsrs	r2, r3, #15
  404ea4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404ea8:	00ff      	lsls	r7, r7, #3
  404eaa:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404eae:	e786      	b.n	404dbe <_free_r+0xa2>
  404eb0:	f240 5054 	movw	r0, #1364	; 0x554
  404eb4:	4282      	cmp	r2, r0
  404eb6:	d806      	bhi.n	404ec6 <_free_r+0x1aa>
  404eb8:	0c9a      	lsrs	r2, r3, #18
  404eba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404ebe:	00ff      	lsls	r7, r7, #3
  404ec0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404ec4:	e77b      	b.n	404dbe <_free_r+0xa2>
  404ec6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404eca:	257e      	movs	r5, #126	; 0x7e
  404ecc:	e777      	b.n	404dbe <_free_r+0xa2>
  404ece:	f043 0101 	orr.w	r1, r3, #1
  404ed2:	6061      	str	r1, [r4, #4]
  404ed4:	6013      	str	r3, [r2, #0]
  404ed6:	e763      	b.n	404da0 <_free_r+0x84>
  404ed8:	2000044c 	.word	0x2000044c
  404edc:	20000454 	.word	0x20000454
  404ee0:	20000858 	.word	0x20000858
  404ee4:	20000e50 	.word	0x20000e50

00404ee8 <__ascii_mbtowc>:
  404ee8:	b082      	sub	sp, #8
  404eea:	b149      	cbz	r1, 404f00 <__ascii_mbtowc+0x18>
  404eec:	b15a      	cbz	r2, 404f06 <__ascii_mbtowc+0x1e>
  404eee:	b16b      	cbz	r3, 404f0c <__ascii_mbtowc+0x24>
  404ef0:	7813      	ldrb	r3, [r2, #0]
  404ef2:	600b      	str	r3, [r1, #0]
  404ef4:	7812      	ldrb	r2, [r2, #0]
  404ef6:	1c10      	adds	r0, r2, #0
  404ef8:	bf18      	it	ne
  404efa:	2001      	movne	r0, #1
  404efc:	b002      	add	sp, #8
  404efe:	4770      	bx	lr
  404f00:	a901      	add	r1, sp, #4
  404f02:	2a00      	cmp	r2, #0
  404f04:	d1f3      	bne.n	404eee <__ascii_mbtowc+0x6>
  404f06:	4610      	mov	r0, r2
  404f08:	b002      	add	sp, #8
  404f0a:	4770      	bx	lr
  404f0c:	f06f 0001 	mvn.w	r0, #1
  404f10:	e7f4      	b.n	404efc <__ascii_mbtowc+0x14>
  404f12:	bf00      	nop

00404f14 <memmove>:
  404f14:	4288      	cmp	r0, r1
  404f16:	b5f0      	push	{r4, r5, r6, r7, lr}
  404f18:	d90d      	bls.n	404f36 <memmove+0x22>
  404f1a:	188b      	adds	r3, r1, r2
  404f1c:	4298      	cmp	r0, r3
  404f1e:	d20a      	bcs.n	404f36 <memmove+0x22>
  404f20:	1884      	adds	r4, r0, r2
  404f22:	2a00      	cmp	r2, #0
  404f24:	d051      	beq.n	404fca <memmove+0xb6>
  404f26:	4622      	mov	r2, r4
  404f28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404f2c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404f30:	4299      	cmp	r1, r3
  404f32:	d1f9      	bne.n	404f28 <memmove+0x14>
  404f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f36:	2a0f      	cmp	r2, #15
  404f38:	d948      	bls.n	404fcc <memmove+0xb8>
  404f3a:	ea41 0300 	orr.w	r3, r1, r0
  404f3e:	079b      	lsls	r3, r3, #30
  404f40:	d146      	bne.n	404fd0 <memmove+0xbc>
  404f42:	f100 0410 	add.w	r4, r0, #16
  404f46:	f101 0310 	add.w	r3, r1, #16
  404f4a:	4615      	mov	r5, r2
  404f4c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404f50:	f844 6c10 	str.w	r6, [r4, #-16]
  404f54:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404f58:	f844 6c0c 	str.w	r6, [r4, #-12]
  404f5c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404f60:	f844 6c08 	str.w	r6, [r4, #-8]
  404f64:	3d10      	subs	r5, #16
  404f66:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404f6a:	f844 6c04 	str.w	r6, [r4, #-4]
  404f6e:	2d0f      	cmp	r5, #15
  404f70:	f103 0310 	add.w	r3, r3, #16
  404f74:	f104 0410 	add.w	r4, r4, #16
  404f78:	d8e8      	bhi.n	404f4c <memmove+0x38>
  404f7a:	f1a2 0310 	sub.w	r3, r2, #16
  404f7e:	f023 030f 	bic.w	r3, r3, #15
  404f82:	f002 0e0f 	and.w	lr, r2, #15
  404f86:	3310      	adds	r3, #16
  404f88:	f1be 0f03 	cmp.w	lr, #3
  404f8c:	4419      	add	r1, r3
  404f8e:	4403      	add	r3, r0
  404f90:	d921      	bls.n	404fd6 <memmove+0xc2>
  404f92:	1f1e      	subs	r6, r3, #4
  404f94:	460d      	mov	r5, r1
  404f96:	4674      	mov	r4, lr
  404f98:	3c04      	subs	r4, #4
  404f9a:	f855 7b04 	ldr.w	r7, [r5], #4
  404f9e:	f846 7f04 	str.w	r7, [r6, #4]!
  404fa2:	2c03      	cmp	r4, #3
  404fa4:	d8f8      	bhi.n	404f98 <memmove+0x84>
  404fa6:	f1ae 0404 	sub.w	r4, lr, #4
  404faa:	f024 0403 	bic.w	r4, r4, #3
  404fae:	3404      	adds	r4, #4
  404fb0:	4421      	add	r1, r4
  404fb2:	4423      	add	r3, r4
  404fb4:	f002 0203 	and.w	r2, r2, #3
  404fb8:	b162      	cbz	r2, 404fd4 <memmove+0xc0>
  404fba:	3b01      	subs	r3, #1
  404fbc:	440a      	add	r2, r1
  404fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
  404fc2:	f803 4f01 	strb.w	r4, [r3, #1]!
  404fc6:	428a      	cmp	r2, r1
  404fc8:	d1f9      	bne.n	404fbe <memmove+0xaa>
  404fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fcc:	4603      	mov	r3, r0
  404fce:	e7f3      	b.n	404fb8 <memmove+0xa4>
  404fd0:	4603      	mov	r3, r0
  404fd2:	e7f2      	b.n	404fba <memmove+0xa6>
  404fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fd6:	4672      	mov	r2, lr
  404fd8:	e7ee      	b.n	404fb8 <memmove+0xa4>
  404fda:	bf00      	nop

00404fdc <_realloc_r>:
  404fdc:	2900      	cmp	r1, #0
  404fde:	f000 8095 	beq.w	40510c <_realloc_r+0x130>
  404fe2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fe6:	460d      	mov	r5, r1
  404fe8:	4616      	mov	r6, r2
  404fea:	b083      	sub	sp, #12
  404fec:	4680      	mov	r8, r0
  404fee:	f106 070b 	add.w	r7, r6, #11
  404ff2:	f7ff f99f 	bl	404334 <__malloc_lock>
  404ff6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404ffa:	2f16      	cmp	r7, #22
  404ffc:	f02e 0403 	bic.w	r4, lr, #3
  405000:	f1a5 0908 	sub.w	r9, r5, #8
  405004:	d83c      	bhi.n	405080 <_realloc_r+0xa4>
  405006:	2210      	movs	r2, #16
  405008:	4617      	mov	r7, r2
  40500a:	42be      	cmp	r6, r7
  40500c:	d83d      	bhi.n	40508a <_realloc_r+0xae>
  40500e:	4294      	cmp	r4, r2
  405010:	da43      	bge.n	40509a <_realloc_r+0xbe>
  405012:	4bc4      	ldr	r3, [pc, #784]	; (405324 <_realloc_r+0x348>)
  405014:	6899      	ldr	r1, [r3, #8]
  405016:	eb09 0004 	add.w	r0, r9, r4
  40501a:	4288      	cmp	r0, r1
  40501c:	f000 80b4 	beq.w	405188 <_realloc_r+0x1ac>
  405020:	6843      	ldr	r3, [r0, #4]
  405022:	f023 0101 	bic.w	r1, r3, #1
  405026:	4401      	add	r1, r0
  405028:	6849      	ldr	r1, [r1, #4]
  40502a:	07c9      	lsls	r1, r1, #31
  40502c:	d54c      	bpl.n	4050c8 <_realloc_r+0xec>
  40502e:	f01e 0f01 	tst.w	lr, #1
  405032:	f000 809b 	beq.w	40516c <_realloc_r+0x190>
  405036:	4631      	mov	r1, r6
  405038:	4640      	mov	r0, r8
  40503a:	f7fe fddb 	bl	403bf4 <_malloc_r>
  40503e:	4606      	mov	r6, r0
  405040:	2800      	cmp	r0, #0
  405042:	d03a      	beq.n	4050ba <_realloc_r+0xde>
  405044:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405048:	f023 0301 	bic.w	r3, r3, #1
  40504c:	444b      	add	r3, r9
  40504e:	f1a0 0208 	sub.w	r2, r0, #8
  405052:	429a      	cmp	r2, r3
  405054:	f000 8121 	beq.w	40529a <_realloc_r+0x2be>
  405058:	1f22      	subs	r2, r4, #4
  40505a:	2a24      	cmp	r2, #36	; 0x24
  40505c:	f200 8107 	bhi.w	40526e <_realloc_r+0x292>
  405060:	2a13      	cmp	r2, #19
  405062:	f200 80db 	bhi.w	40521c <_realloc_r+0x240>
  405066:	4603      	mov	r3, r0
  405068:	462a      	mov	r2, r5
  40506a:	6811      	ldr	r1, [r2, #0]
  40506c:	6019      	str	r1, [r3, #0]
  40506e:	6851      	ldr	r1, [r2, #4]
  405070:	6059      	str	r1, [r3, #4]
  405072:	6892      	ldr	r2, [r2, #8]
  405074:	609a      	str	r2, [r3, #8]
  405076:	4629      	mov	r1, r5
  405078:	4640      	mov	r0, r8
  40507a:	f7ff fe4f 	bl	404d1c <_free_r>
  40507e:	e01c      	b.n	4050ba <_realloc_r+0xde>
  405080:	f027 0707 	bic.w	r7, r7, #7
  405084:	2f00      	cmp	r7, #0
  405086:	463a      	mov	r2, r7
  405088:	dabf      	bge.n	40500a <_realloc_r+0x2e>
  40508a:	2600      	movs	r6, #0
  40508c:	230c      	movs	r3, #12
  40508e:	4630      	mov	r0, r6
  405090:	f8c8 3000 	str.w	r3, [r8]
  405094:	b003      	add	sp, #12
  405096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40509a:	462e      	mov	r6, r5
  40509c:	1be3      	subs	r3, r4, r7
  40509e:	2b0f      	cmp	r3, #15
  4050a0:	d81e      	bhi.n	4050e0 <_realloc_r+0x104>
  4050a2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4050a6:	f003 0301 	and.w	r3, r3, #1
  4050aa:	4323      	orrs	r3, r4
  4050ac:	444c      	add	r4, r9
  4050ae:	f8c9 3004 	str.w	r3, [r9, #4]
  4050b2:	6863      	ldr	r3, [r4, #4]
  4050b4:	f043 0301 	orr.w	r3, r3, #1
  4050b8:	6063      	str	r3, [r4, #4]
  4050ba:	4640      	mov	r0, r8
  4050bc:	f7ff f940 	bl	404340 <__malloc_unlock>
  4050c0:	4630      	mov	r0, r6
  4050c2:	b003      	add	sp, #12
  4050c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4050c8:	f023 0303 	bic.w	r3, r3, #3
  4050cc:	18e1      	adds	r1, r4, r3
  4050ce:	4291      	cmp	r1, r2
  4050d0:	db1f      	blt.n	405112 <_realloc_r+0x136>
  4050d2:	68c3      	ldr	r3, [r0, #12]
  4050d4:	6882      	ldr	r2, [r0, #8]
  4050d6:	462e      	mov	r6, r5
  4050d8:	60d3      	str	r3, [r2, #12]
  4050da:	460c      	mov	r4, r1
  4050dc:	609a      	str	r2, [r3, #8]
  4050de:	e7dd      	b.n	40509c <_realloc_r+0xc0>
  4050e0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4050e4:	eb09 0107 	add.w	r1, r9, r7
  4050e8:	f002 0201 	and.w	r2, r2, #1
  4050ec:	444c      	add	r4, r9
  4050ee:	f043 0301 	orr.w	r3, r3, #1
  4050f2:	4317      	orrs	r7, r2
  4050f4:	f8c9 7004 	str.w	r7, [r9, #4]
  4050f8:	604b      	str	r3, [r1, #4]
  4050fa:	6863      	ldr	r3, [r4, #4]
  4050fc:	f043 0301 	orr.w	r3, r3, #1
  405100:	3108      	adds	r1, #8
  405102:	6063      	str	r3, [r4, #4]
  405104:	4640      	mov	r0, r8
  405106:	f7ff fe09 	bl	404d1c <_free_r>
  40510a:	e7d6      	b.n	4050ba <_realloc_r+0xde>
  40510c:	4611      	mov	r1, r2
  40510e:	f7fe bd71 	b.w	403bf4 <_malloc_r>
  405112:	f01e 0f01 	tst.w	lr, #1
  405116:	d18e      	bne.n	405036 <_realloc_r+0x5a>
  405118:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40511c:	eba9 0a01 	sub.w	sl, r9, r1
  405120:	f8da 1004 	ldr.w	r1, [sl, #4]
  405124:	f021 0103 	bic.w	r1, r1, #3
  405128:	440b      	add	r3, r1
  40512a:	4423      	add	r3, r4
  40512c:	4293      	cmp	r3, r2
  40512e:	db25      	blt.n	40517c <_realloc_r+0x1a0>
  405130:	68c2      	ldr	r2, [r0, #12]
  405132:	6881      	ldr	r1, [r0, #8]
  405134:	4656      	mov	r6, sl
  405136:	60ca      	str	r2, [r1, #12]
  405138:	6091      	str	r1, [r2, #8]
  40513a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40513e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405142:	1f22      	subs	r2, r4, #4
  405144:	2a24      	cmp	r2, #36	; 0x24
  405146:	60c1      	str	r1, [r0, #12]
  405148:	6088      	str	r0, [r1, #8]
  40514a:	f200 8094 	bhi.w	405276 <_realloc_r+0x29a>
  40514e:	2a13      	cmp	r2, #19
  405150:	d96f      	bls.n	405232 <_realloc_r+0x256>
  405152:	6829      	ldr	r1, [r5, #0]
  405154:	f8ca 1008 	str.w	r1, [sl, #8]
  405158:	6869      	ldr	r1, [r5, #4]
  40515a:	f8ca 100c 	str.w	r1, [sl, #12]
  40515e:	2a1b      	cmp	r2, #27
  405160:	f200 80a2 	bhi.w	4052a8 <_realloc_r+0x2cc>
  405164:	3508      	adds	r5, #8
  405166:	f10a 0210 	add.w	r2, sl, #16
  40516a:	e063      	b.n	405234 <_realloc_r+0x258>
  40516c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405170:	eba9 0a03 	sub.w	sl, r9, r3
  405174:	f8da 1004 	ldr.w	r1, [sl, #4]
  405178:	f021 0103 	bic.w	r1, r1, #3
  40517c:	1863      	adds	r3, r4, r1
  40517e:	4293      	cmp	r3, r2
  405180:	f6ff af59 	blt.w	405036 <_realloc_r+0x5a>
  405184:	4656      	mov	r6, sl
  405186:	e7d8      	b.n	40513a <_realloc_r+0x15e>
  405188:	6841      	ldr	r1, [r0, #4]
  40518a:	f021 0b03 	bic.w	fp, r1, #3
  40518e:	44a3      	add	fp, r4
  405190:	f107 0010 	add.w	r0, r7, #16
  405194:	4583      	cmp	fp, r0
  405196:	da56      	bge.n	405246 <_realloc_r+0x26a>
  405198:	f01e 0f01 	tst.w	lr, #1
  40519c:	f47f af4b 	bne.w	405036 <_realloc_r+0x5a>
  4051a0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4051a4:	eba9 0a01 	sub.w	sl, r9, r1
  4051a8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4051ac:	f021 0103 	bic.w	r1, r1, #3
  4051b0:	448b      	add	fp, r1
  4051b2:	4558      	cmp	r0, fp
  4051b4:	dce2      	bgt.n	40517c <_realloc_r+0x1a0>
  4051b6:	4656      	mov	r6, sl
  4051b8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4051bc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4051c0:	1f22      	subs	r2, r4, #4
  4051c2:	2a24      	cmp	r2, #36	; 0x24
  4051c4:	60c1      	str	r1, [r0, #12]
  4051c6:	6088      	str	r0, [r1, #8]
  4051c8:	f200 808f 	bhi.w	4052ea <_realloc_r+0x30e>
  4051cc:	2a13      	cmp	r2, #19
  4051ce:	f240 808a 	bls.w	4052e6 <_realloc_r+0x30a>
  4051d2:	6829      	ldr	r1, [r5, #0]
  4051d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4051d8:	6869      	ldr	r1, [r5, #4]
  4051da:	f8ca 100c 	str.w	r1, [sl, #12]
  4051de:	2a1b      	cmp	r2, #27
  4051e0:	f200 808a 	bhi.w	4052f8 <_realloc_r+0x31c>
  4051e4:	3508      	adds	r5, #8
  4051e6:	f10a 0210 	add.w	r2, sl, #16
  4051ea:	6829      	ldr	r1, [r5, #0]
  4051ec:	6011      	str	r1, [r2, #0]
  4051ee:	6869      	ldr	r1, [r5, #4]
  4051f0:	6051      	str	r1, [r2, #4]
  4051f2:	68a9      	ldr	r1, [r5, #8]
  4051f4:	6091      	str	r1, [r2, #8]
  4051f6:	eb0a 0107 	add.w	r1, sl, r7
  4051fa:	ebab 0207 	sub.w	r2, fp, r7
  4051fe:	f042 0201 	orr.w	r2, r2, #1
  405202:	6099      	str	r1, [r3, #8]
  405204:	604a      	str	r2, [r1, #4]
  405206:	f8da 3004 	ldr.w	r3, [sl, #4]
  40520a:	f003 0301 	and.w	r3, r3, #1
  40520e:	431f      	orrs	r7, r3
  405210:	4640      	mov	r0, r8
  405212:	f8ca 7004 	str.w	r7, [sl, #4]
  405216:	f7ff f893 	bl	404340 <__malloc_unlock>
  40521a:	e751      	b.n	4050c0 <_realloc_r+0xe4>
  40521c:	682b      	ldr	r3, [r5, #0]
  40521e:	6003      	str	r3, [r0, #0]
  405220:	686b      	ldr	r3, [r5, #4]
  405222:	6043      	str	r3, [r0, #4]
  405224:	2a1b      	cmp	r2, #27
  405226:	d82d      	bhi.n	405284 <_realloc_r+0x2a8>
  405228:	f100 0308 	add.w	r3, r0, #8
  40522c:	f105 0208 	add.w	r2, r5, #8
  405230:	e71b      	b.n	40506a <_realloc_r+0x8e>
  405232:	4632      	mov	r2, r6
  405234:	6829      	ldr	r1, [r5, #0]
  405236:	6011      	str	r1, [r2, #0]
  405238:	6869      	ldr	r1, [r5, #4]
  40523a:	6051      	str	r1, [r2, #4]
  40523c:	68a9      	ldr	r1, [r5, #8]
  40523e:	6091      	str	r1, [r2, #8]
  405240:	461c      	mov	r4, r3
  405242:	46d1      	mov	r9, sl
  405244:	e72a      	b.n	40509c <_realloc_r+0xc0>
  405246:	eb09 0107 	add.w	r1, r9, r7
  40524a:	ebab 0b07 	sub.w	fp, fp, r7
  40524e:	f04b 0201 	orr.w	r2, fp, #1
  405252:	6099      	str	r1, [r3, #8]
  405254:	604a      	str	r2, [r1, #4]
  405256:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40525a:	f003 0301 	and.w	r3, r3, #1
  40525e:	431f      	orrs	r7, r3
  405260:	4640      	mov	r0, r8
  405262:	f845 7c04 	str.w	r7, [r5, #-4]
  405266:	f7ff f86b 	bl	404340 <__malloc_unlock>
  40526a:	462e      	mov	r6, r5
  40526c:	e728      	b.n	4050c0 <_realloc_r+0xe4>
  40526e:	4629      	mov	r1, r5
  405270:	f7ff fe50 	bl	404f14 <memmove>
  405274:	e6ff      	b.n	405076 <_realloc_r+0x9a>
  405276:	4629      	mov	r1, r5
  405278:	4630      	mov	r0, r6
  40527a:	461c      	mov	r4, r3
  40527c:	46d1      	mov	r9, sl
  40527e:	f7ff fe49 	bl	404f14 <memmove>
  405282:	e70b      	b.n	40509c <_realloc_r+0xc0>
  405284:	68ab      	ldr	r3, [r5, #8]
  405286:	6083      	str	r3, [r0, #8]
  405288:	68eb      	ldr	r3, [r5, #12]
  40528a:	60c3      	str	r3, [r0, #12]
  40528c:	2a24      	cmp	r2, #36	; 0x24
  40528e:	d017      	beq.n	4052c0 <_realloc_r+0x2e4>
  405290:	f100 0310 	add.w	r3, r0, #16
  405294:	f105 0210 	add.w	r2, r5, #16
  405298:	e6e7      	b.n	40506a <_realloc_r+0x8e>
  40529a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40529e:	f023 0303 	bic.w	r3, r3, #3
  4052a2:	441c      	add	r4, r3
  4052a4:	462e      	mov	r6, r5
  4052a6:	e6f9      	b.n	40509c <_realloc_r+0xc0>
  4052a8:	68a9      	ldr	r1, [r5, #8]
  4052aa:	f8ca 1010 	str.w	r1, [sl, #16]
  4052ae:	68e9      	ldr	r1, [r5, #12]
  4052b0:	f8ca 1014 	str.w	r1, [sl, #20]
  4052b4:	2a24      	cmp	r2, #36	; 0x24
  4052b6:	d00c      	beq.n	4052d2 <_realloc_r+0x2f6>
  4052b8:	3510      	adds	r5, #16
  4052ba:	f10a 0218 	add.w	r2, sl, #24
  4052be:	e7b9      	b.n	405234 <_realloc_r+0x258>
  4052c0:	692b      	ldr	r3, [r5, #16]
  4052c2:	6103      	str	r3, [r0, #16]
  4052c4:	696b      	ldr	r3, [r5, #20]
  4052c6:	6143      	str	r3, [r0, #20]
  4052c8:	f105 0218 	add.w	r2, r5, #24
  4052cc:	f100 0318 	add.w	r3, r0, #24
  4052d0:	e6cb      	b.n	40506a <_realloc_r+0x8e>
  4052d2:	692a      	ldr	r2, [r5, #16]
  4052d4:	f8ca 2018 	str.w	r2, [sl, #24]
  4052d8:	696a      	ldr	r2, [r5, #20]
  4052da:	f8ca 201c 	str.w	r2, [sl, #28]
  4052de:	3518      	adds	r5, #24
  4052e0:	f10a 0220 	add.w	r2, sl, #32
  4052e4:	e7a6      	b.n	405234 <_realloc_r+0x258>
  4052e6:	4632      	mov	r2, r6
  4052e8:	e77f      	b.n	4051ea <_realloc_r+0x20e>
  4052ea:	4629      	mov	r1, r5
  4052ec:	4630      	mov	r0, r6
  4052ee:	9301      	str	r3, [sp, #4]
  4052f0:	f7ff fe10 	bl	404f14 <memmove>
  4052f4:	9b01      	ldr	r3, [sp, #4]
  4052f6:	e77e      	b.n	4051f6 <_realloc_r+0x21a>
  4052f8:	68a9      	ldr	r1, [r5, #8]
  4052fa:	f8ca 1010 	str.w	r1, [sl, #16]
  4052fe:	68e9      	ldr	r1, [r5, #12]
  405300:	f8ca 1014 	str.w	r1, [sl, #20]
  405304:	2a24      	cmp	r2, #36	; 0x24
  405306:	d003      	beq.n	405310 <_realloc_r+0x334>
  405308:	3510      	adds	r5, #16
  40530a:	f10a 0218 	add.w	r2, sl, #24
  40530e:	e76c      	b.n	4051ea <_realloc_r+0x20e>
  405310:	692a      	ldr	r2, [r5, #16]
  405312:	f8ca 2018 	str.w	r2, [sl, #24]
  405316:	696a      	ldr	r2, [r5, #20]
  405318:	f8ca 201c 	str.w	r2, [sl, #28]
  40531c:	3518      	adds	r5, #24
  40531e:	f10a 0220 	add.w	r2, sl, #32
  405322:	e762      	b.n	4051ea <_realloc_r+0x20e>
  405324:	2000044c 	.word	0x2000044c

00405328 <__ascii_wctomb>:
  405328:	b121      	cbz	r1, 405334 <__ascii_wctomb+0xc>
  40532a:	2aff      	cmp	r2, #255	; 0xff
  40532c:	d804      	bhi.n	405338 <__ascii_wctomb+0x10>
  40532e:	700a      	strb	r2, [r1, #0]
  405330:	2001      	movs	r0, #1
  405332:	4770      	bx	lr
  405334:	4608      	mov	r0, r1
  405336:	4770      	bx	lr
  405338:	238a      	movs	r3, #138	; 0x8a
  40533a:	6003      	str	r3, [r0, #0]
  40533c:	f04f 30ff 	mov.w	r0, #4294967295
  405340:	4770      	bx	lr
  405342:	bf00      	nop

00405344 <__aeabi_drsub>:
  405344:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405348:	e002      	b.n	405350 <__adddf3>
  40534a:	bf00      	nop

0040534c <__aeabi_dsub>:
  40534c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405350 <__adddf3>:
  405350:	b530      	push	{r4, r5, lr}
  405352:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405356:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40535a:	ea94 0f05 	teq	r4, r5
  40535e:	bf08      	it	eq
  405360:	ea90 0f02 	teqeq	r0, r2
  405364:	bf1f      	itttt	ne
  405366:	ea54 0c00 	orrsne.w	ip, r4, r0
  40536a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40536e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405372:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405376:	f000 80e2 	beq.w	40553e <__adddf3+0x1ee>
  40537a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40537e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405382:	bfb8      	it	lt
  405384:	426d      	neglt	r5, r5
  405386:	dd0c      	ble.n	4053a2 <__adddf3+0x52>
  405388:	442c      	add	r4, r5
  40538a:	ea80 0202 	eor.w	r2, r0, r2
  40538e:	ea81 0303 	eor.w	r3, r1, r3
  405392:	ea82 0000 	eor.w	r0, r2, r0
  405396:	ea83 0101 	eor.w	r1, r3, r1
  40539a:	ea80 0202 	eor.w	r2, r0, r2
  40539e:	ea81 0303 	eor.w	r3, r1, r3
  4053a2:	2d36      	cmp	r5, #54	; 0x36
  4053a4:	bf88      	it	hi
  4053a6:	bd30      	pophi	{r4, r5, pc}
  4053a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4053ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4053b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4053b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4053b8:	d002      	beq.n	4053c0 <__adddf3+0x70>
  4053ba:	4240      	negs	r0, r0
  4053bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4053c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4053c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4053c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4053cc:	d002      	beq.n	4053d4 <__adddf3+0x84>
  4053ce:	4252      	negs	r2, r2
  4053d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4053d4:	ea94 0f05 	teq	r4, r5
  4053d8:	f000 80a7 	beq.w	40552a <__adddf3+0x1da>
  4053dc:	f1a4 0401 	sub.w	r4, r4, #1
  4053e0:	f1d5 0e20 	rsbs	lr, r5, #32
  4053e4:	db0d      	blt.n	405402 <__adddf3+0xb2>
  4053e6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4053ea:	fa22 f205 	lsr.w	r2, r2, r5
  4053ee:	1880      	adds	r0, r0, r2
  4053f0:	f141 0100 	adc.w	r1, r1, #0
  4053f4:	fa03 f20e 	lsl.w	r2, r3, lr
  4053f8:	1880      	adds	r0, r0, r2
  4053fa:	fa43 f305 	asr.w	r3, r3, r5
  4053fe:	4159      	adcs	r1, r3
  405400:	e00e      	b.n	405420 <__adddf3+0xd0>
  405402:	f1a5 0520 	sub.w	r5, r5, #32
  405406:	f10e 0e20 	add.w	lr, lr, #32
  40540a:	2a01      	cmp	r2, #1
  40540c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405410:	bf28      	it	cs
  405412:	f04c 0c02 	orrcs.w	ip, ip, #2
  405416:	fa43 f305 	asr.w	r3, r3, r5
  40541a:	18c0      	adds	r0, r0, r3
  40541c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405424:	d507      	bpl.n	405436 <__adddf3+0xe6>
  405426:	f04f 0e00 	mov.w	lr, #0
  40542a:	f1dc 0c00 	rsbs	ip, ip, #0
  40542e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405432:	eb6e 0101 	sbc.w	r1, lr, r1
  405436:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40543a:	d31b      	bcc.n	405474 <__adddf3+0x124>
  40543c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405440:	d30c      	bcc.n	40545c <__adddf3+0x10c>
  405442:	0849      	lsrs	r1, r1, #1
  405444:	ea5f 0030 	movs.w	r0, r0, rrx
  405448:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40544c:	f104 0401 	add.w	r4, r4, #1
  405450:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405454:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405458:	f080 809a 	bcs.w	405590 <__adddf3+0x240>
  40545c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405460:	bf08      	it	eq
  405462:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405466:	f150 0000 	adcs.w	r0, r0, #0
  40546a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40546e:	ea41 0105 	orr.w	r1, r1, r5
  405472:	bd30      	pop	{r4, r5, pc}
  405474:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405478:	4140      	adcs	r0, r0
  40547a:	eb41 0101 	adc.w	r1, r1, r1
  40547e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405482:	f1a4 0401 	sub.w	r4, r4, #1
  405486:	d1e9      	bne.n	40545c <__adddf3+0x10c>
  405488:	f091 0f00 	teq	r1, #0
  40548c:	bf04      	itt	eq
  40548e:	4601      	moveq	r1, r0
  405490:	2000      	moveq	r0, #0
  405492:	fab1 f381 	clz	r3, r1
  405496:	bf08      	it	eq
  405498:	3320      	addeq	r3, #32
  40549a:	f1a3 030b 	sub.w	r3, r3, #11
  40549e:	f1b3 0220 	subs.w	r2, r3, #32
  4054a2:	da0c      	bge.n	4054be <__adddf3+0x16e>
  4054a4:	320c      	adds	r2, #12
  4054a6:	dd08      	ble.n	4054ba <__adddf3+0x16a>
  4054a8:	f102 0c14 	add.w	ip, r2, #20
  4054ac:	f1c2 020c 	rsb	r2, r2, #12
  4054b0:	fa01 f00c 	lsl.w	r0, r1, ip
  4054b4:	fa21 f102 	lsr.w	r1, r1, r2
  4054b8:	e00c      	b.n	4054d4 <__adddf3+0x184>
  4054ba:	f102 0214 	add.w	r2, r2, #20
  4054be:	bfd8      	it	le
  4054c0:	f1c2 0c20 	rsble	ip, r2, #32
  4054c4:	fa01 f102 	lsl.w	r1, r1, r2
  4054c8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4054cc:	bfdc      	itt	le
  4054ce:	ea41 010c 	orrle.w	r1, r1, ip
  4054d2:	4090      	lslle	r0, r2
  4054d4:	1ae4      	subs	r4, r4, r3
  4054d6:	bfa2      	ittt	ge
  4054d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4054dc:	4329      	orrge	r1, r5
  4054de:	bd30      	popge	{r4, r5, pc}
  4054e0:	ea6f 0404 	mvn.w	r4, r4
  4054e4:	3c1f      	subs	r4, #31
  4054e6:	da1c      	bge.n	405522 <__adddf3+0x1d2>
  4054e8:	340c      	adds	r4, #12
  4054ea:	dc0e      	bgt.n	40550a <__adddf3+0x1ba>
  4054ec:	f104 0414 	add.w	r4, r4, #20
  4054f0:	f1c4 0220 	rsb	r2, r4, #32
  4054f4:	fa20 f004 	lsr.w	r0, r0, r4
  4054f8:	fa01 f302 	lsl.w	r3, r1, r2
  4054fc:	ea40 0003 	orr.w	r0, r0, r3
  405500:	fa21 f304 	lsr.w	r3, r1, r4
  405504:	ea45 0103 	orr.w	r1, r5, r3
  405508:	bd30      	pop	{r4, r5, pc}
  40550a:	f1c4 040c 	rsb	r4, r4, #12
  40550e:	f1c4 0220 	rsb	r2, r4, #32
  405512:	fa20 f002 	lsr.w	r0, r0, r2
  405516:	fa01 f304 	lsl.w	r3, r1, r4
  40551a:	ea40 0003 	orr.w	r0, r0, r3
  40551e:	4629      	mov	r1, r5
  405520:	bd30      	pop	{r4, r5, pc}
  405522:	fa21 f004 	lsr.w	r0, r1, r4
  405526:	4629      	mov	r1, r5
  405528:	bd30      	pop	{r4, r5, pc}
  40552a:	f094 0f00 	teq	r4, #0
  40552e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405532:	bf06      	itte	eq
  405534:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405538:	3401      	addeq	r4, #1
  40553a:	3d01      	subne	r5, #1
  40553c:	e74e      	b.n	4053dc <__adddf3+0x8c>
  40553e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405542:	bf18      	it	ne
  405544:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405548:	d029      	beq.n	40559e <__adddf3+0x24e>
  40554a:	ea94 0f05 	teq	r4, r5
  40554e:	bf08      	it	eq
  405550:	ea90 0f02 	teqeq	r0, r2
  405554:	d005      	beq.n	405562 <__adddf3+0x212>
  405556:	ea54 0c00 	orrs.w	ip, r4, r0
  40555a:	bf04      	itt	eq
  40555c:	4619      	moveq	r1, r3
  40555e:	4610      	moveq	r0, r2
  405560:	bd30      	pop	{r4, r5, pc}
  405562:	ea91 0f03 	teq	r1, r3
  405566:	bf1e      	ittt	ne
  405568:	2100      	movne	r1, #0
  40556a:	2000      	movne	r0, #0
  40556c:	bd30      	popne	{r4, r5, pc}
  40556e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405572:	d105      	bne.n	405580 <__adddf3+0x230>
  405574:	0040      	lsls	r0, r0, #1
  405576:	4149      	adcs	r1, r1
  405578:	bf28      	it	cs
  40557a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40557e:	bd30      	pop	{r4, r5, pc}
  405580:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405584:	bf3c      	itt	cc
  405586:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40558a:	bd30      	popcc	{r4, r5, pc}
  40558c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405590:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405594:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405598:	f04f 0000 	mov.w	r0, #0
  40559c:	bd30      	pop	{r4, r5, pc}
  40559e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4055a2:	bf1a      	itte	ne
  4055a4:	4619      	movne	r1, r3
  4055a6:	4610      	movne	r0, r2
  4055a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4055ac:	bf1c      	itt	ne
  4055ae:	460b      	movne	r3, r1
  4055b0:	4602      	movne	r2, r0
  4055b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4055b6:	bf06      	itte	eq
  4055b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4055bc:	ea91 0f03 	teqeq	r1, r3
  4055c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4055c4:	bd30      	pop	{r4, r5, pc}
  4055c6:	bf00      	nop

004055c8 <__aeabi_ui2d>:
  4055c8:	f090 0f00 	teq	r0, #0
  4055cc:	bf04      	itt	eq
  4055ce:	2100      	moveq	r1, #0
  4055d0:	4770      	bxeq	lr
  4055d2:	b530      	push	{r4, r5, lr}
  4055d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4055d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4055dc:	f04f 0500 	mov.w	r5, #0
  4055e0:	f04f 0100 	mov.w	r1, #0
  4055e4:	e750      	b.n	405488 <__adddf3+0x138>
  4055e6:	bf00      	nop

004055e8 <__aeabi_i2d>:
  4055e8:	f090 0f00 	teq	r0, #0
  4055ec:	bf04      	itt	eq
  4055ee:	2100      	moveq	r1, #0
  4055f0:	4770      	bxeq	lr
  4055f2:	b530      	push	{r4, r5, lr}
  4055f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4055f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4055fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405600:	bf48      	it	mi
  405602:	4240      	negmi	r0, r0
  405604:	f04f 0100 	mov.w	r1, #0
  405608:	e73e      	b.n	405488 <__adddf3+0x138>
  40560a:	bf00      	nop

0040560c <__aeabi_f2d>:
  40560c:	0042      	lsls	r2, r0, #1
  40560e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405612:	ea4f 0131 	mov.w	r1, r1, rrx
  405616:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40561a:	bf1f      	itttt	ne
  40561c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405620:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405624:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405628:	4770      	bxne	lr
  40562a:	f092 0f00 	teq	r2, #0
  40562e:	bf14      	ite	ne
  405630:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405634:	4770      	bxeq	lr
  405636:	b530      	push	{r4, r5, lr}
  405638:	f44f 7460 	mov.w	r4, #896	; 0x380
  40563c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405640:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405644:	e720      	b.n	405488 <__adddf3+0x138>
  405646:	bf00      	nop

00405648 <__aeabi_ul2d>:
  405648:	ea50 0201 	orrs.w	r2, r0, r1
  40564c:	bf08      	it	eq
  40564e:	4770      	bxeq	lr
  405650:	b530      	push	{r4, r5, lr}
  405652:	f04f 0500 	mov.w	r5, #0
  405656:	e00a      	b.n	40566e <__aeabi_l2d+0x16>

00405658 <__aeabi_l2d>:
  405658:	ea50 0201 	orrs.w	r2, r0, r1
  40565c:	bf08      	it	eq
  40565e:	4770      	bxeq	lr
  405660:	b530      	push	{r4, r5, lr}
  405662:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405666:	d502      	bpl.n	40566e <__aeabi_l2d+0x16>
  405668:	4240      	negs	r0, r0
  40566a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40566e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405672:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405676:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40567a:	f43f aedc 	beq.w	405436 <__adddf3+0xe6>
  40567e:	f04f 0203 	mov.w	r2, #3
  405682:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405686:	bf18      	it	ne
  405688:	3203      	addne	r2, #3
  40568a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40568e:	bf18      	it	ne
  405690:	3203      	addne	r2, #3
  405692:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405696:	f1c2 0320 	rsb	r3, r2, #32
  40569a:	fa00 fc03 	lsl.w	ip, r0, r3
  40569e:	fa20 f002 	lsr.w	r0, r0, r2
  4056a2:	fa01 fe03 	lsl.w	lr, r1, r3
  4056a6:	ea40 000e 	orr.w	r0, r0, lr
  4056aa:	fa21 f102 	lsr.w	r1, r1, r2
  4056ae:	4414      	add	r4, r2
  4056b0:	e6c1      	b.n	405436 <__adddf3+0xe6>
  4056b2:	bf00      	nop

004056b4 <__aeabi_dmul>:
  4056b4:	b570      	push	{r4, r5, r6, lr}
  4056b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4056ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4056be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4056c2:	bf1d      	ittte	ne
  4056c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4056c8:	ea94 0f0c 	teqne	r4, ip
  4056cc:	ea95 0f0c 	teqne	r5, ip
  4056d0:	f000 f8de 	bleq	405890 <__aeabi_dmul+0x1dc>
  4056d4:	442c      	add	r4, r5
  4056d6:	ea81 0603 	eor.w	r6, r1, r3
  4056da:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4056de:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4056e2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4056e6:	bf18      	it	ne
  4056e8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4056ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4056f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4056f4:	d038      	beq.n	405768 <__aeabi_dmul+0xb4>
  4056f6:	fba0 ce02 	umull	ip, lr, r0, r2
  4056fa:	f04f 0500 	mov.w	r5, #0
  4056fe:	fbe1 e502 	umlal	lr, r5, r1, r2
  405702:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405706:	fbe0 e503 	umlal	lr, r5, r0, r3
  40570a:	f04f 0600 	mov.w	r6, #0
  40570e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405712:	f09c 0f00 	teq	ip, #0
  405716:	bf18      	it	ne
  405718:	f04e 0e01 	orrne.w	lr, lr, #1
  40571c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405720:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405724:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405728:	d204      	bcs.n	405734 <__aeabi_dmul+0x80>
  40572a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40572e:	416d      	adcs	r5, r5
  405730:	eb46 0606 	adc.w	r6, r6, r6
  405734:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405738:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40573c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405740:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405744:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405748:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40574c:	bf88      	it	hi
  40574e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405752:	d81e      	bhi.n	405792 <__aeabi_dmul+0xde>
  405754:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405758:	bf08      	it	eq
  40575a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40575e:	f150 0000 	adcs.w	r0, r0, #0
  405762:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405766:	bd70      	pop	{r4, r5, r6, pc}
  405768:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40576c:	ea46 0101 	orr.w	r1, r6, r1
  405770:	ea40 0002 	orr.w	r0, r0, r2
  405774:	ea81 0103 	eor.w	r1, r1, r3
  405778:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40577c:	bfc2      	ittt	gt
  40577e:	ebd4 050c 	rsbsgt	r5, r4, ip
  405782:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405786:	bd70      	popgt	{r4, r5, r6, pc}
  405788:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40578c:	f04f 0e00 	mov.w	lr, #0
  405790:	3c01      	subs	r4, #1
  405792:	f300 80ab 	bgt.w	4058ec <__aeabi_dmul+0x238>
  405796:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40579a:	bfde      	ittt	le
  40579c:	2000      	movle	r0, #0
  40579e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4057a2:	bd70      	pople	{r4, r5, r6, pc}
  4057a4:	f1c4 0400 	rsb	r4, r4, #0
  4057a8:	3c20      	subs	r4, #32
  4057aa:	da35      	bge.n	405818 <__aeabi_dmul+0x164>
  4057ac:	340c      	adds	r4, #12
  4057ae:	dc1b      	bgt.n	4057e8 <__aeabi_dmul+0x134>
  4057b0:	f104 0414 	add.w	r4, r4, #20
  4057b4:	f1c4 0520 	rsb	r5, r4, #32
  4057b8:	fa00 f305 	lsl.w	r3, r0, r5
  4057bc:	fa20 f004 	lsr.w	r0, r0, r4
  4057c0:	fa01 f205 	lsl.w	r2, r1, r5
  4057c4:	ea40 0002 	orr.w	r0, r0, r2
  4057c8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4057cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4057d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4057d4:	fa21 f604 	lsr.w	r6, r1, r4
  4057d8:	eb42 0106 	adc.w	r1, r2, r6
  4057dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4057e0:	bf08      	it	eq
  4057e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4057e6:	bd70      	pop	{r4, r5, r6, pc}
  4057e8:	f1c4 040c 	rsb	r4, r4, #12
  4057ec:	f1c4 0520 	rsb	r5, r4, #32
  4057f0:	fa00 f304 	lsl.w	r3, r0, r4
  4057f4:	fa20 f005 	lsr.w	r0, r0, r5
  4057f8:	fa01 f204 	lsl.w	r2, r1, r4
  4057fc:	ea40 0002 	orr.w	r0, r0, r2
  405800:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405804:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405808:	f141 0100 	adc.w	r1, r1, #0
  40580c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405810:	bf08      	it	eq
  405812:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405816:	bd70      	pop	{r4, r5, r6, pc}
  405818:	f1c4 0520 	rsb	r5, r4, #32
  40581c:	fa00 f205 	lsl.w	r2, r0, r5
  405820:	ea4e 0e02 	orr.w	lr, lr, r2
  405824:	fa20 f304 	lsr.w	r3, r0, r4
  405828:	fa01 f205 	lsl.w	r2, r1, r5
  40582c:	ea43 0302 	orr.w	r3, r3, r2
  405830:	fa21 f004 	lsr.w	r0, r1, r4
  405834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405838:	fa21 f204 	lsr.w	r2, r1, r4
  40583c:	ea20 0002 	bic.w	r0, r0, r2
  405840:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405844:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405848:	bf08      	it	eq
  40584a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40584e:	bd70      	pop	{r4, r5, r6, pc}
  405850:	f094 0f00 	teq	r4, #0
  405854:	d10f      	bne.n	405876 <__aeabi_dmul+0x1c2>
  405856:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40585a:	0040      	lsls	r0, r0, #1
  40585c:	eb41 0101 	adc.w	r1, r1, r1
  405860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405864:	bf08      	it	eq
  405866:	3c01      	subeq	r4, #1
  405868:	d0f7      	beq.n	40585a <__aeabi_dmul+0x1a6>
  40586a:	ea41 0106 	orr.w	r1, r1, r6
  40586e:	f095 0f00 	teq	r5, #0
  405872:	bf18      	it	ne
  405874:	4770      	bxne	lr
  405876:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40587a:	0052      	lsls	r2, r2, #1
  40587c:	eb43 0303 	adc.w	r3, r3, r3
  405880:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405884:	bf08      	it	eq
  405886:	3d01      	subeq	r5, #1
  405888:	d0f7      	beq.n	40587a <__aeabi_dmul+0x1c6>
  40588a:	ea43 0306 	orr.w	r3, r3, r6
  40588e:	4770      	bx	lr
  405890:	ea94 0f0c 	teq	r4, ip
  405894:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405898:	bf18      	it	ne
  40589a:	ea95 0f0c 	teqne	r5, ip
  40589e:	d00c      	beq.n	4058ba <__aeabi_dmul+0x206>
  4058a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4058a4:	bf18      	it	ne
  4058a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4058aa:	d1d1      	bne.n	405850 <__aeabi_dmul+0x19c>
  4058ac:	ea81 0103 	eor.w	r1, r1, r3
  4058b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4058b4:	f04f 0000 	mov.w	r0, #0
  4058b8:	bd70      	pop	{r4, r5, r6, pc}
  4058ba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4058be:	bf06      	itte	eq
  4058c0:	4610      	moveq	r0, r2
  4058c2:	4619      	moveq	r1, r3
  4058c4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4058c8:	d019      	beq.n	4058fe <__aeabi_dmul+0x24a>
  4058ca:	ea94 0f0c 	teq	r4, ip
  4058ce:	d102      	bne.n	4058d6 <__aeabi_dmul+0x222>
  4058d0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4058d4:	d113      	bne.n	4058fe <__aeabi_dmul+0x24a>
  4058d6:	ea95 0f0c 	teq	r5, ip
  4058da:	d105      	bne.n	4058e8 <__aeabi_dmul+0x234>
  4058dc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4058e0:	bf1c      	itt	ne
  4058e2:	4610      	movne	r0, r2
  4058e4:	4619      	movne	r1, r3
  4058e6:	d10a      	bne.n	4058fe <__aeabi_dmul+0x24a>
  4058e8:	ea81 0103 	eor.w	r1, r1, r3
  4058ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4058f0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4058f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4058f8:	f04f 0000 	mov.w	r0, #0
  4058fc:	bd70      	pop	{r4, r5, r6, pc}
  4058fe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405902:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405906:	bd70      	pop	{r4, r5, r6, pc}

00405908 <__aeabi_ddiv>:
  405908:	b570      	push	{r4, r5, r6, lr}
  40590a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40590e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405912:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405916:	bf1d      	ittte	ne
  405918:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40591c:	ea94 0f0c 	teqne	r4, ip
  405920:	ea95 0f0c 	teqne	r5, ip
  405924:	f000 f8a7 	bleq	405a76 <__aeabi_ddiv+0x16e>
  405928:	eba4 0405 	sub.w	r4, r4, r5
  40592c:	ea81 0e03 	eor.w	lr, r1, r3
  405930:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405934:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405938:	f000 8088 	beq.w	405a4c <__aeabi_ddiv+0x144>
  40593c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405940:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405944:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405948:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40594c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405950:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405954:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405958:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40595c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405960:	429d      	cmp	r5, r3
  405962:	bf08      	it	eq
  405964:	4296      	cmpeq	r6, r2
  405966:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40596a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40596e:	d202      	bcs.n	405976 <__aeabi_ddiv+0x6e>
  405970:	085b      	lsrs	r3, r3, #1
  405972:	ea4f 0232 	mov.w	r2, r2, rrx
  405976:	1ab6      	subs	r6, r6, r2
  405978:	eb65 0503 	sbc.w	r5, r5, r3
  40597c:	085b      	lsrs	r3, r3, #1
  40597e:	ea4f 0232 	mov.w	r2, r2, rrx
  405982:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405986:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40598a:	ebb6 0e02 	subs.w	lr, r6, r2
  40598e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405992:	bf22      	ittt	cs
  405994:	1ab6      	subcs	r6, r6, r2
  405996:	4675      	movcs	r5, lr
  405998:	ea40 000c 	orrcs.w	r0, r0, ip
  40599c:	085b      	lsrs	r3, r3, #1
  40599e:	ea4f 0232 	mov.w	r2, r2, rrx
  4059a2:	ebb6 0e02 	subs.w	lr, r6, r2
  4059a6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4059aa:	bf22      	ittt	cs
  4059ac:	1ab6      	subcs	r6, r6, r2
  4059ae:	4675      	movcs	r5, lr
  4059b0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4059b4:	085b      	lsrs	r3, r3, #1
  4059b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4059ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4059be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4059c2:	bf22      	ittt	cs
  4059c4:	1ab6      	subcs	r6, r6, r2
  4059c6:	4675      	movcs	r5, lr
  4059c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4059cc:	085b      	lsrs	r3, r3, #1
  4059ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4059d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4059d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4059da:	bf22      	ittt	cs
  4059dc:	1ab6      	subcs	r6, r6, r2
  4059de:	4675      	movcs	r5, lr
  4059e0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4059e4:	ea55 0e06 	orrs.w	lr, r5, r6
  4059e8:	d018      	beq.n	405a1c <__aeabi_ddiv+0x114>
  4059ea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4059ee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4059f2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4059f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4059fa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4059fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405a02:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405a06:	d1c0      	bne.n	40598a <__aeabi_ddiv+0x82>
  405a08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405a0c:	d10b      	bne.n	405a26 <__aeabi_ddiv+0x11e>
  405a0e:	ea41 0100 	orr.w	r1, r1, r0
  405a12:	f04f 0000 	mov.w	r0, #0
  405a16:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405a1a:	e7b6      	b.n	40598a <__aeabi_ddiv+0x82>
  405a1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405a20:	bf04      	itt	eq
  405a22:	4301      	orreq	r1, r0
  405a24:	2000      	moveq	r0, #0
  405a26:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405a2a:	bf88      	it	hi
  405a2c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405a30:	f63f aeaf 	bhi.w	405792 <__aeabi_dmul+0xde>
  405a34:	ebb5 0c03 	subs.w	ip, r5, r3
  405a38:	bf04      	itt	eq
  405a3a:	ebb6 0c02 	subseq.w	ip, r6, r2
  405a3e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405a42:	f150 0000 	adcs.w	r0, r0, #0
  405a46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405a4a:	bd70      	pop	{r4, r5, r6, pc}
  405a4c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405a50:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405a54:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405a58:	bfc2      	ittt	gt
  405a5a:	ebd4 050c 	rsbsgt	r5, r4, ip
  405a5e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405a62:	bd70      	popgt	{r4, r5, r6, pc}
  405a64:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405a68:	f04f 0e00 	mov.w	lr, #0
  405a6c:	3c01      	subs	r4, #1
  405a6e:	e690      	b.n	405792 <__aeabi_dmul+0xde>
  405a70:	ea45 0e06 	orr.w	lr, r5, r6
  405a74:	e68d      	b.n	405792 <__aeabi_dmul+0xde>
  405a76:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405a7a:	ea94 0f0c 	teq	r4, ip
  405a7e:	bf08      	it	eq
  405a80:	ea95 0f0c 	teqeq	r5, ip
  405a84:	f43f af3b 	beq.w	4058fe <__aeabi_dmul+0x24a>
  405a88:	ea94 0f0c 	teq	r4, ip
  405a8c:	d10a      	bne.n	405aa4 <__aeabi_ddiv+0x19c>
  405a8e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405a92:	f47f af34 	bne.w	4058fe <__aeabi_dmul+0x24a>
  405a96:	ea95 0f0c 	teq	r5, ip
  405a9a:	f47f af25 	bne.w	4058e8 <__aeabi_dmul+0x234>
  405a9e:	4610      	mov	r0, r2
  405aa0:	4619      	mov	r1, r3
  405aa2:	e72c      	b.n	4058fe <__aeabi_dmul+0x24a>
  405aa4:	ea95 0f0c 	teq	r5, ip
  405aa8:	d106      	bne.n	405ab8 <__aeabi_ddiv+0x1b0>
  405aaa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405aae:	f43f aefd 	beq.w	4058ac <__aeabi_dmul+0x1f8>
  405ab2:	4610      	mov	r0, r2
  405ab4:	4619      	mov	r1, r3
  405ab6:	e722      	b.n	4058fe <__aeabi_dmul+0x24a>
  405ab8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405abc:	bf18      	it	ne
  405abe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405ac2:	f47f aec5 	bne.w	405850 <__aeabi_dmul+0x19c>
  405ac6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405aca:	f47f af0d 	bne.w	4058e8 <__aeabi_dmul+0x234>
  405ace:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405ad2:	f47f aeeb 	bne.w	4058ac <__aeabi_dmul+0x1f8>
  405ad6:	e712      	b.n	4058fe <__aeabi_dmul+0x24a>

00405ad8 <__gedf2>:
  405ad8:	f04f 3cff 	mov.w	ip, #4294967295
  405adc:	e006      	b.n	405aec <__cmpdf2+0x4>
  405ade:	bf00      	nop

00405ae0 <__ledf2>:
  405ae0:	f04f 0c01 	mov.w	ip, #1
  405ae4:	e002      	b.n	405aec <__cmpdf2+0x4>
  405ae6:	bf00      	nop

00405ae8 <__cmpdf2>:
  405ae8:	f04f 0c01 	mov.w	ip, #1
  405aec:	f84d cd04 	str.w	ip, [sp, #-4]!
  405af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405af8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405afc:	bf18      	it	ne
  405afe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405b02:	d01b      	beq.n	405b3c <__cmpdf2+0x54>
  405b04:	b001      	add	sp, #4
  405b06:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405b0a:	bf0c      	ite	eq
  405b0c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405b10:	ea91 0f03 	teqne	r1, r3
  405b14:	bf02      	ittt	eq
  405b16:	ea90 0f02 	teqeq	r0, r2
  405b1a:	2000      	moveq	r0, #0
  405b1c:	4770      	bxeq	lr
  405b1e:	f110 0f00 	cmn.w	r0, #0
  405b22:	ea91 0f03 	teq	r1, r3
  405b26:	bf58      	it	pl
  405b28:	4299      	cmppl	r1, r3
  405b2a:	bf08      	it	eq
  405b2c:	4290      	cmpeq	r0, r2
  405b2e:	bf2c      	ite	cs
  405b30:	17d8      	asrcs	r0, r3, #31
  405b32:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405b36:	f040 0001 	orr.w	r0, r0, #1
  405b3a:	4770      	bx	lr
  405b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b44:	d102      	bne.n	405b4c <__cmpdf2+0x64>
  405b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405b4a:	d107      	bne.n	405b5c <__cmpdf2+0x74>
  405b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b54:	d1d6      	bne.n	405b04 <__cmpdf2+0x1c>
  405b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405b5a:	d0d3      	beq.n	405b04 <__cmpdf2+0x1c>
  405b5c:	f85d 0b04 	ldr.w	r0, [sp], #4
  405b60:	4770      	bx	lr
  405b62:	bf00      	nop

00405b64 <__aeabi_cdrcmple>:
  405b64:	4684      	mov	ip, r0
  405b66:	4610      	mov	r0, r2
  405b68:	4662      	mov	r2, ip
  405b6a:	468c      	mov	ip, r1
  405b6c:	4619      	mov	r1, r3
  405b6e:	4663      	mov	r3, ip
  405b70:	e000      	b.n	405b74 <__aeabi_cdcmpeq>
  405b72:	bf00      	nop

00405b74 <__aeabi_cdcmpeq>:
  405b74:	b501      	push	{r0, lr}
  405b76:	f7ff ffb7 	bl	405ae8 <__cmpdf2>
  405b7a:	2800      	cmp	r0, #0
  405b7c:	bf48      	it	mi
  405b7e:	f110 0f00 	cmnmi.w	r0, #0
  405b82:	bd01      	pop	{r0, pc}

00405b84 <__aeabi_dcmpeq>:
  405b84:	f84d ed08 	str.w	lr, [sp, #-8]!
  405b88:	f7ff fff4 	bl	405b74 <__aeabi_cdcmpeq>
  405b8c:	bf0c      	ite	eq
  405b8e:	2001      	moveq	r0, #1
  405b90:	2000      	movne	r0, #0
  405b92:	f85d fb08 	ldr.w	pc, [sp], #8
  405b96:	bf00      	nop

00405b98 <__aeabi_dcmplt>:
  405b98:	f84d ed08 	str.w	lr, [sp, #-8]!
  405b9c:	f7ff ffea 	bl	405b74 <__aeabi_cdcmpeq>
  405ba0:	bf34      	ite	cc
  405ba2:	2001      	movcc	r0, #1
  405ba4:	2000      	movcs	r0, #0
  405ba6:	f85d fb08 	ldr.w	pc, [sp], #8
  405baa:	bf00      	nop

00405bac <__aeabi_dcmple>:
  405bac:	f84d ed08 	str.w	lr, [sp, #-8]!
  405bb0:	f7ff ffe0 	bl	405b74 <__aeabi_cdcmpeq>
  405bb4:	bf94      	ite	ls
  405bb6:	2001      	movls	r0, #1
  405bb8:	2000      	movhi	r0, #0
  405bba:	f85d fb08 	ldr.w	pc, [sp], #8
  405bbe:	bf00      	nop

00405bc0 <__aeabi_dcmpge>:
  405bc0:	f84d ed08 	str.w	lr, [sp, #-8]!
  405bc4:	f7ff ffce 	bl	405b64 <__aeabi_cdrcmple>
  405bc8:	bf94      	ite	ls
  405bca:	2001      	movls	r0, #1
  405bcc:	2000      	movhi	r0, #0
  405bce:	f85d fb08 	ldr.w	pc, [sp], #8
  405bd2:	bf00      	nop

00405bd4 <__aeabi_dcmpgt>:
  405bd4:	f84d ed08 	str.w	lr, [sp, #-8]!
  405bd8:	f7ff ffc4 	bl	405b64 <__aeabi_cdrcmple>
  405bdc:	bf34      	ite	cc
  405bde:	2001      	movcc	r0, #1
  405be0:	2000      	movcs	r0, #0
  405be2:	f85d fb08 	ldr.w	pc, [sp], #8
  405be6:	bf00      	nop

00405be8 <__aeabi_dcmpun>:
  405be8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405bec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405bf0:	d102      	bne.n	405bf8 <__aeabi_dcmpun+0x10>
  405bf2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405bf6:	d10a      	bne.n	405c0e <__aeabi_dcmpun+0x26>
  405bf8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405bfc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405c00:	d102      	bne.n	405c08 <__aeabi_dcmpun+0x20>
  405c02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405c06:	d102      	bne.n	405c0e <__aeabi_dcmpun+0x26>
  405c08:	f04f 0000 	mov.w	r0, #0
  405c0c:	4770      	bx	lr
  405c0e:	f04f 0001 	mov.w	r0, #1
  405c12:	4770      	bx	lr

00405c14 <__aeabi_d2iz>:
  405c14:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405c18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405c1c:	d215      	bcs.n	405c4a <__aeabi_d2iz+0x36>
  405c1e:	d511      	bpl.n	405c44 <__aeabi_d2iz+0x30>
  405c20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405c24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405c28:	d912      	bls.n	405c50 <__aeabi_d2iz+0x3c>
  405c2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405c2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405c32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405c36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405c3a:	fa23 f002 	lsr.w	r0, r3, r2
  405c3e:	bf18      	it	ne
  405c40:	4240      	negne	r0, r0
  405c42:	4770      	bx	lr
  405c44:	f04f 0000 	mov.w	r0, #0
  405c48:	4770      	bx	lr
  405c4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405c4e:	d105      	bne.n	405c5c <__aeabi_d2iz+0x48>
  405c50:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405c54:	bf08      	it	eq
  405c56:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405c5a:	4770      	bx	lr
  405c5c:	f04f 0000 	mov.w	r0, #0
  405c60:	4770      	bx	lr
  405c62:	bf00      	nop

00405c64 <__aeabi_uldivmod>:
  405c64:	b953      	cbnz	r3, 405c7c <__aeabi_uldivmod+0x18>
  405c66:	b94a      	cbnz	r2, 405c7c <__aeabi_uldivmod+0x18>
  405c68:	2900      	cmp	r1, #0
  405c6a:	bf08      	it	eq
  405c6c:	2800      	cmpeq	r0, #0
  405c6e:	bf1c      	itt	ne
  405c70:	f04f 31ff 	movne.w	r1, #4294967295
  405c74:	f04f 30ff 	movne.w	r0, #4294967295
  405c78:	f000 b97a 	b.w	405f70 <__aeabi_idiv0>
  405c7c:	f1ad 0c08 	sub.w	ip, sp, #8
  405c80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405c84:	f000 f806 	bl	405c94 <__udivmoddi4>
  405c88:	f8dd e004 	ldr.w	lr, [sp, #4]
  405c8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405c90:	b004      	add	sp, #16
  405c92:	4770      	bx	lr

00405c94 <__udivmoddi4>:
  405c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405c98:	468c      	mov	ip, r1
  405c9a:	460d      	mov	r5, r1
  405c9c:	4604      	mov	r4, r0
  405c9e:	9e08      	ldr	r6, [sp, #32]
  405ca0:	2b00      	cmp	r3, #0
  405ca2:	d151      	bne.n	405d48 <__udivmoddi4+0xb4>
  405ca4:	428a      	cmp	r2, r1
  405ca6:	4617      	mov	r7, r2
  405ca8:	d96d      	bls.n	405d86 <__udivmoddi4+0xf2>
  405caa:	fab2 fe82 	clz	lr, r2
  405cae:	f1be 0f00 	cmp.w	lr, #0
  405cb2:	d00b      	beq.n	405ccc <__udivmoddi4+0x38>
  405cb4:	f1ce 0c20 	rsb	ip, lr, #32
  405cb8:	fa01 f50e 	lsl.w	r5, r1, lr
  405cbc:	fa20 fc0c 	lsr.w	ip, r0, ip
  405cc0:	fa02 f70e 	lsl.w	r7, r2, lr
  405cc4:	ea4c 0c05 	orr.w	ip, ip, r5
  405cc8:	fa00 f40e 	lsl.w	r4, r0, lr
  405ccc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405cd0:	0c25      	lsrs	r5, r4, #16
  405cd2:	fbbc f8fa 	udiv	r8, ip, sl
  405cd6:	fa1f f987 	uxth.w	r9, r7
  405cda:	fb0a cc18 	mls	ip, sl, r8, ip
  405cde:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405ce2:	fb08 f309 	mul.w	r3, r8, r9
  405ce6:	42ab      	cmp	r3, r5
  405ce8:	d90a      	bls.n	405d00 <__udivmoddi4+0x6c>
  405cea:	19ed      	adds	r5, r5, r7
  405cec:	f108 32ff 	add.w	r2, r8, #4294967295
  405cf0:	f080 8123 	bcs.w	405f3a <__udivmoddi4+0x2a6>
  405cf4:	42ab      	cmp	r3, r5
  405cf6:	f240 8120 	bls.w	405f3a <__udivmoddi4+0x2a6>
  405cfa:	f1a8 0802 	sub.w	r8, r8, #2
  405cfe:	443d      	add	r5, r7
  405d00:	1aed      	subs	r5, r5, r3
  405d02:	b2a4      	uxth	r4, r4
  405d04:	fbb5 f0fa 	udiv	r0, r5, sl
  405d08:	fb0a 5510 	mls	r5, sl, r0, r5
  405d0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405d10:	fb00 f909 	mul.w	r9, r0, r9
  405d14:	45a1      	cmp	r9, r4
  405d16:	d909      	bls.n	405d2c <__udivmoddi4+0x98>
  405d18:	19e4      	adds	r4, r4, r7
  405d1a:	f100 33ff 	add.w	r3, r0, #4294967295
  405d1e:	f080 810a 	bcs.w	405f36 <__udivmoddi4+0x2a2>
  405d22:	45a1      	cmp	r9, r4
  405d24:	f240 8107 	bls.w	405f36 <__udivmoddi4+0x2a2>
  405d28:	3802      	subs	r0, #2
  405d2a:	443c      	add	r4, r7
  405d2c:	eba4 0409 	sub.w	r4, r4, r9
  405d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405d34:	2100      	movs	r1, #0
  405d36:	2e00      	cmp	r6, #0
  405d38:	d061      	beq.n	405dfe <__udivmoddi4+0x16a>
  405d3a:	fa24 f40e 	lsr.w	r4, r4, lr
  405d3e:	2300      	movs	r3, #0
  405d40:	6034      	str	r4, [r6, #0]
  405d42:	6073      	str	r3, [r6, #4]
  405d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d48:	428b      	cmp	r3, r1
  405d4a:	d907      	bls.n	405d5c <__udivmoddi4+0xc8>
  405d4c:	2e00      	cmp	r6, #0
  405d4e:	d054      	beq.n	405dfa <__udivmoddi4+0x166>
  405d50:	2100      	movs	r1, #0
  405d52:	e886 0021 	stmia.w	r6, {r0, r5}
  405d56:	4608      	mov	r0, r1
  405d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d5c:	fab3 f183 	clz	r1, r3
  405d60:	2900      	cmp	r1, #0
  405d62:	f040 808e 	bne.w	405e82 <__udivmoddi4+0x1ee>
  405d66:	42ab      	cmp	r3, r5
  405d68:	d302      	bcc.n	405d70 <__udivmoddi4+0xdc>
  405d6a:	4282      	cmp	r2, r0
  405d6c:	f200 80fa 	bhi.w	405f64 <__udivmoddi4+0x2d0>
  405d70:	1a84      	subs	r4, r0, r2
  405d72:	eb65 0503 	sbc.w	r5, r5, r3
  405d76:	2001      	movs	r0, #1
  405d78:	46ac      	mov	ip, r5
  405d7a:	2e00      	cmp	r6, #0
  405d7c:	d03f      	beq.n	405dfe <__udivmoddi4+0x16a>
  405d7e:	e886 1010 	stmia.w	r6, {r4, ip}
  405d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d86:	b912      	cbnz	r2, 405d8e <__udivmoddi4+0xfa>
  405d88:	2701      	movs	r7, #1
  405d8a:	fbb7 f7f2 	udiv	r7, r7, r2
  405d8e:	fab7 fe87 	clz	lr, r7
  405d92:	f1be 0f00 	cmp.w	lr, #0
  405d96:	d134      	bne.n	405e02 <__udivmoddi4+0x16e>
  405d98:	1beb      	subs	r3, r5, r7
  405d9a:	0c3a      	lsrs	r2, r7, #16
  405d9c:	fa1f fc87 	uxth.w	ip, r7
  405da0:	2101      	movs	r1, #1
  405da2:	fbb3 f8f2 	udiv	r8, r3, r2
  405da6:	0c25      	lsrs	r5, r4, #16
  405da8:	fb02 3318 	mls	r3, r2, r8, r3
  405dac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405db0:	fb0c f308 	mul.w	r3, ip, r8
  405db4:	42ab      	cmp	r3, r5
  405db6:	d907      	bls.n	405dc8 <__udivmoddi4+0x134>
  405db8:	19ed      	adds	r5, r5, r7
  405dba:	f108 30ff 	add.w	r0, r8, #4294967295
  405dbe:	d202      	bcs.n	405dc6 <__udivmoddi4+0x132>
  405dc0:	42ab      	cmp	r3, r5
  405dc2:	f200 80d1 	bhi.w	405f68 <__udivmoddi4+0x2d4>
  405dc6:	4680      	mov	r8, r0
  405dc8:	1aed      	subs	r5, r5, r3
  405dca:	b2a3      	uxth	r3, r4
  405dcc:	fbb5 f0f2 	udiv	r0, r5, r2
  405dd0:	fb02 5510 	mls	r5, r2, r0, r5
  405dd4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405dd8:	fb0c fc00 	mul.w	ip, ip, r0
  405ddc:	45a4      	cmp	ip, r4
  405dde:	d907      	bls.n	405df0 <__udivmoddi4+0x15c>
  405de0:	19e4      	adds	r4, r4, r7
  405de2:	f100 33ff 	add.w	r3, r0, #4294967295
  405de6:	d202      	bcs.n	405dee <__udivmoddi4+0x15a>
  405de8:	45a4      	cmp	ip, r4
  405dea:	f200 80b8 	bhi.w	405f5e <__udivmoddi4+0x2ca>
  405dee:	4618      	mov	r0, r3
  405df0:	eba4 040c 	sub.w	r4, r4, ip
  405df4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405df8:	e79d      	b.n	405d36 <__udivmoddi4+0xa2>
  405dfa:	4631      	mov	r1, r6
  405dfc:	4630      	mov	r0, r6
  405dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e02:	f1ce 0420 	rsb	r4, lr, #32
  405e06:	fa05 f30e 	lsl.w	r3, r5, lr
  405e0a:	fa07 f70e 	lsl.w	r7, r7, lr
  405e0e:	fa20 f804 	lsr.w	r8, r0, r4
  405e12:	0c3a      	lsrs	r2, r7, #16
  405e14:	fa25 f404 	lsr.w	r4, r5, r4
  405e18:	ea48 0803 	orr.w	r8, r8, r3
  405e1c:	fbb4 f1f2 	udiv	r1, r4, r2
  405e20:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405e24:	fb02 4411 	mls	r4, r2, r1, r4
  405e28:	fa1f fc87 	uxth.w	ip, r7
  405e2c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405e30:	fb01 f30c 	mul.w	r3, r1, ip
  405e34:	42ab      	cmp	r3, r5
  405e36:	fa00 f40e 	lsl.w	r4, r0, lr
  405e3a:	d909      	bls.n	405e50 <__udivmoddi4+0x1bc>
  405e3c:	19ed      	adds	r5, r5, r7
  405e3e:	f101 30ff 	add.w	r0, r1, #4294967295
  405e42:	f080 808a 	bcs.w	405f5a <__udivmoddi4+0x2c6>
  405e46:	42ab      	cmp	r3, r5
  405e48:	f240 8087 	bls.w	405f5a <__udivmoddi4+0x2c6>
  405e4c:	3902      	subs	r1, #2
  405e4e:	443d      	add	r5, r7
  405e50:	1aeb      	subs	r3, r5, r3
  405e52:	fa1f f588 	uxth.w	r5, r8
  405e56:	fbb3 f0f2 	udiv	r0, r3, r2
  405e5a:	fb02 3310 	mls	r3, r2, r0, r3
  405e5e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405e62:	fb00 f30c 	mul.w	r3, r0, ip
  405e66:	42ab      	cmp	r3, r5
  405e68:	d907      	bls.n	405e7a <__udivmoddi4+0x1e6>
  405e6a:	19ed      	adds	r5, r5, r7
  405e6c:	f100 38ff 	add.w	r8, r0, #4294967295
  405e70:	d26f      	bcs.n	405f52 <__udivmoddi4+0x2be>
  405e72:	42ab      	cmp	r3, r5
  405e74:	d96d      	bls.n	405f52 <__udivmoddi4+0x2be>
  405e76:	3802      	subs	r0, #2
  405e78:	443d      	add	r5, r7
  405e7a:	1aeb      	subs	r3, r5, r3
  405e7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405e80:	e78f      	b.n	405da2 <__udivmoddi4+0x10e>
  405e82:	f1c1 0720 	rsb	r7, r1, #32
  405e86:	fa22 f807 	lsr.w	r8, r2, r7
  405e8a:	408b      	lsls	r3, r1
  405e8c:	fa05 f401 	lsl.w	r4, r5, r1
  405e90:	ea48 0303 	orr.w	r3, r8, r3
  405e94:	fa20 fe07 	lsr.w	lr, r0, r7
  405e98:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405e9c:	40fd      	lsrs	r5, r7
  405e9e:	ea4e 0e04 	orr.w	lr, lr, r4
  405ea2:	fbb5 f9fc 	udiv	r9, r5, ip
  405ea6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  405eaa:	fb0c 5519 	mls	r5, ip, r9, r5
  405eae:	fa1f f883 	uxth.w	r8, r3
  405eb2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405eb6:	fb09 f408 	mul.w	r4, r9, r8
  405eba:	42ac      	cmp	r4, r5
  405ebc:	fa02 f201 	lsl.w	r2, r2, r1
  405ec0:	fa00 fa01 	lsl.w	sl, r0, r1
  405ec4:	d908      	bls.n	405ed8 <__udivmoddi4+0x244>
  405ec6:	18ed      	adds	r5, r5, r3
  405ec8:	f109 30ff 	add.w	r0, r9, #4294967295
  405ecc:	d243      	bcs.n	405f56 <__udivmoddi4+0x2c2>
  405ece:	42ac      	cmp	r4, r5
  405ed0:	d941      	bls.n	405f56 <__udivmoddi4+0x2c2>
  405ed2:	f1a9 0902 	sub.w	r9, r9, #2
  405ed6:	441d      	add	r5, r3
  405ed8:	1b2d      	subs	r5, r5, r4
  405eda:	fa1f fe8e 	uxth.w	lr, lr
  405ede:	fbb5 f0fc 	udiv	r0, r5, ip
  405ee2:	fb0c 5510 	mls	r5, ip, r0, r5
  405ee6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  405eea:	fb00 f808 	mul.w	r8, r0, r8
  405eee:	45a0      	cmp	r8, r4
  405ef0:	d907      	bls.n	405f02 <__udivmoddi4+0x26e>
  405ef2:	18e4      	adds	r4, r4, r3
  405ef4:	f100 35ff 	add.w	r5, r0, #4294967295
  405ef8:	d229      	bcs.n	405f4e <__udivmoddi4+0x2ba>
  405efa:	45a0      	cmp	r8, r4
  405efc:	d927      	bls.n	405f4e <__udivmoddi4+0x2ba>
  405efe:	3802      	subs	r0, #2
  405f00:	441c      	add	r4, r3
  405f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405f06:	eba4 0408 	sub.w	r4, r4, r8
  405f0a:	fba0 8902 	umull	r8, r9, r0, r2
  405f0e:	454c      	cmp	r4, r9
  405f10:	46c6      	mov	lr, r8
  405f12:	464d      	mov	r5, r9
  405f14:	d315      	bcc.n	405f42 <__udivmoddi4+0x2ae>
  405f16:	d012      	beq.n	405f3e <__udivmoddi4+0x2aa>
  405f18:	b156      	cbz	r6, 405f30 <__udivmoddi4+0x29c>
  405f1a:	ebba 030e 	subs.w	r3, sl, lr
  405f1e:	eb64 0405 	sbc.w	r4, r4, r5
  405f22:	fa04 f707 	lsl.w	r7, r4, r7
  405f26:	40cb      	lsrs	r3, r1
  405f28:	431f      	orrs	r7, r3
  405f2a:	40cc      	lsrs	r4, r1
  405f2c:	6037      	str	r7, [r6, #0]
  405f2e:	6074      	str	r4, [r6, #4]
  405f30:	2100      	movs	r1, #0
  405f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f36:	4618      	mov	r0, r3
  405f38:	e6f8      	b.n	405d2c <__udivmoddi4+0x98>
  405f3a:	4690      	mov	r8, r2
  405f3c:	e6e0      	b.n	405d00 <__udivmoddi4+0x6c>
  405f3e:	45c2      	cmp	sl, r8
  405f40:	d2ea      	bcs.n	405f18 <__udivmoddi4+0x284>
  405f42:	ebb8 0e02 	subs.w	lr, r8, r2
  405f46:	eb69 0503 	sbc.w	r5, r9, r3
  405f4a:	3801      	subs	r0, #1
  405f4c:	e7e4      	b.n	405f18 <__udivmoddi4+0x284>
  405f4e:	4628      	mov	r0, r5
  405f50:	e7d7      	b.n	405f02 <__udivmoddi4+0x26e>
  405f52:	4640      	mov	r0, r8
  405f54:	e791      	b.n	405e7a <__udivmoddi4+0x1e6>
  405f56:	4681      	mov	r9, r0
  405f58:	e7be      	b.n	405ed8 <__udivmoddi4+0x244>
  405f5a:	4601      	mov	r1, r0
  405f5c:	e778      	b.n	405e50 <__udivmoddi4+0x1bc>
  405f5e:	3802      	subs	r0, #2
  405f60:	443c      	add	r4, r7
  405f62:	e745      	b.n	405df0 <__udivmoddi4+0x15c>
  405f64:	4608      	mov	r0, r1
  405f66:	e708      	b.n	405d7a <__udivmoddi4+0xe6>
  405f68:	f1a8 0802 	sub.w	r8, r8, #2
  405f6c:	443d      	add	r5, r7
  405f6e:	e72b      	b.n	405dc8 <__udivmoddi4+0x134>

00405f70 <__aeabi_idiv0>:
  405f70:	4770      	bx	lr
  405f72:	bf00      	nop

00405f74 <p_uc_charset10x14>:
	...
  405f90:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  405fa0:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  405fb0:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  405fc0:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  405fd0:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  405fe0:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  405ff0:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  406000:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  406018:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  406028:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  406038:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  406048:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  406058:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  406068:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  406078:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  406088:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4060a0:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4060b0:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4060c0:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4060d0:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4060e0:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  4060f0:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  406100:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  406110:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  406120:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  406130:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  406140:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  406150:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  406160:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  406170:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  406180:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  406190:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4061a0:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4061b0:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4061c0:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  4061d0:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4061e0:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  4061f0:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  406200:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  406210:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  406220:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  406230:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406240:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  406250:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  406260:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  406270:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  406280:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  406290:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4062a0:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4062b0:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4062c0:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4062d0:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4062e0:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4062f0:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  406300:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  406310:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  406320:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406330:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  406340:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  406350:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  406360:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  406370:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  406380:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  406390:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4063a0:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4063b0:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  4063c0:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  4063d0:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4063e0:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  4063f0:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  406400:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  406410:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  406420:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  406430:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  406440:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  406450:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  406460:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  406470:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  406480:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  406490:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4064a0:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4064b0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4064c0:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  4064d0:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  4064e0:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  4064f0:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  406500:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  406510:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  406520:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  406530:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  406540:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  406550:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  406560:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  406570:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  406580:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  406590:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4065a0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4065b0:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  4065c0:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  4065d0:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  4065e0:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  4065f0:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  406600:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  406610:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  406620:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  406630:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  406640:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  406650:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  406660:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  406670:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  406680:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  406690:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4066a0:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4066b0:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  4066c0:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  4066d0:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  4066e0:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  4066f0:	fcff fcff 6425 0000                         ....%d..

004066f8 <_global_impure_ptr>:
  4066f8:	0020 2000 4e49 0046 6e69 0066 414e 004e      .. INF.inf.NAN.
  406708:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406718:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406728:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406738:	296c 0000 0030 0000                         l)..0...

00406740 <blanks.7223>:
  406740:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406750 <zeroes.7224>:
  406750:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406760:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00406770 <__mprec_bigtens>:
  406770:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406780:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406790:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406798 <__mprec_tens>:
  406798:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4067a8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4067b8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4067c8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4067d8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4067e8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4067f8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406808:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406818:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406828:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406838:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406848:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406858:	9db4 79d9 7843 44ea                         ...yCx.D

00406860 <p05.6055>:
  406860:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406870:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040687c <_ctype_>:
  40687c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40688c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40689c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4068ac:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4068bc:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  4068cc:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  4068dc:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4068ec:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4068fc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406980 <_init>:
  406980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406982:	bf00      	nop
  406984:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406986:	bc08      	pop	{r3}
  406988:	469e      	mov	lr, r3
  40698a:	4770      	bx	lr

0040698c <__init_array_start>:
  40698c:	00402c01 	.word	0x00402c01

00406990 <__frame_dummy_init_array_entry>:
  406990:	004000f1                                ..@.

00406994 <_fini>:
  406994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406996:	bf00      	nop
  406998:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40699a:	bc08      	pop	{r3}
  40699c:	469e      	mov	lr, r3
  40699e:	4770      	bx	lr

004069a0 <__fini_array_start>:
  4069a0:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <g_ul_lcd_x_length>:
2000000c:	00f0 0000                                   ....

20000010 <g_ul_lcd_y_length>:
20000010:	0140 0000                                   @...

20000014 <SystemCoreClock>:
20000014:	0900 003d                                   ..=.

20000018 <_impure_ptr>:
20000018:	0020 2000 0000 0000                          .. ....

20000020 <impure_data>:
20000020:	0000 0000 030c 2000 0374 2000 03dc 2000     ....... t.. ... 
	...
200000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000448 <__atexit_recursive_mutex>:
20000448:	0e74 2000                                   t.. 

2000044c <__malloc_av_>:
	...
20000454:	044c 2000 044c 2000 0454 2000 0454 2000     L.. L.. T.. T.. 
20000464:	045c 2000 045c 2000 0464 2000 0464 2000     \.. \.. d.. d.. 
20000474:	046c 2000 046c 2000 0474 2000 0474 2000     l.. l.. t.. t.. 
20000484:	047c 2000 047c 2000 0484 2000 0484 2000     |.. |.. ... ... 
20000494:	048c 2000 048c 2000 0494 2000 0494 2000     ... ... ... ... 
200004a4:	049c 2000 049c 2000 04a4 2000 04a4 2000     ... ... ... ... 
200004b4:	04ac 2000 04ac 2000 04b4 2000 04b4 2000     ... ... ... ... 
200004c4:	04bc 2000 04bc 2000 04c4 2000 04c4 2000     ... ... ... ... 
200004d4:	04cc 2000 04cc 2000 04d4 2000 04d4 2000     ... ... ... ... 
200004e4:	04dc 2000 04dc 2000 04e4 2000 04e4 2000     ... ... ... ... 
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 

20000854 <__malloc_sbrk_base>:
20000854:	ffff ffff                                   ....

20000858 <__malloc_trim_threshold>:
20000858:	0000 0002                                   ....

2000085c <__global_locale>:
2000085c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000087c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000089c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000091c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000093c:	5329 0040 4ee9 0040 0000 0000 687c 0040     )S@..N@.....|h@.
2000094c:	6878 0040 671c 0040 671c 0040 671c 0040     xh@..g@..g@..g@.
2000095c:	671c 0040 671c 0040 671c 0040 671c 0040     .g@..g@..g@..g@.
2000096c:	671c 0040 671c 0040 ffff ffff ffff ffff     .g@..g@.........
2000097c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
200009a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
