<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/r520.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - r520.c<span style="font-size: 80%;"> (source / <a href="r520.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">168</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;r520d.h&quot;
<span class="lineNum">      33 </span>            : 
<a name="34"><span class="lineNum">      34 </span>            : /* This files gather functions specifics to: r520,rv530,rv560,rv570,r580 */</a>
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span><span class="lineNoCov">          0 : int r520_mc_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">      37 </span>            : {
<span class="lineNum">      38 </span>            :         unsigned i;
<span class="lineNum">      39 </span>            :         uint32_t tmp;
<span class="lineNum">      40 </span>            : 
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">      42 </span>            :                 /* read MC_STATUS */
<span class="lineNum">      43 </span><span class="lineNoCov">          0 :                 tmp = RREG32_MC(R520_MC_STATUS);</span>
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :                 if (tmp &amp; R520_MC_STATUS_IDLE) {</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">      46 </span>            :                 }
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">      48 </span>            :         }
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span><span class="lineNoCov">          0 : static void r520_gpu_init(struct radeon_device *rdev)</span>
<span class="lineNum">      53 </span>            : {
<span class="lineNum">      54 </span>            :         unsigned pipe_select_current, gb_pipe_select, tmp;
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :         rv515_vga_render_disable(rdev);</span>
<span class="lineNum">      57 </span>            :         /*
<span class="lineNum">      58 </span>            :          * DST_PIPE_CONFIG              0x170C
<span class="lineNum">      59 </span>            :          * GB_TILE_CONFIG               0x4018
<span class="lineNum">      60 </span>            :          * GB_FIFO_SIZE                 0x4024
<span class="lineNum">      61 </span>            :          * GB_PIPE_SELECT               0x402C
<span class="lineNum">      62 </span>            :          * GB_PIPE_SELECT2              0x4124
<span class="lineNum">      63 </span>            :          *      Z_PIPE_SHIFT                    0
<span class="lineNum">      64 </span>            :          *      Z_PIPE_MASK                     0x000000003
<span class="lineNum">      65 </span>            :          * GB_FIFO_SIZE2                0x4128
<span class="lineNum">      66 </span>            :          *      SC_SFIFO_SIZE_SHIFT             0
<span class="lineNum">      67 </span>            :          *      SC_SFIFO_SIZE_MASK              0x000000003
<span class="lineNum">      68 </span>            :          *      SC_MFIFO_SIZE_SHIFT             2
<span class="lineNum">      69 </span>            :          *      SC_MFIFO_SIZE_MASK              0x00000000C
<span class="lineNum">      70 </span>            :          *      FG_SFIFO_SIZE_SHIFT             4
<span class="lineNum">      71 </span>            :          *      FG_SFIFO_SIZE_MASK              0x000000030
<span class="lineNum">      72 </span>            :          *      ZB_MFIFO_SIZE_SHIFT             6
<span class="lineNum">      73 </span>            :          *      ZB_MFIFO_SIZE_MASK              0x0000000C0
<span class="lineNum">      74 </span>            :          * GA_ENHANCE                   0x4274
<span class="lineNum">      75 </span>            :          * SU_REG_DEST                  0x42C8
<span class="lineNum">      76 </span>            :          */
<span class="lineNum">      77 </span>            :         /* workaround for RV530 */
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV530) {</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 WREG32(0x4128, 0xFF);</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         r420_pipes_init(rdev);</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         gb_pipe_select = RREG32(R400_GB_PIPE_SELECT);</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         tmp = RREG32(R300_DST_PIPE_CONFIG);</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         pipe_select_current = (tmp &gt;&gt; 2) &amp; 3;</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         tmp = (1 &lt;&lt; pipe_select_current) |</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :               (((gb_pipe_select &gt;&gt; 8) &amp; 0xF) &lt;&lt; 4);</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         WREG32_PLL(0x000D, tmp);</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         if (r520_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait MC idle while &quot;</span>
<span class="lineNum">      90 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :         }</span>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span><span class="lineNoCov">          0 : static void r520_vram_get_type(struct radeon_device *rdev)</span>
<span class="lineNum">      95 </span>            : {
<span class="lineNum">      96 </span>            :         uint32_t tmp;
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_width = 128;</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(R520_MC_CNTL0);</span>
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         switch ((tmp &amp; R520_MEM_NUM_CHANNELS_MASK) &gt;&gt; R520_MEM_NUM_CHANNELS_SHIFT) {</span>
<span class="lineNum">     102 </span>            :         case 0:
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_width = 32;</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     105 </span>            :         case 1:
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_width = 64;</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     108 </span>            :         case 2:
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_width = 128;</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     111 </span>            :         case 3:
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_width = 256;</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     114 </span>            :         default:
<span class="lineNum">     115 </span>            :                 rdev-&gt;mc.vram_width = 128;
<span class="lineNum">     116 </span>            :                 break;
<span class="lineNum">     117 </span>            :         }
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :         if (tmp &amp; R520_MC_CHANNEL_SIZE)</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_width *= 2;</span>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span><span class="lineNoCov">          0 : static void r520_mc_init(struct radeon_device *rdev)</span>
<span class="lineNum">     123 </span>            : {
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         r520_vram_get_type(rdev);</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         r100_vram_init_sizes(rdev);</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         radeon_vram_location(rdev, &amp;rdev-&gt;mc, 0);</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.gtt_base_align = 0;</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_AGP))</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 radeon_gtt_location(rdev, &amp;rdev-&gt;mc);</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         radeon_update_bandwidth_info(rdev);</span>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span><span class="lineNoCov">          0 : static void r520_mc_program(struct radeon_device *rdev)</span>
<span class="lineNum">     135 </span>            : {
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         struct rv515_mc_save save;</span>
<span class="lineNum">     137 </span>            : 
<span class="lineNum">     138 </span>            :         /* Stops all mc clients */
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         rv515_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">     140 </span>            : 
<span class="lineNum">     141 </span>            :         /* Wait for mc idle */
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         if (r520_mc_wait_for_idle(rdev))</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait MC idle timeout before updating MC.\n&quot;);</span>
<span class="lineNum">     144 </span>            :         /* Write VRAM size in case we are limiting it */
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         WREG32(R_0000F8_CONFIG_MEMSIZE, rdev-&gt;mc.real_vram_size);</span>
<span class="lineNum">     146 </span>            :         /* Program MC, should be a 32bits limited address space */
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000004_MC_FB_LOCATION,</span>
<span class="lineNum">     148 </span>            :                         S_000004_MC_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16) |
<span class="lineNum">     149 </span>            :                         S_000004_MC_FB_TOP(rdev-&gt;mc.vram_end &gt;&gt; 16));
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :         WREG32(R_000134_HDP_FB_LOCATION,</span>
<span class="lineNum">     151 </span>            :                 S_000134_HDP_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16));
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000005_MC_AGP_LOCATION,</span>
<span class="lineNum">     154 </span>            :                         S_000005_MC_AGP_START(rdev-&gt;mc.gtt_start &gt;&gt; 16) |
<span class="lineNum">     155 </span>            :                         S_000005_MC_AGP_TOP(rdev-&gt;mc.gtt_end &gt;&gt; 16));
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000006_AGP_BASE, lower_32_bits(rdev-&gt;mc.agp_base));</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000007_AGP_BASE_2,</span>
<span class="lineNum">     158 </span>            :                         S_000007_AGP_BASE_ADDR_2(upper_32_bits(rdev-&gt;mc.agp_base)));
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000005_MC_AGP_LOCATION, 0xFFFFFFFF);</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000006_AGP_BASE, 0);</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000007_AGP_BASE_2, 0);</span>
<span class="lineNum">     163 </span>            :         }
<span class="lineNum">     164 </span>            : 
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         rv515_mc_resume(rdev, &amp;save);</span>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span><span class="lineNoCov">          0 : static int r520_startup(struct radeon_device *rdev)</span>
<span class="lineNum">     169 </span>            : {
<span class="lineNum">     170 </span>            :         int r;
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         r520_mc_program(rdev);</span>
<span class="lineNum">     173 </span>            :         /* Resume clock */
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">     175 </span>            :         /* Initialize GPU configuration (# pipes, ...) */
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         r520_gpu_init(rdev);</span>
<span class="lineNum">     177 </span>            :         /* Initialize GART (initialize after TTM so we can allocate
<span class="lineNum">     178 </span>            :          * memory through TTM but finalize after TTM) */
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE) {</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 r = rv370_pcie_gart_enable(rdev);</span>
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     183 </span>            :         }
<span class="lineNum">     184 </span>            : 
<span class="lineNum">     185 </span>            :         /* allocate wb buffer */
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     194 </span>            :         }
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span>            :         /* Enable IRQ */
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     201 </span>            :         }
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         rs600_irq_set(rdev);</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);</span>
<span class="lineNum">     205 </span>            :         /* 1M ring buffer */
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         r = r100_cp_init(rdev, 1024 * 1024);</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP (%d).\n&quot;, r);</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     210 </span>            :         }
<span class="lineNum">     211 </span>            : 
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     216 </span>            :         }
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span><span class="lineNoCov">          0 : int r520_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     222 </span>            : {
<span class="lineNum">     223 </span>            :         int r;
<span class="lineNum">     224 </span>            : 
<span class="lineNum">     225 </span>            :         /* Make sur GART are not working */
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_disable(rdev);</span>
<span class="lineNum">     228 </span>            :         /* Resume clock before doing reset */
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">     230 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,</span>
<span class="lineNum">     233 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">     234 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     236 </span>            :         /* post */
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">     238 </span>            :         /* Resume clock after posting */
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">     240 </span>            :         /* Initialize surface registers */
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :         r = r520_startup(rdev);</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="249"><span class="lineNum">     249 </span>            : }</a>
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span><span class="lineNoCov">          0 : int r520_init(struct radeon_device *rdev)</span>
<span class="lineNum">     252 </span>            : {
<span class="lineNum">     253 </span>            :         int r;
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span>            :         /* Initialize scratch registers */
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :         radeon_scratch_init(rdev);</span>
<span class="lineNum">     257 </span>            :         /* Initialize surface registers */
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">     259 </span>            :         /* restore some register to sane defaults */
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :         r100_restore_sanity(rdev);</span>
<span class="lineNum">     261 </span>            :         /* TODO: disable VGA need to use VGA request */
<span class="lineNum">     262 </span>            :         /* BIOS*/
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     266 </span>            :         }
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 r = radeon_atombios_init(rdev);</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     271 </span>            :         } else {
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting atombios for RV515 GPU\n&quot;);</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     274 </span>            :         }
<span class="lineNum">     275 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev,</span>
<span class="lineNum">     278 </span>            :                         &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,
<span class="lineNum">     279 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">     280 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     282 </span>            :         /* check if cards are posted or not */
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         if (radeon_boot_test_post_card(rdev) == false)</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         if (!radeon_card_posted(rdev) &amp;&amp; rdev-&gt;bios) {</span>
<span class="lineNum">     287 </span>            :                 DRM_INFO(&quot;GPU not posted. posting now...\n&quot;);
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     290 </span>            :         /* Initialize clocks */
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">     292 </span>            :         /* initialize AGP */
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :                 r = radeon_agp_init(rdev);</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :                         radeon_agp_disable(rdev);</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     298 </span>            :         }
<span class="lineNum">     299 </span>            :         /* initialize memory controller */
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         r520_mc_init(rdev);</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         rv515_debugfs(rdev);</span>
<span class="lineNum">     302 </span>            :         /* Fence driver */
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     306 </span>            :         /* Memory manager */
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         r = rv370_pcie_gart_init(rdev);</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         rv515_set_safe_registers(rdev);</span>
<span class="lineNum">     314 </span>            : 
<span class="lineNum">     315 </span>            :         /* Initialize power management */
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         r = r520_startup(rdev);</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     321 </span>            :                 /* Somethings want wront with the accel init stop accel */
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 r100_cp_fini(rdev);</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_fini(rdev);</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :                 radeon_agp_fini(rdev);</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
