# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_37c_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh {C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:17 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh" C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_pkg.sv 
# -- Compiling package q_8_37c_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:20:17 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh {C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_oneh_cntlr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:17 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh" C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_oneh_cntlr.sv 
# -- Compiling module q_8_37c_oneh_cntlr
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_8_37c_oneh_cntlr
# End time: 13:20:17 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh {C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:18 on Dec 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh" C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c.sv 
# -- Compiling package q_8_37c_sv_unit
# -- Importing package q_8_37c_pkg
# -- Compiling module q_8_37c
# -- Compiling module datapath
# 
# Top level modules:
# 	q_8_37c
# End time: 13:20:18 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:26 on Dec 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_tb.sv 
# -- Compiling package q_8_37c_tb_sv_unit
# -- Importing package q_8_37c_pkg
# -- Compiling module q_8_37c_tb
# 
# Top level modules:
# 	q_8_37c_tb
# End time: 13:20:27 on Dec 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.q_8_37c_tb
# vsim work.q_8_37c_tb 
# Start time: 13:20:31 on Dec 30,2019
# Loading sv_std.std
# Loading work.q_8_37c_pkg
# Loading work.q_8_37c_tb_sv_unit
# Loading work.q_8_37c_tb
# Loading work.q_8_37c_sv_unit
# Loading work.q_8_37c
# Loading work.q_8_37c_oneh_cntlr
# Loading work.d_ff
# Loading work.datapath
add wave -position insertpoint  \
sim:/q_8_37c_tb/rst_b \
sim:/q_8_37c_tb/clk \
sim:/q_8_37c_tb/start \
sim:/q_8_37c_tb/data_in \
sim:/q_8_37c_tb/cnt \
sim:/q_8_37c_tb/rdy \
sim:/q_8_37c_tb/cnt_ref \
sim:/q_8_37c_tb/error \
sim:/q_8_37c_tb/state \
sim:/q_8_37c_tb/load_regs \
sim:/q_8_37c_tb/add_shift \
sim:/q_8_37c_tb/zero
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_tb.sv(18)
#    Time: 23500 ps  Iteration: 0  Instance: /q_8_37c_tb
# 1
# Break in Module q_8_37c_tb at C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_tb.sv line 18
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:48 on Dec 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_tb.sv 
# -- Compiling package q_8_37c_tb_sv_unit
# -- Importing package q_8_37c_pkg
# -- Compiling module q_8_37c_tb
# 
# Top level modules:
# 	q_8_37c_tb
# End time: 13:21:48 on Dec 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_37c_tb_sv_unit
# Loading work.q_8_37c_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_tb.sv(18)
#    Time: 23500 ps  Iteration: 0  Instance: /q_8_37c_tb
# 1
# Break in Module q_8_37c_tb at C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c_tb.sv line 18
# End time: 13:22:33 on Dec 30,2019, Elapsed time: 0:02:02
# Errors: 0, Warnings: 0
