$date
	Fri May  3 16:02:34 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! o [7:0] $end
$var reg 1 " clk $end
$var reg 32 # x [31:0] $end
$scope module r1 $end
$var wire 1 $ cin $end
$var wire 1 " clk $end
$var wire 32 % x [31:0] $end
$var wire 8 & y [7:0] $end
$var wire 1 ' t $end
$var wire 1 ( s1 $end
$var wire 8 ) p [7:0] $end
$var reg 8 * a [7:0] $end
$var reg 8 + b [7:0] $end
$var reg 8 , c1 [7:0] $end
$var reg 8 - o [7:0] $end
$var reg 1 . sel $end
$var reg 8 / z [7:0] $end
$var reg 8 0 z1 [7:0] $end
$var integer 32 1 k [31:0] $end
$scope module j1 $end
$var wire 1 $ cin $end
$var wire 1 ' cout $end
$var wire 8 2 x [7:0] $end
$var wire 8 3 y [7:0] $end
$var wire 8 4 s [7:0] $end
$scope begin genblk1[0] $end
$scope module m0 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 7 o $end
$var wire 1 8 sel $end
$upscope $end
$scope module s0 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 8 o $end
$upscope $end
$scope module z0 $end
$var wire 1 8 a $end
$var wire 1 6 b $end
$var wire 1 ; o $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module m0 $end
$var wire 1 < a $end
$var wire 1 7 b $end
$var wire 1 = o $end
$var wire 1 > sel $end
$upscope $end
$scope module s0 $end
$var wire 1 ? a $end
$var wire 1 @ b $end
$var wire 1 > o $end
$upscope $end
$scope module z0 $end
$var wire 1 > a $end
$var wire 1 7 b $end
$var wire 1 A o $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module m0 $end
$var wire 1 B a $end
$var wire 1 = b $end
$var wire 1 C o $end
$var wire 1 D sel $end
$upscope $end
$scope module s0 $end
$var wire 1 E a $end
$var wire 1 F b $end
$var wire 1 D o $end
$upscope $end
$scope module z0 $end
$var wire 1 D a $end
$var wire 1 = b $end
$var wire 1 G o $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module m0 $end
$var wire 1 H a $end
$var wire 1 C b $end
$var wire 1 I o $end
$var wire 1 J sel $end
$upscope $end
$scope module s0 $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 J o $end
$upscope $end
$scope module z0 $end
$var wire 1 J a $end
$var wire 1 C b $end
$var wire 1 M o $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope module m0 $end
$var wire 1 N a $end
$var wire 1 I b $end
$var wire 1 O o $end
$var wire 1 P sel $end
$upscope $end
$scope module s0 $end
$var wire 1 Q a $end
$var wire 1 R b $end
$var wire 1 P o $end
$upscope $end
$scope module z0 $end
$var wire 1 P a $end
$var wire 1 I b $end
$var wire 1 S o $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$scope module m0 $end
$var wire 1 T a $end
$var wire 1 O b $end
$var wire 1 U o $end
$var wire 1 V sel $end
$upscope $end
$scope module s0 $end
$var wire 1 W a $end
$var wire 1 X b $end
$var wire 1 V o $end
$upscope $end
$scope module z0 $end
$var wire 1 V a $end
$var wire 1 O b $end
$var wire 1 Y o $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$scope module m0 $end
$var wire 1 Z a $end
$var wire 1 U b $end
$var wire 1 [ o $end
$var wire 1 \ sel $end
$upscope $end
$scope module s0 $end
$var wire 1 ] a $end
$var wire 1 ^ b $end
$var wire 1 \ o $end
$upscope $end
$scope module z0 $end
$var wire 1 \ a $end
$var wire 1 U b $end
$var wire 1 _ o $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$scope module m0 $end
$var wire 1 ` a $end
$var wire 1 [ b $end
$var wire 1 a o $end
$var wire 1 b sel $end
$upscope $end
$scope module s0 $end
$var wire 1 c a $end
$var wire 1 d b $end
$var wire 1 b o $end
$upscope $end
$scope module z0 $end
$var wire 1 b a $end
$var wire 1 [ b $end
$var wire 1 e o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0e
0d
0c
0b
0a
0`
1_
0^
0]
0\
0[
0Z
0Y
1X
1W
0V
1U
1T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
1G
0F
0E
0D
0C
0B
1A
1@
1?
0>
1=
1<
0;
1:
19
08
17
06
15
b1000110 4
b100011 3
b100011 2
b0xxxxxxxx 1
bx 0
bx /
x.
bx -
b11000011 ,
b100011 +
b100011 *
b1000110 )
1(
0'
bx &
b11000011110000110010001100100011 %
0$
b11000011110000110010001100100011 #
1"
bx !
$end
#5
0"
#10
b1000110 /
b11000011 1
1.
1"
#15
0"
#20
0A
1S
0Y
1_
b11010100 )
b11010100 4
1e
07
1P
0O
0U
1\
0[
1b
0'
0a
0:
05
1R
1N
0X
0T
1^
1Z
1d
1`
09
0W
b10 /
b10010110 ,
b1000110 0
b11010010 +
b11010010 3
b10 *
b10 2
0.
0(
1"
b1001001100101100000001011010010 #
b1001001100101100000001011010010 %
#25
0"
#30
1_
1[
0A
1G
1S
1e
0;
b11010100 )
b11010100 4
0Y
1>
0\
17
1=
1P
1U
0b
08
0V
b1000110 !
b1000110 &
1:
15
0@
0<
0R
0N
1X
1T
0d
0`
19
1Q
1W
1]
b11010100 /
b10010110 1
b11100101 ,
b1000110 -
b10 0
b1100001 +
b1100001 3
b1110011 *
b1110011 2
1.
1(
1"
b11000001111001010111001101100001 #
b11000001111001010111001101100001 %
#35
0"
#40
0G
1A
0=
07
0[
1Y
1e
b11110011 )
b11110011 4
1;
1V
18
1\
0U
1b
0'
0a
0X
0T
1d
1`
09
0]
b0 /
b10 !
b10 &
b11100101 1
b1010101 ,
b10 -
b11010100 0
b11000001 +
b11000001 3
b110010 *
b110010 2
0.
0(
1"
b111101010101010011001011000001 #
b111101010101010011001011000001 %
#45
0"
#50
b11010100 !
b11010100 &
b1010101 1
b11010100 -
b0 0
1"
