\hypertarget{group__CMSIS__CoreDebug}{}\doxysection{Core Debug Registers (Core\+Debug)}
\label{group__CMSIS__CoreDebug}\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}


Type definitions for the Core Debug Registers.  


Collaboration diagram for Core Debug Registers (Core\+Debug)\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__CMSIS__CoreDebug}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS__core__base}{Core Definitions}}
\begin{DoxyCompactList}\small\item\em Definitions for base addresses, unions, and structures. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em Structure type to access the Core Debug Register (Core\+Debug). \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__CMSIS_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25
\item 
\#define \mbox{\hyperlink{group__CMSIS_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group__CMSIS_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group__CMSIS_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group__CMSIS_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group__CMSIS_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group__CMSIS_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}}~19
\item 
\#define \mbox{\hyperlink{group__CMSIS_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group__CMSIS_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group__CMSIS_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}}~7
\item 
\#define \mbox{\hyperlink{group__CMSIS_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}}~6
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group__CMSIS_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group__CMSIS_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group__CMSIS_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Type definitions for the Core Debug Registers. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__CMSIS_ga17cafbd72b55030219ce5609baa7c01d}\label{group__CMSIS_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group__CMSIS_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask \mbox{\Hypertarget{group__CMSIS_ga52182c8a9f63a52470244c0bc2064f7b}\label{group__CMSIS_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0}

Core\+Debug DCRSR\+: REGSEL Position \mbox{\Hypertarget{group__CMSIS_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group__CMSIS_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask \mbox{\Hypertarget{group__CMSIS_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group__CMSIS_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16}

Core\+Debug DCRSR\+: REGWnR Position \mbox{\Hypertarget{group__CMSIS_gac2b46b9b65bf8d23027f255fc9641977}\label{group__CMSIS_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask \mbox{\Hypertarget{group__CMSIS_ga802829678f6871863ae9ecf60a10425c}\label{group__CMSIS_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position \mbox{\Hypertarget{group__CMSIS_ga68ec55930269fab78e733dcfa32392f8}\label{group__CMSIS_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask \mbox{\Hypertarget{group__CMSIS_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group__CMSIS_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position \mbox{\Hypertarget{group__CMSIS_gae6384cbe8045051186d13ef9cdeace95}\label{group__CMSIS_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask \mbox{\Hypertarget{group__CMSIS_ga341020a3b7450416d72544eaf8e57a64}\label{group__CMSIS_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position \mbox{\Hypertarget{group__CMSIS_ga2ded814556de96fc369de7ae9a7ceb98}\label{group__CMSIS_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask \mbox{\Hypertarget{group__CMSIS_ga9ae10710684e14a1a534e785ef390e1b}\label{group__CMSIS_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position \mbox{\Hypertarget{group__CMSIS_ga5e99652c1df93b441257389f49407834}\label{group__CMSIS_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: TRCENA Mask \mbox{\Hypertarget{group__CMSIS_ga6ff2102b98f86540224819a1b767ba39}\label{group__CMSIS_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24}

Core\+Debug DEMCR\+: TRCENA Position \mbox{\Hypertarget{group__CMSIS_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group__CMSIS_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask \mbox{\Hypertarget{group__CMSIS_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group__CMSIS_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position \mbox{\Hypertarget{group__CMSIS_ga2f98b461d19746ab2febfddebb73da6f}\label{group__CMSIS_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask \mbox{\Hypertarget{group__CMSIS_ga10fc7c53bca904c128bc8e1a03072d50}\label{group__CMSIS_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position \mbox{\Hypertarget{group__CMSIS_ga906476e53c1e1487c30f3a1181df9e30}\label{group__CMSIS_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group__CMSIS_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask \mbox{\Hypertarget{group__CMSIS_ga9fcf09666f7063a7303117aa32a85d5a}\label{group__CMSIS_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position \mbox{\Hypertarget{group__CMSIS_ga803fc98c5bb85f10f0347b23794847d1}\label{group__CMSIS_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask \mbox{\Hypertarget{group__CMSIS_gaed9f42053031a9a30cd8054623304c0a}\label{group__CMSIS_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position \mbox{\Hypertarget{group__CMSIS_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group__CMSIS_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask \mbox{\Hypertarget{group__CMSIS_ga22079a6e436f23b90308be97e19cf07e}\label{group__CMSIS_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position \mbox{\Hypertarget{group__CMSIS_gad420a9b60620584faaca6289e83d3a87}\label{group__CMSIS_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask \mbox{\Hypertarget{group__CMSIS_ga444454f7c7748e76cd76c3809c887c41}\label{group__CMSIS_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position \mbox{\Hypertarget{group__CMSIS_ga03ee58b1b02fdbf21612809034562f1c}\label{group__CMSIS_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask \mbox{\Hypertarget{group__CMSIS_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group__CMSIS_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position \mbox{\Hypertarget{group__CMSIS_gaa38b947d77672c48bba1280c0a642e19}\label{group__CMSIS_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask \mbox{\Hypertarget{group__CMSIS_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group__CMSIS_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position \mbox{\Hypertarget{group__CMSIS_gab815c741a4fc2a61988cd2fb7594210b}\label{group__CMSIS_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group__CMSIS_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask \mbox{\Hypertarget{group__CMSIS_gab557abb5b172b74d2cf44efb9d824e4e}\label{group__CMSIS_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position \mbox{\Hypertarget{group__CMSIS_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group__CMSIS_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask \mbox{\Hypertarget{group__CMSIS_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group__CMSIS_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position \mbox{\Hypertarget{group__CMSIS_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group__CMSIS_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask \mbox{\Hypertarget{group__CMSIS_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group__CMSIS_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position \mbox{\Hypertarget{group__CMSIS_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group__CMSIS_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask \mbox{\Hypertarget{group__CMSIS_ga85747214e2656df6b05ec72e4d22bd6d}\label{group__CMSIS_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position \mbox{\Hypertarget{group__CMSIS_gae6bda72fbd32cc5734ff3542170dc00d}\label{group__CMSIS_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask \mbox{\Hypertarget{group__CMSIS_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group__CMSIS_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position \mbox{\Hypertarget{group__CMSIS_ga1ce997cee15edaafe4aed77751816ffc}\label{group__CMSIS_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group__CMSIS_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask \mbox{\Hypertarget{group__CMSIS_gac91280edd0ce932665cf75a23d11d842}\label{group__CMSIS_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16}

Core\+Debug DHCSR\+: DBGKEY Position \mbox{\Hypertarget{group__CMSIS_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group__CMSIS_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask \mbox{\Hypertarget{group__CMSIS_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group__CMSIS_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position \mbox{\Hypertarget{group__CMSIS_ga7b67e4506d7f464ef5dafd6219739756}\label{group__CMSIS_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask \mbox{\Hypertarget{group__CMSIS_ga2900dd56a988a4ed27ad664d5642807e}\label{group__CMSIS_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position \mbox{\Hypertarget{group__CMSIS_gac4cd6f3178de48f473d8903e8c847c07}\label{group__CMSIS_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask \mbox{\Hypertarget{group__CMSIS_ga20a71871ca8768019c51168c70c3f41d}\label{group__CMSIS_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position \mbox{\Hypertarget{group__CMSIS_gac474394bcceb31a8e09566c90b3f8922}\label{group__CMSIS_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask \mbox{\Hypertarget{group__CMSIS_ga6f934c5427ea057394268e541fa97753}\label{group__CMSIS_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position \mbox{\Hypertarget{group__CMSIS_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group__CMSIS_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask \mbox{\Hypertarget{group__CMSIS_ga2328118f8b3574c871a53605eb17e730}\label{group__CMSIS_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position \mbox{\Hypertarget{group__CMSIS_ga98d51538e645c2c1a422279cd85a0a25}\label{group__CMSIS_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group__CMSIS_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask \mbox{\Hypertarget{group__CMSIS_ga349ccea33accc705595624c2d334fbcb}\label{group__CMSIS_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 