
---------- Begin Simulation Statistics ----------
final_tick                                63296818500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 360916                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691016                       # Number of bytes of host memory used
host_op_rate                                   394958                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   277.07                       # Real time elapsed on the host
host_tick_rate                              228448467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063297                       # Number of seconds simulated
sim_ticks                                 63296818500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.126458                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691204                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9862196                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142506                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16295712                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300024                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434095                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134071                       # Number of indirect misses.
system.cpu.branchPred.lookups                20358084                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050657                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1040                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.265936                       # CPI: cycles per instruction
system.cpu.discardedOps                        734139                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48969459                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17052888                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9849946                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11096598                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.789929                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        126593637                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       115497039                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        131138                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       494221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          727                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       991163                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            731                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10694                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48602                       # Transaction distribution
system.membus.trans_dist::CleanEvict              230                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71612                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71612                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10694                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       213444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 213444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4189056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4189056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             82306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   82306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               82306                       # Request fanout histogram
system.membus.respLayer1.occupancy          274120000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           251306500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425281                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       136115                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       402069                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71664                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        402750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22532                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1207568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       280540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1488108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     25754176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5814688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31568864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           49550                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1555264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           546496                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001391                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037462                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 545740     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    752      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             546496                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          740372500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          94196998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         402749499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               401948                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12689                       # number of demand (read+write) hits
system.l2.demand_hits::total                   414637                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              401948                       # number of overall hits
system.l2.overall_hits::.cpu.data               12689                       # number of overall hits
system.l2.overall_hits::total                  414637                       # number of overall hits
system.l2.demand_misses::.cpu.inst                802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              81507                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82309                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               802                       # number of overall misses
system.l2.overall_misses::.cpu.data             81507                       # number of overall misses
system.l2.overall_misses::total                 82309                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60808500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6513032000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6573840500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60808500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6513032000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6573840500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           402750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            94196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               496946                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          402750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           94196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              496946                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.865292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165630                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.865292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165630                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75821.072319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79907.639835                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79867.821259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75821.072319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79907.639835                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79867.821259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48602                       # number of writebacks
system.l2.writebacks::total                     48602                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         81505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        81505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82306                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5697846000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5750613000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5697846000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5750613000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.865270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165624                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.865270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165624                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65876.404494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69907.932029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69868.697300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65876.404494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69907.932029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69868.697300                       # average overall mshr miss latency
system.l2.replacements                          49550                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87513                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87513                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87513                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87513                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       402060                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           402060                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       402060                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       402060                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           71612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71612                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5679680500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5679680500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79311.854159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79311.854159                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4963560500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4963560500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69311.854159                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69311.854159                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         401948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             401948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60808500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60808500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       402750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         402750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75821.072319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75821.072319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65876.404494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65876.404494                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    833351500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    833351500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.439153                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.439153                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84219.454270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84219.454270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    734285500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    734285500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.439064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.439064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74222.733246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74222.733246                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30933.405762                       # Cycle average of tags in use
system.l2.tags.total_refs                      991126                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82318                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.040210                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.407270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       116.943619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30810.054872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.940248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.944013                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24513                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8011454                       # Number of tag accesses
system.l2.tags.data_accesses                  8011454                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2608160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2633792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1555264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1555264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           81505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               82306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48602                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48602                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            404949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41205231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41610180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       404949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           404949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24570966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24570966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24570966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           404949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41205231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66181146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     35770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     81502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001849850500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1999                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1999                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              228727                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              33824                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       82306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48602                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48602                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12832                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2245                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    823882750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  411515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2367064000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10010.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28760.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    64352                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28508                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 82306                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                48602                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   71082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.879182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.718675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.461983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8170     32.43%     32.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4403     17.48%     49.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4225     16.77%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3436     13.64%     80.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1852      7.35%     87.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          895      3.55%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          395      1.57%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          773      3.07%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1046      4.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25195                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.171086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.598927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    631.043746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1996     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1999                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.885443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.872372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.667704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              191      9.55%      9.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1655     82.79%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      7.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1999                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5267392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2288192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2633792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1555264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        83.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   63296238000                       # Total gap between requests
system.mem_ctrls.avgGap                     483516.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2608064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1144096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 404949.262971250282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41203713.895983569324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18075094.880163684487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        81505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48602                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20003250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2347060750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1350348216000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24972.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28796.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27783799.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             89756940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             47706945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           294660660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           93417120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4996408560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17326183980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9715507680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32563641885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.459378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25078901750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2113540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36104376750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             90142500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             47908080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           292982760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           93213540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4996408560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17130241920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9880511520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32531408880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.950142                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25511929500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2113540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35671349000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     63296818500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     30175571                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30175571                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30175571                       # number of overall hits
system.cpu.icache.overall_hits::total        30175571                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       402750                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         402750                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       402750                       # number of overall misses
system.cpu.icache.overall_misses::total        402750                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5288137000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5288137000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5288137000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5288137000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30578321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30578321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30578321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30578321                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13130.073246                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13130.073246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13130.073246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13130.073246                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       402069                       # number of writebacks
system.cpu.icache.writebacks::total            402069                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       402750                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       402750                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       402750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       402750                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4885388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4885388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4885388000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4885388000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013171                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013171                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013171                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013171                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12130.075729                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12130.075729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12130.075729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12130.075729                       # average overall mshr miss latency
system.cpu.icache.replacements                 402069                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30175571                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30175571                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       402750                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        402750                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5288137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5288137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30578321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30578321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13130.073246                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13130.073246                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       402750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       402750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4885388000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4885388000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12130.075729                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12130.075729                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           678.786463                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30578320                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            402749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.924012                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   678.786463                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.662877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.662877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          680                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          663                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61559391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61559391                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35757195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35757195                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35760520                       # number of overall hits
system.cpu.dcache.overall_hits::total        35760520                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       115071                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         115071                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       115107                       # number of overall misses
system.cpu.dcache.overall_misses::total        115107                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8007633500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8007633500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8007633500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8007633500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35872266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35872266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35875627                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35875627                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003208                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003208                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003209                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003209                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69588.632236                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69588.632236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69566.868218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69566.868218                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87513                       # number of writebacks
system.cpu.dcache.writebacks::total             87513                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20912                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20912                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        94159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        94159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        94195                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94195                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6785298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6785298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6787473000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6787473000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002625                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72062.128952                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72062.128952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72057.678221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72057.678221                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92148                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21546195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21546195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        26772                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26772                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1096530000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1096530000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21572967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21572967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40958.090542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40958.090542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    997575000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    997575000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44346.521449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44346.521449                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14211000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14211000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6911103500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6911103500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78269.329211                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78269.329211                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16635                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16635                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71664                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71664                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5787723000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5787723000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80761.930676                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80761.930676                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3325                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3325                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010711                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010711                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           36                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2175000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2175000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 60416.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60416.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2039.207911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36032879                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             94196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            382.530882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2039.207911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1040                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72201778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72201778                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63296818500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
