vendor_name = ModelSim
source_file = 1, D:/intelFPGA/Projects/EV22G5/modules/UCtest.v
source_file = 1, D:/intelFPGA/Projects/EV22G5/modules/EFF24.v
source_file = 1, D:/intelFPGA/Projects/EV22G5/modules/pc.v
source_file = 1, D:/intelFPGA/Projects/EV22G5/EV22G5.bdf
source_file = 1, D:/intelFPGA/Projects/EV22G5/PLL.qip
source_file = 1, D:/intelFPGA/Projects/EV22G5/PLL.v
source_file = 1, D:/intelFPGA/Projects/EV22G5/PROGRAM.hex
source_file = 1, D:/intelFPGA/Projects/EV22G5/PROGRAM.mif
source_file = 1, PROGRAM.qip
source_file = 1, D:/intelFPGA/Projects/EV22G5/DATA.qip
source_file = 1, D:/intelFPGA/Projects/EV22G5/DATA.v
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/intelfpga/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v
source_file = 1, D:/intelFPGA/Projects/EV22G5/program.v
source_file = 1, D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf
design_name = EV22G5
instance = comp, \clk_input~input , clk_input~input, EV22G5, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
