Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/16/2012 09:19:48

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


Title: LSM64
Company: KPI
Designer: RED
Rev: A
Date:  4:33p 10-14-2012


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

lsm       EPF8452AQC160-2  62       33       0       236         70 %
lsm1      EPF8452AQC160-2  79       38       0       301         89 %

TOTAL:                     141      71       0       537         79 %

User Pins:                 132      67       0  



Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'F0'
Connect: {lsm1@5,       lsm@5}

For node name 'F2'
Connect: {lsm@116,      lsm1@116}

For node name 'F1'
Connect: {lsm@36,       lsm1@85}

For node name 'F3'
Connect: {lsm1@36,      lsm@85}

For node name 'D36'
Connect: {lsm@16,       lsm1@33}

For node name '~241~12'
Connect: {lsm1@134,     lsm@47}

For node name '|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~1' (Same as node '~PIN000')
Connect: {lsm@64,       lsm1@112}

For node name '|lsm32:238|lsm8:17|lsmi:27|yi:39|~15~1' (Same as node '~PIN001')
Connect: {lsm@32,       lsm1@159}

For node name '|lsm32:238|lsm8:14|lsmi:25|c_i_plus_1:27|:23' (Same as node '~PIN002')
Connect: {lsm1@30,      lsm@151}


Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt

** FILE HIERARCHY **



|c0:234|
|c0:234|inverter:12|
|c0:234|inverter:11|
|lsm32:238|
|lsm32:238|lsm8:14|
|lsm32:238|lsm8:14|lsmi:20|
|lsm32:238|lsm8:14|lsmi:20|sum_xor2:26|
|lsm32:238|lsm8:14|lsmi:20|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:14|lsmi:20|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:14|lsmi:20|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:14|lsmi:20|c_i_plus_1:27|
|lsm32:238|lsm8:14|lsmi:20|xi:38|
|lsm32:238|lsm8:14|lsmi:20|xi:38|inverter:17|
|lsm32:238|lsm8:14|lsmi:20|xi:38|inverter:18|
|lsm32:238|lsm8:14|lsmi:20|xi:38|inverter:15|
|lsm32:238|lsm8:14|lsmi:20|xi:38|inverter:16|
|lsm32:238|lsm8:14|lsmi:20|xi:38|inverter:14|
|lsm32:238|lsm8:14|lsmi:20|xi:38|inverter:13|
|lsm32:238|lsm8:14|lsmi:20|xi:38|and5:31|
|lsm32:238|lsm8:14|lsmi:20|xi:38|and5:29|
|lsm32:238|lsm8:14|lsmi:20|yi:39|
|lsm32:238|lsm8:14|lsmi:20|yi:39|inverter:7|
|lsm32:238|lsm8:14|lsmi:20|yi:39|inverter:9|
|lsm32:238|lsm8:14|lsmi:20|yi:39|inverter:8|
|lsm32:238|lsm8:14|lsmi:28|
|lsm32:238|lsm8:14|lsmi:28|sum_xor2:26|
|lsm32:238|lsm8:14|lsmi:28|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:14|lsmi:28|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:14|lsmi:28|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:14|lsmi:28|c_i_plus_1:27|
|lsm32:238|lsm8:14|lsmi:28|xi:38|
|lsm32:238|lsm8:14|lsmi:28|xi:38|inverter:17|
|lsm32:238|lsm8:14|lsmi:28|xi:38|inverter:18|
|lsm32:238|lsm8:14|lsmi:28|xi:38|inverter:15|
|lsm32:238|lsm8:14|lsmi:28|xi:38|inverter:16|
|lsm32:238|lsm8:14|lsmi:28|xi:38|inverter:14|
|lsm32:238|lsm8:14|lsmi:28|xi:38|inverter:13|
|lsm32:238|lsm8:14|lsmi:28|xi:38|and5:31|
|lsm32:238|lsm8:14|lsmi:28|xi:38|and5:29|
|lsm32:238|lsm8:14|lsmi:28|yi:39|
|lsm32:238|lsm8:14|lsmi:28|yi:39|inverter:7|
|lsm32:238|lsm8:14|lsmi:28|yi:39|inverter:9|
|lsm32:238|lsm8:14|lsmi:28|yi:39|inverter:8|
|lsm32:238|lsm8:14|lsmi:29|
|lsm32:238|lsm8:14|lsmi:29|sum_xor2:26|
|lsm32:238|lsm8:14|lsmi:29|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:14|lsmi:29|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:14|lsmi:29|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:14|lsmi:29|c_i_plus_1:27|
|lsm32:238|lsm8:14|lsmi:29|xi:38|
|lsm32:238|lsm8:14|lsmi:29|xi:38|inverter:17|
|lsm32:238|lsm8:14|lsmi:29|xi:38|inverter:18|
|lsm32:238|lsm8:14|lsmi:29|xi:38|inverter:15|
|lsm32:238|lsm8:14|lsmi:29|xi:38|inverter:16|
|lsm32:238|lsm8:14|lsmi:29|xi:38|inverter:14|
|lsm32:238|lsm8:14|lsmi:29|xi:38|inverter:13|
|lsm32:238|lsm8:14|lsmi:29|xi:38|and5:31|
|lsm32:238|lsm8:14|lsmi:29|xi:38|and5:29|
|lsm32:238|lsm8:14|lsmi:29|yi:39|
|lsm32:238|lsm8:14|lsmi:29|yi:39|inverter:7|
|lsm32:238|lsm8:14|lsmi:29|yi:39|inverter:9|
|lsm32:238|lsm8:14|lsmi:29|yi:39|inverter:8|
|lsm32:238|lsm8:14|lsmi:25|
|lsm32:238|lsm8:14|lsmi:25|sum_xor2:26|
|lsm32:238|lsm8:14|lsmi:25|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:14|lsmi:25|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:14|lsmi:25|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:14|lsmi:25|c_i_plus_1:27|
|lsm32:238|lsm8:14|lsmi:25|xi:38|
|lsm32:238|lsm8:14|lsmi:25|xi:38|inverter:17|
|lsm32:238|lsm8:14|lsmi:25|xi:38|inverter:18|
|lsm32:238|lsm8:14|lsmi:25|xi:38|inverter:15|
|lsm32:238|lsm8:14|lsmi:25|xi:38|inverter:16|
|lsm32:238|lsm8:14|lsmi:25|xi:38|inverter:14|
|lsm32:238|lsm8:14|lsmi:25|xi:38|inverter:13|
|lsm32:238|lsm8:14|lsmi:25|xi:38|and5:31|
|lsm32:238|lsm8:14|lsmi:25|xi:38|and5:29|
|lsm32:238|lsm8:14|lsmi:25|yi:39|
|lsm32:238|lsm8:14|lsmi:25|yi:39|inverter:7|
|lsm32:238|lsm8:14|lsmi:25|yi:39|inverter:9|
|lsm32:238|lsm8:14|lsmi:25|yi:39|inverter:8|
|lsm32:238|lsm8:14|lsmi:23|
|lsm32:238|lsm8:14|lsmi:23|sum_xor2:26|
|lsm32:238|lsm8:14|lsmi:23|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:14|lsmi:23|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:14|lsmi:23|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:14|lsmi:23|c_i_plus_1:27|
|lsm32:238|lsm8:14|lsmi:23|xi:38|
|lsm32:238|lsm8:14|lsmi:23|xi:38|inverter:17|
|lsm32:238|lsm8:14|lsmi:23|xi:38|inverter:18|
|lsm32:238|lsm8:14|lsmi:23|xi:38|inverter:15|
|lsm32:238|lsm8:14|lsmi:23|xi:38|inverter:16|
|lsm32:238|lsm8:14|lsmi:23|xi:38|inverter:14|
|lsm32:238|lsm8:14|lsmi:23|xi:38|inverter:13|
|lsm32:238|lsm8:14|lsmi:23|xi:38|and5:31|
|lsm32:238|lsm8:14|lsmi:23|xi:38|and5:29|
|lsm32:238|lsm8:14|lsmi:23|yi:39|
|lsm32:238|lsm8:14|lsmi:23|yi:39|inverter:7|
|lsm32:238|lsm8:14|lsmi:23|yi:39|inverter:9|
|lsm32:238|lsm8:14|lsmi:23|yi:39|inverter:8|
|lsm32:238|lsm8:14|lsmi:21|
|lsm32:238|lsm8:14|lsmi:21|sum_xor2:26|
|lsm32:238|lsm8:14|lsmi:21|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:14|lsmi:21|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:14|lsmi:21|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:14|lsmi:21|c_i_plus_1:27|
|lsm32:238|lsm8:14|lsmi:21|xi:38|
|lsm32:238|lsm8:14|lsmi:21|xi:38|inverter:17|
|lsm32:238|lsm8:14|lsmi:21|xi:38|inverter:18|
|lsm32:238|lsm8:14|lsmi:21|xi:38|inverter:15|
|lsm32:238|lsm8:14|lsmi:21|xi:38|inverter:16|
|lsm32:238|lsm8:14|lsmi:21|xi:38|inverter:14|
|lsm32:238|lsm8:14|lsmi:21|xi:38|inverter:13|
|lsm32:238|lsm8:14|lsmi:21|xi:38|and5:31|
|lsm32:238|lsm8:14|lsmi:21|xi:38|and5:29|
|lsm32:238|lsm8:14|lsmi:21|yi:39|
|lsm32:238|lsm8:14|lsmi:21|yi:39|inverter:7|
|lsm32:238|lsm8:14|lsmi:21|yi:39|inverter:9|
|lsm32:238|lsm8:14|lsmi:21|yi:39|inverter:8|
|lsm32:238|lsm8:14|lsmi:26|
|lsm32:238|lsm8:14|lsmi:26|sum_xor2:26|
|lsm32:238|lsm8:14|lsmi:26|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:14|lsmi:26|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:14|lsmi:26|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:14|lsmi:26|c_i_plus_1:27|
|lsm32:238|lsm8:14|lsmi:26|xi:38|
|lsm32:238|lsm8:14|lsmi:26|xi:38|inverter:17|
|lsm32:238|lsm8:14|lsmi:26|xi:38|inverter:18|
|lsm32:238|lsm8:14|lsmi:26|xi:38|inverter:15|
|lsm32:238|lsm8:14|lsmi:26|xi:38|inverter:16|
|lsm32:238|lsm8:14|lsmi:26|xi:38|inverter:14|
|lsm32:238|lsm8:14|lsmi:26|xi:38|inverter:13|
|lsm32:238|lsm8:14|lsmi:26|xi:38|and5:31|
|lsm32:238|lsm8:14|lsmi:26|xi:38|and5:29|
|lsm32:238|lsm8:14|lsmi:26|yi:39|
|lsm32:238|lsm8:14|lsmi:26|yi:39|inverter:7|
|lsm32:238|lsm8:14|lsmi:26|yi:39|inverter:9|
|lsm32:238|lsm8:14|lsmi:26|yi:39|inverter:8|
|lsm32:238|lsm8:14|lsmi:27|
|lsm32:238|lsm8:14|lsmi:27|sum_xor2:26|
|lsm32:238|lsm8:14|lsmi:27|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:14|lsmi:27|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:14|lsmi:27|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:14|lsmi:27|c_i_plus_1:27|
|lsm32:238|lsm8:14|lsmi:27|xi:38|
|lsm32:238|lsm8:14|lsmi:27|xi:38|inverter:17|
|lsm32:238|lsm8:14|lsmi:27|xi:38|inverter:18|
|lsm32:238|lsm8:14|lsmi:27|xi:38|inverter:15|
|lsm32:238|lsm8:14|lsmi:27|xi:38|inverter:16|
|lsm32:238|lsm8:14|lsmi:27|xi:38|inverter:14|
|lsm32:238|lsm8:14|lsmi:27|xi:38|inverter:13|
|lsm32:238|lsm8:14|lsmi:27|xi:38|and5:31|
|lsm32:238|lsm8:14|lsmi:27|xi:38|and5:29|
|lsm32:238|lsm8:14|lsmi:27|yi:39|
|lsm32:238|lsm8:14|lsmi:27|yi:39|inverter:7|
|lsm32:238|lsm8:14|lsmi:27|yi:39|inverter:9|
|lsm32:238|lsm8:14|lsmi:27|yi:39|inverter:8|
|lsm32:238|lsm8:16|
|lsm32:238|lsm8:16|lsmi:20|
|lsm32:238|lsm8:16|lsmi:20|sum_xor2:26|
|lsm32:238|lsm8:16|lsmi:20|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:16|lsmi:20|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:16|lsmi:20|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:16|lsmi:20|c_i_plus_1:27|
|lsm32:238|lsm8:16|lsmi:20|xi:38|
|lsm32:238|lsm8:16|lsmi:20|xi:38|inverter:17|
|lsm32:238|lsm8:16|lsmi:20|xi:38|inverter:18|
|lsm32:238|lsm8:16|lsmi:20|xi:38|inverter:15|
|lsm32:238|lsm8:16|lsmi:20|xi:38|inverter:16|
|lsm32:238|lsm8:16|lsmi:20|xi:38|inverter:14|
|lsm32:238|lsm8:16|lsmi:20|xi:38|inverter:13|
|lsm32:238|lsm8:16|lsmi:20|xi:38|and5:31|
|lsm32:238|lsm8:16|lsmi:20|xi:38|and5:29|
|lsm32:238|lsm8:16|lsmi:20|yi:39|
|lsm32:238|lsm8:16|lsmi:20|yi:39|inverter:7|
|lsm32:238|lsm8:16|lsmi:20|yi:39|inverter:9|
|lsm32:238|lsm8:16|lsmi:20|yi:39|inverter:8|
|lsm32:238|lsm8:16|lsmi:28|
|lsm32:238|lsm8:16|lsmi:28|sum_xor2:26|
|lsm32:238|lsm8:16|lsmi:28|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:16|lsmi:28|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:16|lsmi:28|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:16|lsmi:28|c_i_plus_1:27|
|lsm32:238|lsm8:16|lsmi:28|xi:38|
|lsm32:238|lsm8:16|lsmi:28|xi:38|inverter:17|
|lsm32:238|lsm8:16|lsmi:28|xi:38|inverter:18|
|lsm32:238|lsm8:16|lsmi:28|xi:38|inverter:15|
|lsm32:238|lsm8:16|lsmi:28|xi:38|inverter:16|
|lsm32:238|lsm8:16|lsmi:28|xi:38|inverter:14|
|lsm32:238|lsm8:16|lsmi:28|xi:38|inverter:13|
|lsm32:238|lsm8:16|lsmi:28|xi:38|and5:31|
|lsm32:238|lsm8:16|lsmi:28|xi:38|and5:29|
|lsm32:238|lsm8:16|lsmi:28|yi:39|
|lsm32:238|lsm8:16|lsmi:28|yi:39|inverter:7|
|lsm32:238|lsm8:16|lsmi:28|yi:39|inverter:9|
|lsm32:238|lsm8:16|lsmi:28|yi:39|inverter:8|
|lsm32:238|lsm8:16|lsmi:29|
|lsm32:238|lsm8:16|lsmi:29|sum_xor2:26|
|lsm32:238|lsm8:16|lsmi:29|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:16|lsmi:29|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:16|lsmi:29|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:16|lsmi:29|c_i_plus_1:27|
|lsm32:238|lsm8:16|lsmi:29|xi:38|
|lsm32:238|lsm8:16|lsmi:29|xi:38|inverter:17|
|lsm32:238|lsm8:16|lsmi:29|xi:38|inverter:18|
|lsm32:238|lsm8:16|lsmi:29|xi:38|inverter:15|
|lsm32:238|lsm8:16|lsmi:29|xi:38|inverter:16|
|lsm32:238|lsm8:16|lsmi:29|xi:38|inverter:14|
|lsm32:238|lsm8:16|lsmi:29|xi:38|inverter:13|
|lsm32:238|lsm8:16|lsmi:29|xi:38|and5:31|
|lsm32:238|lsm8:16|lsmi:29|xi:38|and5:29|
|lsm32:238|lsm8:16|lsmi:29|yi:39|
|lsm32:238|lsm8:16|lsmi:29|yi:39|inverter:7|
|lsm32:238|lsm8:16|lsmi:29|yi:39|inverter:9|
|lsm32:238|lsm8:16|lsmi:29|yi:39|inverter:8|
|lsm32:238|lsm8:16|lsmi:25|
|lsm32:238|lsm8:16|lsmi:25|sum_xor2:26|
|lsm32:238|lsm8:16|lsmi:25|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:16|lsmi:25|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:16|lsmi:25|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:16|lsmi:25|c_i_plus_1:27|
|lsm32:238|lsm8:16|lsmi:25|xi:38|
|lsm32:238|lsm8:16|lsmi:25|xi:38|inverter:17|
|lsm32:238|lsm8:16|lsmi:25|xi:38|inverter:18|
|lsm32:238|lsm8:16|lsmi:25|xi:38|inverter:15|
|lsm32:238|lsm8:16|lsmi:25|xi:38|inverter:16|
|lsm32:238|lsm8:16|lsmi:25|xi:38|inverter:14|
|lsm32:238|lsm8:16|lsmi:25|xi:38|inverter:13|
|lsm32:238|lsm8:16|lsmi:25|xi:38|and5:31|
|lsm32:238|lsm8:16|lsmi:25|xi:38|and5:29|
|lsm32:238|lsm8:16|lsmi:25|yi:39|
|lsm32:238|lsm8:16|lsmi:25|yi:39|inverter:7|
|lsm32:238|lsm8:16|lsmi:25|yi:39|inverter:9|
|lsm32:238|lsm8:16|lsmi:25|yi:39|inverter:8|
|lsm32:238|lsm8:16|lsmi:23|
|lsm32:238|lsm8:16|lsmi:23|sum_xor2:26|
|lsm32:238|lsm8:16|lsmi:23|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:16|lsmi:23|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:16|lsmi:23|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:16|lsmi:23|c_i_plus_1:27|
|lsm32:238|lsm8:16|lsmi:23|xi:38|
|lsm32:238|lsm8:16|lsmi:23|xi:38|inverter:17|
|lsm32:238|lsm8:16|lsmi:23|xi:38|inverter:18|
|lsm32:238|lsm8:16|lsmi:23|xi:38|inverter:15|
|lsm32:238|lsm8:16|lsmi:23|xi:38|inverter:16|
|lsm32:238|lsm8:16|lsmi:23|xi:38|inverter:14|
|lsm32:238|lsm8:16|lsmi:23|xi:38|inverter:13|
|lsm32:238|lsm8:16|lsmi:23|xi:38|and5:31|
|lsm32:238|lsm8:16|lsmi:23|xi:38|and5:29|
|lsm32:238|lsm8:16|lsmi:23|yi:39|
|lsm32:238|lsm8:16|lsmi:23|yi:39|inverter:7|
|lsm32:238|lsm8:16|lsmi:23|yi:39|inverter:9|
|lsm32:238|lsm8:16|lsmi:23|yi:39|inverter:8|
|lsm32:238|lsm8:16|lsmi:21|
|lsm32:238|lsm8:16|lsmi:21|sum_xor2:26|
|lsm32:238|lsm8:16|lsmi:21|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:16|lsmi:21|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:16|lsmi:21|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:16|lsmi:21|c_i_plus_1:27|
|lsm32:238|lsm8:16|lsmi:21|xi:38|
|lsm32:238|lsm8:16|lsmi:21|xi:38|inverter:17|
|lsm32:238|lsm8:16|lsmi:21|xi:38|inverter:18|
|lsm32:238|lsm8:16|lsmi:21|xi:38|inverter:15|
|lsm32:238|lsm8:16|lsmi:21|xi:38|inverter:16|
|lsm32:238|lsm8:16|lsmi:21|xi:38|inverter:14|
|lsm32:238|lsm8:16|lsmi:21|xi:38|inverter:13|
|lsm32:238|lsm8:16|lsmi:21|xi:38|and5:31|
|lsm32:238|lsm8:16|lsmi:21|xi:38|and5:29|
|lsm32:238|lsm8:16|lsmi:21|yi:39|
|lsm32:238|lsm8:16|lsmi:21|yi:39|inverter:7|
|lsm32:238|lsm8:16|lsmi:21|yi:39|inverter:9|
|lsm32:238|lsm8:16|lsmi:21|yi:39|inverter:8|
|lsm32:238|lsm8:16|lsmi:26|
|lsm32:238|lsm8:16|lsmi:26|sum_xor2:26|
|lsm32:238|lsm8:16|lsmi:26|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:16|lsmi:26|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:16|lsmi:26|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:16|lsmi:26|c_i_plus_1:27|
|lsm32:238|lsm8:16|lsmi:26|xi:38|
|lsm32:238|lsm8:16|lsmi:26|xi:38|inverter:17|
|lsm32:238|lsm8:16|lsmi:26|xi:38|inverter:18|
|lsm32:238|lsm8:16|lsmi:26|xi:38|inverter:15|
|lsm32:238|lsm8:16|lsmi:26|xi:38|inverter:16|
|lsm32:238|lsm8:16|lsmi:26|xi:38|inverter:14|
|lsm32:238|lsm8:16|lsmi:26|xi:38|inverter:13|
|lsm32:238|lsm8:16|lsmi:26|xi:38|and5:31|
|lsm32:238|lsm8:16|lsmi:26|xi:38|and5:29|
|lsm32:238|lsm8:16|lsmi:26|yi:39|
|lsm32:238|lsm8:16|lsmi:26|yi:39|inverter:7|
|lsm32:238|lsm8:16|lsmi:26|yi:39|inverter:9|
|lsm32:238|lsm8:16|lsmi:26|yi:39|inverter:8|
|lsm32:238|lsm8:16|lsmi:27|
|lsm32:238|lsm8:16|lsmi:27|sum_xor2:26|
|lsm32:238|lsm8:16|lsmi:27|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:16|lsmi:27|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:16|lsmi:27|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:16|lsmi:27|c_i_plus_1:27|
|lsm32:238|lsm8:16|lsmi:27|xi:38|
|lsm32:238|lsm8:16|lsmi:27|xi:38|inverter:17|
|lsm32:238|lsm8:16|lsmi:27|xi:38|inverter:18|
|lsm32:238|lsm8:16|lsmi:27|xi:38|inverter:15|
|lsm32:238|lsm8:16|lsmi:27|xi:38|inverter:16|
|lsm32:238|lsm8:16|lsmi:27|xi:38|inverter:14|
|lsm32:238|lsm8:16|lsmi:27|xi:38|inverter:13|
|lsm32:238|lsm8:16|lsmi:27|xi:38|and5:31|
|lsm32:238|lsm8:16|lsmi:27|xi:38|and5:29|
|lsm32:238|lsm8:16|lsmi:27|yi:39|
|lsm32:238|lsm8:16|lsmi:27|yi:39|inverter:7|
|lsm32:238|lsm8:16|lsmi:27|yi:39|inverter:9|
|lsm32:238|lsm8:16|lsmi:27|yi:39|inverter:8|
|lsm32:238|lsm8:15|
|lsm32:238|lsm8:15|lsmi:20|
|lsm32:238|lsm8:15|lsmi:20|sum_xor2:26|
|lsm32:238|lsm8:15|lsmi:20|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:15|lsmi:20|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:15|lsmi:20|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:15|lsmi:20|c_i_plus_1:27|
|lsm32:238|lsm8:15|lsmi:20|xi:38|
|lsm32:238|lsm8:15|lsmi:20|xi:38|inverter:17|
|lsm32:238|lsm8:15|lsmi:20|xi:38|inverter:18|
|lsm32:238|lsm8:15|lsmi:20|xi:38|inverter:15|
|lsm32:238|lsm8:15|lsmi:20|xi:38|inverter:16|
|lsm32:238|lsm8:15|lsmi:20|xi:38|inverter:14|
|lsm32:238|lsm8:15|lsmi:20|xi:38|inverter:13|
|lsm32:238|lsm8:15|lsmi:20|xi:38|and5:31|
|lsm32:238|lsm8:15|lsmi:20|xi:38|and5:29|
|lsm32:238|lsm8:15|lsmi:20|yi:39|
|lsm32:238|lsm8:15|lsmi:20|yi:39|inverter:7|
|lsm32:238|lsm8:15|lsmi:20|yi:39|inverter:9|
|lsm32:238|lsm8:15|lsmi:20|yi:39|inverter:8|
|lsm32:238|lsm8:15|lsmi:28|
|lsm32:238|lsm8:15|lsmi:28|sum_xor2:26|
|lsm32:238|lsm8:15|lsmi:28|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:15|lsmi:28|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:15|lsmi:28|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:15|lsmi:28|c_i_plus_1:27|
|lsm32:238|lsm8:15|lsmi:28|xi:38|
|lsm32:238|lsm8:15|lsmi:28|xi:38|inverter:17|
|lsm32:238|lsm8:15|lsmi:28|xi:38|inverter:18|
|lsm32:238|lsm8:15|lsmi:28|xi:38|inverter:15|
|lsm32:238|lsm8:15|lsmi:28|xi:38|inverter:16|
|lsm32:238|lsm8:15|lsmi:28|xi:38|inverter:14|
|lsm32:238|lsm8:15|lsmi:28|xi:38|inverter:13|
|lsm32:238|lsm8:15|lsmi:28|xi:38|and5:31|
|lsm32:238|lsm8:15|lsmi:28|xi:38|and5:29|
|lsm32:238|lsm8:15|lsmi:28|yi:39|
|lsm32:238|lsm8:15|lsmi:28|yi:39|inverter:7|
|lsm32:238|lsm8:15|lsmi:28|yi:39|inverter:9|
|lsm32:238|lsm8:15|lsmi:28|yi:39|inverter:8|
|lsm32:238|lsm8:15|lsmi:29|
|lsm32:238|lsm8:15|lsmi:29|sum_xor2:26|
|lsm32:238|lsm8:15|lsmi:29|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:15|lsmi:29|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:15|lsmi:29|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:15|lsmi:29|c_i_plus_1:27|
|lsm32:238|lsm8:15|lsmi:29|xi:38|
|lsm32:238|lsm8:15|lsmi:29|xi:38|inverter:17|
|lsm32:238|lsm8:15|lsmi:29|xi:38|inverter:18|
|lsm32:238|lsm8:15|lsmi:29|xi:38|inverter:15|
|lsm32:238|lsm8:15|lsmi:29|xi:38|inverter:16|
|lsm32:238|lsm8:15|lsmi:29|xi:38|inverter:14|
|lsm32:238|lsm8:15|lsmi:29|xi:38|inverter:13|
|lsm32:238|lsm8:15|lsmi:29|xi:38|and5:31|
|lsm32:238|lsm8:15|lsmi:29|xi:38|and5:29|
|lsm32:238|lsm8:15|lsmi:29|yi:39|
|lsm32:238|lsm8:15|lsmi:29|yi:39|inverter:7|
|lsm32:238|lsm8:15|lsmi:29|yi:39|inverter:9|
|lsm32:238|lsm8:15|lsmi:29|yi:39|inverter:8|
|lsm32:238|lsm8:15|lsmi:25|
|lsm32:238|lsm8:15|lsmi:25|sum_xor2:26|
|lsm32:238|lsm8:15|lsmi:25|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:15|lsmi:25|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:15|lsmi:25|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:15|lsmi:25|c_i_plus_1:27|
|lsm32:238|lsm8:15|lsmi:25|xi:38|
|lsm32:238|lsm8:15|lsmi:25|xi:38|inverter:17|
|lsm32:238|lsm8:15|lsmi:25|xi:38|inverter:18|
|lsm32:238|lsm8:15|lsmi:25|xi:38|inverter:15|
|lsm32:238|lsm8:15|lsmi:25|xi:38|inverter:16|
|lsm32:238|lsm8:15|lsmi:25|xi:38|inverter:14|
|lsm32:238|lsm8:15|lsmi:25|xi:38|inverter:13|
|lsm32:238|lsm8:15|lsmi:25|xi:38|and5:31|
|lsm32:238|lsm8:15|lsmi:25|xi:38|and5:29|
|lsm32:238|lsm8:15|lsmi:25|yi:39|
|lsm32:238|lsm8:15|lsmi:25|yi:39|inverter:7|
|lsm32:238|lsm8:15|lsmi:25|yi:39|inverter:9|
|lsm32:238|lsm8:15|lsmi:25|yi:39|inverter:8|
|lsm32:238|lsm8:15|lsmi:23|
|lsm32:238|lsm8:15|lsmi:23|sum_xor2:26|
|lsm32:238|lsm8:15|lsmi:23|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:15|lsmi:23|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:15|lsmi:23|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:15|lsmi:23|c_i_plus_1:27|
|lsm32:238|lsm8:15|lsmi:23|xi:38|
|lsm32:238|lsm8:15|lsmi:23|xi:38|inverter:17|
|lsm32:238|lsm8:15|lsmi:23|xi:38|inverter:18|
|lsm32:238|lsm8:15|lsmi:23|xi:38|inverter:15|
|lsm32:238|lsm8:15|lsmi:23|xi:38|inverter:16|
|lsm32:238|lsm8:15|lsmi:23|xi:38|inverter:14|
|lsm32:238|lsm8:15|lsmi:23|xi:38|inverter:13|
|lsm32:238|lsm8:15|lsmi:23|xi:38|and5:31|
|lsm32:238|lsm8:15|lsmi:23|xi:38|and5:29|
|lsm32:238|lsm8:15|lsmi:23|yi:39|
|lsm32:238|lsm8:15|lsmi:23|yi:39|inverter:7|
|lsm32:238|lsm8:15|lsmi:23|yi:39|inverter:9|
|lsm32:238|lsm8:15|lsmi:23|yi:39|inverter:8|
|lsm32:238|lsm8:15|lsmi:21|
|lsm32:238|lsm8:15|lsmi:21|sum_xor2:26|
|lsm32:238|lsm8:15|lsmi:21|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:15|lsmi:21|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:15|lsmi:21|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:15|lsmi:21|c_i_plus_1:27|
|lsm32:238|lsm8:15|lsmi:21|xi:38|
|lsm32:238|lsm8:15|lsmi:21|xi:38|inverter:17|
|lsm32:238|lsm8:15|lsmi:21|xi:38|inverter:18|
|lsm32:238|lsm8:15|lsmi:21|xi:38|inverter:15|
|lsm32:238|lsm8:15|lsmi:21|xi:38|inverter:16|
|lsm32:238|lsm8:15|lsmi:21|xi:38|inverter:14|
|lsm32:238|lsm8:15|lsmi:21|xi:38|inverter:13|
|lsm32:238|lsm8:15|lsmi:21|xi:38|and5:31|
|lsm32:238|lsm8:15|lsmi:21|xi:38|and5:29|
|lsm32:238|lsm8:15|lsmi:21|yi:39|
|lsm32:238|lsm8:15|lsmi:21|yi:39|inverter:7|
|lsm32:238|lsm8:15|lsmi:21|yi:39|inverter:9|
|lsm32:238|lsm8:15|lsmi:21|yi:39|inverter:8|
|lsm32:238|lsm8:15|lsmi:26|
|lsm32:238|lsm8:15|lsmi:26|sum_xor2:26|
|lsm32:238|lsm8:15|lsmi:26|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:15|lsmi:26|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:15|lsmi:26|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:15|lsmi:26|c_i_plus_1:27|
|lsm32:238|lsm8:15|lsmi:26|xi:38|
|lsm32:238|lsm8:15|lsmi:26|xi:38|inverter:17|
|lsm32:238|lsm8:15|lsmi:26|xi:38|inverter:18|
|lsm32:238|lsm8:15|lsmi:26|xi:38|inverter:15|
|lsm32:238|lsm8:15|lsmi:26|xi:38|inverter:16|
|lsm32:238|lsm8:15|lsmi:26|xi:38|inverter:14|
|lsm32:238|lsm8:15|lsmi:26|xi:38|inverter:13|
|lsm32:238|lsm8:15|lsmi:26|xi:38|and5:31|
|lsm32:238|lsm8:15|lsmi:26|xi:38|and5:29|
|lsm32:238|lsm8:15|lsmi:26|yi:39|
|lsm32:238|lsm8:15|lsmi:26|yi:39|inverter:7|
|lsm32:238|lsm8:15|lsmi:26|yi:39|inverter:9|
|lsm32:238|lsm8:15|lsmi:26|yi:39|inverter:8|
|lsm32:238|lsm8:15|lsmi:27|
|lsm32:238|lsm8:15|lsmi:27|sum_xor2:26|
|lsm32:238|lsm8:15|lsmi:27|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:15|lsmi:27|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:15|lsmi:27|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:15|lsmi:27|c_i_plus_1:27|
|lsm32:238|lsm8:15|lsmi:27|xi:38|
|lsm32:238|lsm8:15|lsmi:27|xi:38|inverter:17|
|lsm32:238|lsm8:15|lsmi:27|xi:38|inverter:18|
|lsm32:238|lsm8:15|lsmi:27|xi:38|inverter:15|
|lsm32:238|lsm8:15|lsmi:27|xi:38|inverter:16|
|lsm32:238|lsm8:15|lsmi:27|xi:38|inverter:14|
|lsm32:238|lsm8:15|lsmi:27|xi:38|inverter:13|
|lsm32:238|lsm8:15|lsmi:27|xi:38|and5:31|
|lsm32:238|lsm8:15|lsmi:27|xi:38|and5:29|
|lsm32:238|lsm8:15|lsmi:27|yi:39|
|lsm32:238|lsm8:15|lsmi:27|yi:39|inverter:7|
|lsm32:238|lsm8:15|lsmi:27|yi:39|inverter:9|
|lsm32:238|lsm8:15|lsmi:27|yi:39|inverter:8|
|lsm32:238|lsm8:17|
|lsm32:238|lsm8:17|lsmi:20|
|lsm32:238|lsm8:17|lsmi:20|sum_xor2:26|
|lsm32:238|lsm8:17|lsmi:20|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:17|lsmi:20|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:17|lsmi:20|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:17|lsmi:20|c_i_plus_1:27|
|lsm32:238|lsm8:17|lsmi:20|xi:38|
|lsm32:238|lsm8:17|lsmi:20|xi:38|inverter:17|
|lsm32:238|lsm8:17|lsmi:20|xi:38|inverter:18|
|lsm32:238|lsm8:17|lsmi:20|xi:38|inverter:15|
|lsm32:238|lsm8:17|lsmi:20|xi:38|inverter:16|
|lsm32:238|lsm8:17|lsmi:20|xi:38|inverter:14|
|lsm32:238|lsm8:17|lsmi:20|xi:38|inverter:13|
|lsm32:238|lsm8:17|lsmi:20|xi:38|and5:31|
|lsm32:238|lsm8:17|lsmi:20|xi:38|and5:29|
|lsm32:238|lsm8:17|lsmi:20|yi:39|
|lsm32:238|lsm8:17|lsmi:20|yi:39|inverter:7|
|lsm32:238|lsm8:17|lsmi:20|yi:39|inverter:9|
|lsm32:238|lsm8:17|lsmi:20|yi:39|inverter:8|
|lsm32:238|lsm8:17|lsmi:28|
|lsm32:238|lsm8:17|lsmi:28|sum_xor2:26|
|lsm32:238|lsm8:17|lsmi:28|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:17|lsmi:28|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:17|lsmi:28|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:17|lsmi:28|c_i_plus_1:27|
|lsm32:238|lsm8:17|lsmi:28|xi:38|
|lsm32:238|lsm8:17|lsmi:28|xi:38|inverter:17|
|lsm32:238|lsm8:17|lsmi:28|xi:38|inverter:18|
|lsm32:238|lsm8:17|lsmi:28|xi:38|inverter:15|
|lsm32:238|lsm8:17|lsmi:28|xi:38|inverter:16|
|lsm32:238|lsm8:17|lsmi:28|xi:38|inverter:14|
|lsm32:238|lsm8:17|lsmi:28|xi:38|inverter:13|
|lsm32:238|lsm8:17|lsmi:28|xi:38|and5:31|
|lsm32:238|lsm8:17|lsmi:28|xi:38|and5:29|
|lsm32:238|lsm8:17|lsmi:28|yi:39|
|lsm32:238|lsm8:17|lsmi:28|yi:39|inverter:7|
|lsm32:238|lsm8:17|lsmi:28|yi:39|inverter:9|
|lsm32:238|lsm8:17|lsmi:28|yi:39|inverter:8|
|lsm32:238|lsm8:17|lsmi:29|
|lsm32:238|lsm8:17|lsmi:29|sum_xor2:26|
|lsm32:238|lsm8:17|lsmi:29|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:17|lsmi:29|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:17|lsmi:29|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:17|lsmi:29|c_i_plus_1:27|
|lsm32:238|lsm8:17|lsmi:29|xi:38|
|lsm32:238|lsm8:17|lsmi:29|xi:38|inverter:17|
|lsm32:238|lsm8:17|lsmi:29|xi:38|inverter:18|
|lsm32:238|lsm8:17|lsmi:29|xi:38|inverter:15|
|lsm32:238|lsm8:17|lsmi:29|xi:38|inverter:16|
|lsm32:238|lsm8:17|lsmi:29|xi:38|inverter:14|
|lsm32:238|lsm8:17|lsmi:29|xi:38|inverter:13|
|lsm32:238|lsm8:17|lsmi:29|xi:38|and5:31|
|lsm32:238|lsm8:17|lsmi:29|xi:38|and5:29|
|lsm32:238|lsm8:17|lsmi:29|yi:39|
|lsm32:238|lsm8:17|lsmi:29|yi:39|inverter:7|
|lsm32:238|lsm8:17|lsmi:29|yi:39|inverter:9|
|lsm32:238|lsm8:17|lsmi:29|yi:39|inverter:8|
|lsm32:238|lsm8:17|lsmi:25|
|lsm32:238|lsm8:17|lsmi:25|sum_xor2:26|
|lsm32:238|lsm8:17|lsmi:25|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:17|lsmi:25|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:17|lsmi:25|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:17|lsmi:25|c_i_plus_1:27|
|lsm32:238|lsm8:17|lsmi:25|xi:38|
|lsm32:238|lsm8:17|lsmi:25|xi:38|inverter:17|
|lsm32:238|lsm8:17|lsmi:25|xi:38|inverter:18|
|lsm32:238|lsm8:17|lsmi:25|xi:38|inverter:15|
|lsm32:238|lsm8:17|lsmi:25|xi:38|inverter:16|
|lsm32:238|lsm8:17|lsmi:25|xi:38|inverter:14|
|lsm32:238|lsm8:17|lsmi:25|xi:38|inverter:13|
|lsm32:238|lsm8:17|lsmi:25|xi:38|and5:31|
|lsm32:238|lsm8:17|lsmi:25|xi:38|and5:29|
|lsm32:238|lsm8:17|lsmi:25|yi:39|
|lsm32:238|lsm8:17|lsmi:25|yi:39|inverter:7|
|lsm32:238|lsm8:17|lsmi:25|yi:39|inverter:9|
|lsm32:238|lsm8:17|lsmi:25|yi:39|inverter:8|
|lsm32:238|lsm8:17|lsmi:23|
|lsm32:238|lsm8:17|lsmi:23|sum_xor2:26|
|lsm32:238|lsm8:17|lsmi:23|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:17|lsmi:23|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:17|lsmi:23|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:17|lsmi:23|c_i_plus_1:27|
|lsm32:238|lsm8:17|lsmi:23|xi:38|
|lsm32:238|lsm8:17|lsmi:23|xi:38|inverter:17|
|lsm32:238|lsm8:17|lsmi:23|xi:38|inverter:18|
|lsm32:238|lsm8:17|lsmi:23|xi:38|inverter:15|
|lsm32:238|lsm8:17|lsmi:23|xi:38|inverter:16|
|lsm32:238|lsm8:17|lsmi:23|xi:38|inverter:14|
|lsm32:238|lsm8:17|lsmi:23|xi:38|inverter:13|
|lsm32:238|lsm8:17|lsmi:23|xi:38|and5:31|
|lsm32:238|lsm8:17|lsmi:23|xi:38|and5:29|
|lsm32:238|lsm8:17|lsmi:23|yi:39|
|lsm32:238|lsm8:17|lsmi:23|yi:39|inverter:7|
|lsm32:238|lsm8:17|lsmi:23|yi:39|inverter:9|
|lsm32:238|lsm8:17|lsmi:23|yi:39|inverter:8|
|lsm32:238|lsm8:17|lsmi:21|
|lsm32:238|lsm8:17|lsmi:21|sum_xor2:26|
|lsm32:238|lsm8:17|lsmi:21|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:17|lsmi:21|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:17|lsmi:21|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:17|lsmi:21|c_i_plus_1:27|
|lsm32:238|lsm8:17|lsmi:21|xi:38|
|lsm32:238|lsm8:17|lsmi:21|xi:38|inverter:17|
|lsm32:238|lsm8:17|lsmi:21|xi:38|inverter:18|
|lsm32:238|lsm8:17|lsmi:21|xi:38|inverter:15|
|lsm32:238|lsm8:17|lsmi:21|xi:38|inverter:16|
|lsm32:238|lsm8:17|lsmi:21|xi:38|inverter:14|
|lsm32:238|lsm8:17|lsmi:21|xi:38|inverter:13|
|lsm32:238|lsm8:17|lsmi:21|xi:38|and5:31|
|lsm32:238|lsm8:17|lsmi:21|xi:38|and5:29|
|lsm32:238|lsm8:17|lsmi:21|yi:39|
|lsm32:238|lsm8:17|lsmi:21|yi:39|inverter:7|
|lsm32:238|lsm8:17|lsmi:21|yi:39|inverter:9|
|lsm32:238|lsm8:17|lsmi:21|yi:39|inverter:8|
|lsm32:238|lsm8:17|lsmi:26|
|lsm32:238|lsm8:17|lsmi:26|sum_xor2:26|
|lsm32:238|lsm8:17|lsmi:26|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:17|lsmi:26|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:17|lsmi:26|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:17|lsmi:26|c_i_plus_1:27|
|lsm32:238|lsm8:17|lsmi:26|xi:38|
|lsm32:238|lsm8:17|lsmi:26|xi:38|inverter:17|
|lsm32:238|lsm8:17|lsmi:26|xi:38|inverter:18|
|lsm32:238|lsm8:17|lsmi:26|xi:38|inverter:15|
|lsm32:238|lsm8:17|lsmi:26|xi:38|inverter:16|
|lsm32:238|lsm8:17|lsmi:26|xi:38|inverter:14|
|lsm32:238|lsm8:17|lsmi:26|xi:38|inverter:13|
|lsm32:238|lsm8:17|lsmi:26|xi:38|and5:31|
|lsm32:238|lsm8:17|lsmi:26|xi:38|and5:29|
|lsm32:238|lsm8:17|lsmi:26|yi:39|
|lsm32:238|lsm8:17|lsmi:26|yi:39|inverter:7|
|lsm32:238|lsm8:17|lsmi:26|yi:39|inverter:9|
|lsm32:238|lsm8:17|lsmi:26|yi:39|inverter:8|
|lsm32:238|lsm8:17|lsmi:27|
|lsm32:238|lsm8:17|lsmi:27|sum_xor2:26|
|lsm32:238|lsm8:17|lsmi:27|sum_xor2:26|inverter:15|
|lsm32:238|lsm8:17|lsmi:27|sum_xor2:26|inverter:14|
|lsm32:238|lsm8:17|lsmi:27|sum_xor2:26|inverter:13|
|lsm32:238|lsm8:17|lsmi:27|c_i_plus_1:27|
|lsm32:238|lsm8:17|lsmi:27|xi:38|
|lsm32:238|lsm8:17|lsmi:27|xi:38|inverter:17|
|lsm32:238|lsm8:17|lsmi:27|xi:38|inverter:18|
|lsm32:238|lsm8:17|lsmi:27|xi:38|inverter:15|
|lsm32:238|lsm8:17|lsmi:27|xi:38|inverter:16|
|lsm32:238|lsm8:17|lsmi:27|xi:38|inverter:14|
|lsm32:238|lsm8:17|lsmi:27|xi:38|inverter:13|
|lsm32:238|lsm8:17|lsmi:27|xi:38|and5:31|
|lsm32:238|lsm8:17|lsmi:27|xi:38|and5:29|
|lsm32:238|lsm8:17|lsmi:27|yi:39|
|lsm32:238|lsm8:17|lsmi:27|yi:39|inverter:7|
|lsm32:238|lsm8:17|lsmi:27|yi:39|inverter:9|
|lsm32:238|lsm8:17|lsmi:27|yi:39|inverter:8|
|lsm32:237|
|lsm32:237|lsm8:14|
|lsm32:237|lsm8:14|lsmi:20|
|lsm32:237|lsm8:14|lsmi:20|sum_xor2:26|
|lsm32:237|lsm8:14|lsmi:20|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:14|lsmi:20|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:14|lsmi:20|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:14|lsmi:20|c_i_plus_1:27|
|lsm32:237|lsm8:14|lsmi:20|xi:38|
|lsm32:237|lsm8:14|lsmi:20|xi:38|inverter:17|
|lsm32:237|lsm8:14|lsmi:20|xi:38|inverter:18|
|lsm32:237|lsm8:14|lsmi:20|xi:38|inverter:15|
|lsm32:237|lsm8:14|lsmi:20|xi:38|inverter:16|
|lsm32:237|lsm8:14|lsmi:20|xi:38|inverter:14|
|lsm32:237|lsm8:14|lsmi:20|xi:38|inverter:13|
|lsm32:237|lsm8:14|lsmi:20|xi:38|and5:31|
|lsm32:237|lsm8:14|lsmi:20|xi:38|and5:29|
|lsm32:237|lsm8:14|lsmi:20|yi:39|
|lsm32:237|lsm8:14|lsmi:20|yi:39|inverter:7|
|lsm32:237|lsm8:14|lsmi:20|yi:39|inverter:9|
|lsm32:237|lsm8:14|lsmi:20|yi:39|inverter:8|
|lsm32:237|lsm8:14|lsmi:28|
|lsm32:237|lsm8:14|lsmi:28|sum_xor2:26|
|lsm32:237|lsm8:14|lsmi:28|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:14|lsmi:28|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:14|lsmi:28|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:14|lsmi:28|c_i_plus_1:27|
|lsm32:237|lsm8:14|lsmi:28|xi:38|
|lsm32:237|lsm8:14|lsmi:28|xi:38|inverter:17|
|lsm32:237|lsm8:14|lsmi:28|xi:38|inverter:18|
|lsm32:237|lsm8:14|lsmi:28|xi:38|inverter:15|
|lsm32:237|lsm8:14|lsmi:28|xi:38|inverter:16|
|lsm32:237|lsm8:14|lsmi:28|xi:38|inverter:14|
|lsm32:237|lsm8:14|lsmi:28|xi:38|inverter:13|
|lsm32:237|lsm8:14|lsmi:28|xi:38|and5:31|
|lsm32:237|lsm8:14|lsmi:28|xi:38|and5:29|
|lsm32:237|lsm8:14|lsmi:28|yi:39|
|lsm32:237|lsm8:14|lsmi:28|yi:39|inverter:7|
|lsm32:237|lsm8:14|lsmi:28|yi:39|inverter:9|
|lsm32:237|lsm8:14|lsmi:28|yi:39|inverter:8|
|lsm32:237|lsm8:14|lsmi:29|
|lsm32:237|lsm8:14|lsmi:29|sum_xor2:26|
|lsm32:237|lsm8:14|lsmi:29|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:14|lsmi:29|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:14|lsmi:29|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:14|lsmi:29|c_i_plus_1:27|
|lsm32:237|lsm8:14|lsmi:29|xi:38|
|lsm32:237|lsm8:14|lsmi:29|xi:38|inverter:17|
|lsm32:237|lsm8:14|lsmi:29|xi:38|inverter:18|
|lsm32:237|lsm8:14|lsmi:29|xi:38|inverter:15|
|lsm32:237|lsm8:14|lsmi:29|xi:38|inverter:16|
|lsm32:237|lsm8:14|lsmi:29|xi:38|inverter:14|
|lsm32:237|lsm8:14|lsmi:29|xi:38|inverter:13|
|lsm32:237|lsm8:14|lsmi:29|xi:38|and5:31|
|lsm32:237|lsm8:14|lsmi:29|xi:38|and5:29|
|lsm32:237|lsm8:14|lsmi:29|yi:39|
|lsm32:237|lsm8:14|lsmi:29|yi:39|inverter:7|
|lsm32:237|lsm8:14|lsmi:29|yi:39|inverter:9|
|lsm32:237|lsm8:14|lsmi:29|yi:39|inverter:8|
|lsm32:237|lsm8:14|lsmi:25|
|lsm32:237|lsm8:14|lsmi:25|sum_xor2:26|
|lsm32:237|lsm8:14|lsmi:25|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:14|lsmi:25|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:14|lsmi:25|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:14|lsmi:25|c_i_plus_1:27|
|lsm32:237|lsm8:14|lsmi:25|xi:38|
|lsm32:237|lsm8:14|lsmi:25|xi:38|inverter:17|
|lsm32:237|lsm8:14|lsmi:25|xi:38|inverter:18|
|lsm32:237|lsm8:14|lsmi:25|xi:38|inverter:15|
|lsm32:237|lsm8:14|lsmi:25|xi:38|inverter:16|
|lsm32:237|lsm8:14|lsmi:25|xi:38|inverter:14|
|lsm32:237|lsm8:14|lsmi:25|xi:38|inverter:13|
|lsm32:237|lsm8:14|lsmi:25|xi:38|and5:31|
|lsm32:237|lsm8:14|lsmi:25|xi:38|and5:29|
|lsm32:237|lsm8:14|lsmi:25|yi:39|
|lsm32:237|lsm8:14|lsmi:25|yi:39|inverter:7|
|lsm32:237|lsm8:14|lsmi:25|yi:39|inverter:9|
|lsm32:237|lsm8:14|lsmi:25|yi:39|inverter:8|
|lsm32:237|lsm8:14|lsmi:23|
|lsm32:237|lsm8:14|lsmi:23|sum_xor2:26|
|lsm32:237|lsm8:14|lsmi:23|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:14|lsmi:23|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:14|lsmi:23|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:14|lsmi:23|c_i_plus_1:27|
|lsm32:237|lsm8:14|lsmi:23|xi:38|
|lsm32:237|lsm8:14|lsmi:23|xi:38|inverter:17|
|lsm32:237|lsm8:14|lsmi:23|xi:38|inverter:18|
|lsm32:237|lsm8:14|lsmi:23|xi:38|inverter:15|
|lsm32:237|lsm8:14|lsmi:23|xi:38|inverter:16|
|lsm32:237|lsm8:14|lsmi:23|xi:38|inverter:14|
|lsm32:237|lsm8:14|lsmi:23|xi:38|inverter:13|
|lsm32:237|lsm8:14|lsmi:23|xi:38|and5:31|
|lsm32:237|lsm8:14|lsmi:23|xi:38|and5:29|
|lsm32:237|lsm8:14|lsmi:23|yi:39|
|lsm32:237|lsm8:14|lsmi:23|yi:39|inverter:7|
|lsm32:237|lsm8:14|lsmi:23|yi:39|inverter:9|
|lsm32:237|lsm8:14|lsmi:23|yi:39|inverter:8|
|lsm32:237|lsm8:14|lsmi:21|
|lsm32:237|lsm8:14|lsmi:21|sum_xor2:26|
|lsm32:237|lsm8:14|lsmi:21|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:14|lsmi:21|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:14|lsmi:21|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:14|lsmi:21|c_i_plus_1:27|
|lsm32:237|lsm8:14|lsmi:21|xi:38|
|lsm32:237|lsm8:14|lsmi:21|xi:38|inverter:17|
|lsm32:237|lsm8:14|lsmi:21|xi:38|inverter:18|
|lsm32:237|lsm8:14|lsmi:21|xi:38|inverter:15|
|lsm32:237|lsm8:14|lsmi:21|xi:38|inverter:16|
|lsm32:237|lsm8:14|lsmi:21|xi:38|inverter:14|
|lsm32:237|lsm8:14|lsmi:21|xi:38|inverter:13|
|lsm32:237|lsm8:14|lsmi:21|xi:38|and5:31|
|lsm32:237|lsm8:14|lsmi:21|xi:38|and5:29|
|lsm32:237|lsm8:14|lsmi:21|yi:39|
|lsm32:237|lsm8:14|lsmi:21|yi:39|inverter:7|
|lsm32:237|lsm8:14|lsmi:21|yi:39|inverter:9|
|lsm32:237|lsm8:14|lsmi:21|yi:39|inverter:8|
|lsm32:237|lsm8:14|lsmi:26|
|lsm32:237|lsm8:14|lsmi:26|sum_xor2:26|
|lsm32:237|lsm8:14|lsmi:26|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:14|lsmi:26|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:14|lsmi:26|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:14|lsmi:26|c_i_plus_1:27|
|lsm32:237|lsm8:14|lsmi:26|xi:38|
|lsm32:237|lsm8:14|lsmi:26|xi:38|inverter:17|
|lsm32:237|lsm8:14|lsmi:26|xi:38|inverter:18|
|lsm32:237|lsm8:14|lsmi:26|xi:38|inverter:15|
|lsm32:237|lsm8:14|lsmi:26|xi:38|inverter:16|
|lsm32:237|lsm8:14|lsmi:26|xi:38|inverter:14|
|lsm32:237|lsm8:14|lsmi:26|xi:38|inverter:13|
|lsm32:237|lsm8:14|lsmi:26|xi:38|and5:31|
|lsm32:237|lsm8:14|lsmi:26|xi:38|and5:29|
|lsm32:237|lsm8:14|lsmi:26|yi:39|
|lsm32:237|lsm8:14|lsmi:26|yi:39|inverter:7|
|lsm32:237|lsm8:14|lsmi:26|yi:39|inverter:9|
|lsm32:237|lsm8:14|lsmi:26|yi:39|inverter:8|
|lsm32:237|lsm8:14|lsmi:27|
|lsm32:237|lsm8:14|lsmi:27|sum_xor2:26|
|lsm32:237|lsm8:14|lsmi:27|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:14|lsmi:27|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:14|lsmi:27|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:14|lsmi:27|c_i_plus_1:27|
|lsm32:237|lsm8:14|lsmi:27|xi:38|
|lsm32:237|lsm8:14|lsmi:27|xi:38|inverter:17|
|lsm32:237|lsm8:14|lsmi:27|xi:38|inverter:18|
|lsm32:237|lsm8:14|lsmi:27|xi:38|inverter:15|
|lsm32:237|lsm8:14|lsmi:27|xi:38|inverter:16|
|lsm32:237|lsm8:14|lsmi:27|xi:38|inverter:14|
|lsm32:237|lsm8:14|lsmi:27|xi:38|inverter:13|
|lsm32:237|lsm8:14|lsmi:27|xi:38|and5:31|
|lsm32:237|lsm8:14|lsmi:27|xi:38|and5:29|
|lsm32:237|lsm8:14|lsmi:27|yi:39|
|lsm32:237|lsm8:14|lsmi:27|yi:39|inverter:7|
|lsm32:237|lsm8:14|lsmi:27|yi:39|inverter:9|
|lsm32:237|lsm8:14|lsmi:27|yi:39|inverter:8|
|lsm32:237|lsm8:16|
|lsm32:237|lsm8:16|lsmi:20|
|lsm32:237|lsm8:16|lsmi:20|sum_xor2:26|
|lsm32:237|lsm8:16|lsmi:20|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:16|lsmi:20|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:16|lsmi:20|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:16|lsmi:20|c_i_plus_1:27|
|lsm32:237|lsm8:16|lsmi:20|xi:38|
|lsm32:237|lsm8:16|lsmi:20|xi:38|inverter:17|
|lsm32:237|lsm8:16|lsmi:20|xi:38|inverter:18|
|lsm32:237|lsm8:16|lsmi:20|xi:38|inverter:15|
|lsm32:237|lsm8:16|lsmi:20|xi:38|inverter:16|
|lsm32:237|lsm8:16|lsmi:20|xi:38|inverter:14|
|lsm32:237|lsm8:16|lsmi:20|xi:38|inverter:13|
|lsm32:237|lsm8:16|lsmi:20|xi:38|and5:31|
|lsm32:237|lsm8:16|lsmi:20|xi:38|and5:29|
|lsm32:237|lsm8:16|lsmi:20|yi:39|
|lsm32:237|lsm8:16|lsmi:20|yi:39|inverter:7|
|lsm32:237|lsm8:16|lsmi:20|yi:39|inverter:9|
|lsm32:237|lsm8:16|lsmi:20|yi:39|inverter:8|
|lsm32:237|lsm8:16|lsmi:28|
|lsm32:237|lsm8:16|lsmi:28|sum_xor2:26|
|lsm32:237|lsm8:16|lsmi:28|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:16|lsmi:28|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:16|lsmi:28|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:16|lsmi:28|c_i_plus_1:27|
|lsm32:237|lsm8:16|lsmi:28|xi:38|
|lsm32:237|lsm8:16|lsmi:28|xi:38|inverter:17|
|lsm32:237|lsm8:16|lsmi:28|xi:38|inverter:18|
|lsm32:237|lsm8:16|lsmi:28|xi:38|inverter:15|
|lsm32:237|lsm8:16|lsmi:28|xi:38|inverter:16|
|lsm32:237|lsm8:16|lsmi:28|xi:38|inverter:14|
|lsm32:237|lsm8:16|lsmi:28|xi:38|inverter:13|
|lsm32:237|lsm8:16|lsmi:28|xi:38|and5:31|
|lsm32:237|lsm8:16|lsmi:28|xi:38|and5:29|
|lsm32:237|lsm8:16|lsmi:28|yi:39|
|lsm32:237|lsm8:16|lsmi:28|yi:39|inverter:7|
|lsm32:237|lsm8:16|lsmi:28|yi:39|inverter:9|
|lsm32:237|lsm8:16|lsmi:28|yi:39|inverter:8|
|lsm32:237|lsm8:16|lsmi:29|
|lsm32:237|lsm8:16|lsmi:29|sum_xor2:26|
|lsm32:237|lsm8:16|lsmi:29|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:16|lsmi:29|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:16|lsmi:29|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:16|lsmi:29|c_i_plus_1:27|
|lsm32:237|lsm8:16|lsmi:29|xi:38|
|lsm32:237|lsm8:16|lsmi:29|xi:38|inverter:17|
|lsm32:237|lsm8:16|lsmi:29|xi:38|inverter:18|
|lsm32:237|lsm8:16|lsmi:29|xi:38|inverter:15|
|lsm32:237|lsm8:16|lsmi:29|xi:38|inverter:16|
|lsm32:237|lsm8:16|lsmi:29|xi:38|inverter:14|
|lsm32:237|lsm8:16|lsmi:29|xi:38|inverter:13|
|lsm32:237|lsm8:16|lsmi:29|xi:38|and5:31|
|lsm32:237|lsm8:16|lsmi:29|xi:38|and5:29|
|lsm32:237|lsm8:16|lsmi:29|yi:39|
|lsm32:237|lsm8:16|lsmi:29|yi:39|inverter:7|
|lsm32:237|lsm8:16|lsmi:29|yi:39|inverter:9|
|lsm32:237|lsm8:16|lsmi:29|yi:39|inverter:8|
|lsm32:237|lsm8:16|lsmi:25|
|lsm32:237|lsm8:16|lsmi:25|sum_xor2:26|
|lsm32:237|lsm8:16|lsmi:25|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:16|lsmi:25|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:16|lsmi:25|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:16|lsmi:25|c_i_plus_1:27|
|lsm32:237|lsm8:16|lsmi:25|xi:38|
|lsm32:237|lsm8:16|lsmi:25|xi:38|inverter:17|
|lsm32:237|lsm8:16|lsmi:25|xi:38|inverter:18|
|lsm32:237|lsm8:16|lsmi:25|xi:38|inverter:15|
|lsm32:237|lsm8:16|lsmi:25|xi:38|inverter:16|
|lsm32:237|lsm8:16|lsmi:25|xi:38|inverter:14|
|lsm32:237|lsm8:16|lsmi:25|xi:38|inverter:13|
|lsm32:237|lsm8:16|lsmi:25|xi:38|and5:31|
|lsm32:237|lsm8:16|lsmi:25|xi:38|and5:29|
|lsm32:237|lsm8:16|lsmi:25|yi:39|
|lsm32:237|lsm8:16|lsmi:25|yi:39|inverter:7|
|lsm32:237|lsm8:16|lsmi:25|yi:39|inverter:9|
|lsm32:237|lsm8:16|lsmi:25|yi:39|inverter:8|
|lsm32:237|lsm8:16|lsmi:23|
|lsm32:237|lsm8:16|lsmi:23|sum_xor2:26|
|lsm32:237|lsm8:16|lsmi:23|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:16|lsmi:23|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:16|lsmi:23|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:16|lsmi:23|c_i_plus_1:27|
|lsm32:237|lsm8:16|lsmi:23|xi:38|
|lsm32:237|lsm8:16|lsmi:23|xi:38|inverter:17|
|lsm32:237|lsm8:16|lsmi:23|xi:38|inverter:18|
|lsm32:237|lsm8:16|lsmi:23|xi:38|inverter:15|
|lsm32:237|lsm8:16|lsmi:23|xi:38|inverter:16|
|lsm32:237|lsm8:16|lsmi:23|xi:38|inverter:14|
|lsm32:237|lsm8:16|lsmi:23|xi:38|inverter:13|
|lsm32:237|lsm8:16|lsmi:23|xi:38|and5:31|
|lsm32:237|lsm8:16|lsmi:23|xi:38|and5:29|
|lsm32:237|lsm8:16|lsmi:23|yi:39|
|lsm32:237|lsm8:16|lsmi:23|yi:39|inverter:7|
|lsm32:237|lsm8:16|lsmi:23|yi:39|inverter:9|
|lsm32:237|lsm8:16|lsmi:23|yi:39|inverter:8|
|lsm32:237|lsm8:16|lsmi:21|
|lsm32:237|lsm8:16|lsmi:21|sum_xor2:26|
|lsm32:237|lsm8:16|lsmi:21|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:16|lsmi:21|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:16|lsmi:21|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:16|lsmi:21|c_i_plus_1:27|
|lsm32:237|lsm8:16|lsmi:21|xi:38|
|lsm32:237|lsm8:16|lsmi:21|xi:38|inverter:17|
|lsm32:237|lsm8:16|lsmi:21|xi:38|inverter:18|
|lsm32:237|lsm8:16|lsmi:21|xi:38|inverter:15|
|lsm32:237|lsm8:16|lsmi:21|xi:38|inverter:16|
|lsm32:237|lsm8:16|lsmi:21|xi:38|inverter:14|
|lsm32:237|lsm8:16|lsmi:21|xi:38|inverter:13|
|lsm32:237|lsm8:16|lsmi:21|xi:38|and5:31|
|lsm32:237|lsm8:16|lsmi:21|xi:38|and5:29|
|lsm32:237|lsm8:16|lsmi:21|yi:39|
|lsm32:237|lsm8:16|lsmi:21|yi:39|inverter:7|
|lsm32:237|lsm8:16|lsmi:21|yi:39|inverter:9|
|lsm32:237|lsm8:16|lsmi:21|yi:39|inverter:8|
|lsm32:237|lsm8:16|lsmi:26|
|lsm32:237|lsm8:16|lsmi:26|sum_xor2:26|
|lsm32:237|lsm8:16|lsmi:26|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:16|lsmi:26|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:16|lsmi:26|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:16|lsmi:26|c_i_plus_1:27|
|lsm32:237|lsm8:16|lsmi:26|xi:38|
|lsm32:237|lsm8:16|lsmi:26|xi:38|inverter:17|
|lsm32:237|lsm8:16|lsmi:26|xi:38|inverter:18|
|lsm32:237|lsm8:16|lsmi:26|xi:38|inverter:15|
|lsm32:237|lsm8:16|lsmi:26|xi:38|inverter:16|
|lsm32:237|lsm8:16|lsmi:26|xi:38|inverter:14|
|lsm32:237|lsm8:16|lsmi:26|xi:38|inverter:13|
|lsm32:237|lsm8:16|lsmi:26|xi:38|and5:31|
|lsm32:237|lsm8:16|lsmi:26|xi:38|and5:29|
|lsm32:237|lsm8:16|lsmi:26|yi:39|
|lsm32:237|lsm8:16|lsmi:26|yi:39|inverter:7|
|lsm32:237|lsm8:16|lsmi:26|yi:39|inverter:9|
|lsm32:237|lsm8:16|lsmi:26|yi:39|inverter:8|
|lsm32:237|lsm8:16|lsmi:27|
|lsm32:237|lsm8:16|lsmi:27|sum_xor2:26|
|lsm32:237|lsm8:16|lsmi:27|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:16|lsmi:27|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:16|lsmi:27|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:16|lsmi:27|c_i_plus_1:27|
|lsm32:237|lsm8:16|lsmi:27|xi:38|
|lsm32:237|lsm8:16|lsmi:27|xi:38|inverter:17|
|lsm32:237|lsm8:16|lsmi:27|xi:38|inverter:18|
|lsm32:237|lsm8:16|lsmi:27|xi:38|inverter:15|
|lsm32:237|lsm8:16|lsmi:27|xi:38|inverter:16|
|lsm32:237|lsm8:16|lsmi:27|xi:38|inverter:14|
|lsm32:237|lsm8:16|lsmi:27|xi:38|inverter:13|
|lsm32:237|lsm8:16|lsmi:27|xi:38|and5:31|
|lsm32:237|lsm8:16|lsmi:27|xi:38|and5:29|
|lsm32:237|lsm8:16|lsmi:27|yi:39|
|lsm32:237|lsm8:16|lsmi:27|yi:39|inverter:7|
|lsm32:237|lsm8:16|lsmi:27|yi:39|inverter:9|
|lsm32:237|lsm8:16|lsmi:27|yi:39|inverter:8|
|lsm32:237|lsm8:15|
|lsm32:237|lsm8:15|lsmi:20|
|lsm32:237|lsm8:15|lsmi:20|sum_xor2:26|
|lsm32:237|lsm8:15|lsmi:20|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:15|lsmi:20|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:15|lsmi:20|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:15|lsmi:20|c_i_plus_1:27|
|lsm32:237|lsm8:15|lsmi:20|xi:38|
|lsm32:237|lsm8:15|lsmi:20|xi:38|inverter:17|
|lsm32:237|lsm8:15|lsmi:20|xi:38|inverter:18|
|lsm32:237|lsm8:15|lsmi:20|xi:38|inverter:15|
|lsm32:237|lsm8:15|lsmi:20|xi:38|inverter:16|
|lsm32:237|lsm8:15|lsmi:20|xi:38|inverter:14|
|lsm32:237|lsm8:15|lsmi:20|xi:38|inverter:13|
|lsm32:237|lsm8:15|lsmi:20|xi:38|and5:31|
|lsm32:237|lsm8:15|lsmi:20|xi:38|and5:29|
|lsm32:237|lsm8:15|lsmi:20|yi:39|
|lsm32:237|lsm8:15|lsmi:20|yi:39|inverter:7|
|lsm32:237|lsm8:15|lsmi:20|yi:39|inverter:9|
|lsm32:237|lsm8:15|lsmi:20|yi:39|inverter:8|
|lsm32:237|lsm8:15|lsmi:28|
|lsm32:237|lsm8:15|lsmi:28|sum_xor2:26|
|lsm32:237|lsm8:15|lsmi:28|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:15|lsmi:28|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:15|lsmi:28|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:15|lsmi:28|c_i_plus_1:27|
|lsm32:237|lsm8:15|lsmi:28|xi:38|
|lsm32:237|lsm8:15|lsmi:28|xi:38|inverter:17|
|lsm32:237|lsm8:15|lsmi:28|xi:38|inverter:18|
|lsm32:237|lsm8:15|lsmi:28|xi:38|inverter:15|
|lsm32:237|lsm8:15|lsmi:28|xi:38|inverter:16|
|lsm32:237|lsm8:15|lsmi:28|xi:38|inverter:14|
|lsm32:237|lsm8:15|lsmi:28|xi:38|inverter:13|
|lsm32:237|lsm8:15|lsmi:28|xi:38|and5:31|
|lsm32:237|lsm8:15|lsmi:28|xi:38|and5:29|
|lsm32:237|lsm8:15|lsmi:28|yi:39|
|lsm32:237|lsm8:15|lsmi:28|yi:39|inverter:7|
|lsm32:237|lsm8:15|lsmi:28|yi:39|inverter:9|
|lsm32:237|lsm8:15|lsmi:28|yi:39|inverter:8|
|lsm32:237|lsm8:15|lsmi:29|
|lsm32:237|lsm8:15|lsmi:29|sum_xor2:26|
|lsm32:237|lsm8:15|lsmi:29|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:15|lsmi:29|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:15|lsmi:29|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:15|lsmi:29|c_i_plus_1:27|
|lsm32:237|lsm8:15|lsmi:29|xi:38|
|lsm32:237|lsm8:15|lsmi:29|xi:38|inverter:17|
|lsm32:237|lsm8:15|lsmi:29|xi:38|inverter:18|
|lsm32:237|lsm8:15|lsmi:29|xi:38|inverter:15|
|lsm32:237|lsm8:15|lsmi:29|xi:38|inverter:16|
|lsm32:237|lsm8:15|lsmi:29|xi:38|inverter:14|
|lsm32:237|lsm8:15|lsmi:29|xi:38|inverter:13|
|lsm32:237|lsm8:15|lsmi:29|xi:38|and5:31|
|lsm32:237|lsm8:15|lsmi:29|xi:38|and5:29|
|lsm32:237|lsm8:15|lsmi:29|yi:39|
|lsm32:237|lsm8:15|lsmi:29|yi:39|inverter:7|
|lsm32:237|lsm8:15|lsmi:29|yi:39|inverter:9|
|lsm32:237|lsm8:15|lsmi:29|yi:39|inverter:8|
|lsm32:237|lsm8:15|lsmi:25|
|lsm32:237|lsm8:15|lsmi:25|sum_xor2:26|
|lsm32:237|lsm8:15|lsmi:25|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:15|lsmi:25|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:15|lsmi:25|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:15|lsmi:25|c_i_plus_1:27|
|lsm32:237|lsm8:15|lsmi:25|xi:38|
|lsm32:237|lsm8:15|lsmi:25|xi:38|inverter:17|
|lsm32:237|lsm8:15|lsmi:25|xi:38|inverter:18|
|lsm32:237|lsm8:15|lsmi:25|xi:38|inverter:15|
|lsm32:237|lsm8:15|lsmi:25|xi:38|inverter:16|
|lsm32:237|lsm8:15|lsmi:25|xi:38|inverter:14|
|lsm32:237|lsm8:15|lsmi:25|xi:38|inverter:13|
|lsm32:237|lsm8:15|lsmi:25|xi:38|and5:31|
|lsm32:237|lsm8:15|lsmi:25|xi:38|and5:29|
|lsm32:237|lsm8:15|lsmi:25|yi:39|
|lsm32:237|lsm8:15|lsmi:25|yi:39|inverter:7|
|lsm32:237|lsm8:15|lsmi:25|yi:39|inverter:9|
|lsm32:237|lsm8:15|lsmi:25|yi:39|inverter:8|
|lsm32:237|lsm8:15|lsmi:23|
|lsm32:237|lsm8:15|lsmi:23|sum_xor2:26|
|lsm32:237|lsm8:15|lsmi:23|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:15|lsmi:23|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:15|lsmi:23|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:15|lsmi:23|c_i_plus_1:27|
|lsm32:237|lsm8:15|lsmi:23|xi:38|
|lsm32:237|lsm8:15|lsmi:23|xi:38|inverter:17|
|lsm32:237|lsm8:15|lsmi:23|xi:38|inverter:18|
|lsm32:237|lsm8:15|lsmi:23|xi:38|inverter:15|
|lsm32:237|lsm8:15|lsmi:23|xi:38|inverter:16|
|lsm32:237|lsm8:15|lsmi:23|xi:38|inverter:14|
|lsm32:237|lsm8:15|lsmi:23|xi:38|inverter:13|
|lsm32:237|lsm8:15|lsmi:23|xi:38|and5:31|
|lsm32:237|lsm8:15|lsmi:23|xi:38|and5:29|
|lsm32:237|lsm8:15|lsmi:23|yi:39|
|lsm32:237|lsm8:15|lsmi:23|yi:39|inverter:7|
|lsm32:237|lsm8:15|lsmi:23|yi:39|inverter:9|
|lsm32:237|lsm8:15|lsmi:23|yi:39|inverter:8|
|lsm32:237|lsm8:15|lsmi:21|
|lsm32:237|lsm8:15|lsmi:21|sum_xor2:26|
|lsm32:237|lsm8:15|lsmi:21|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:15|lsmi:21|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:15|lsmi:21|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:15|lsmi:21|c_i_plus_1:27|
|lsm32:237|lsm8:15|lsmi:21|xi:38|
|lsm32:237|lsm8:15|lsmi:21|xi:38|inverter:17|
|lsm32:237|lsm8:15|lsmi:21|xi:38|inverter:18|
|lsm32:237|lsm8:15|lsmi:21|xi:38|inverter:15|
|lsm32:237|lsm8:15|lsmi:21|xi:38|inverter:16|
|lsm32:237|lsm8:15|lsmi:21|xi:38|inverter:14|
|lsm32:237|lsm8:15|lsmi:21|xi:38|inverter:13|
|lsm32:237|lsm8:15|lsmi:21|xi:38|and5:31|
|lsm32:237|lsm8:15|lsmi:21|xi:38|and5:29|
|lsm32:237|lsm8:15|lsmi:21|yi:39|
|lsm32:237|lsm8:15|lsmi:21|yi:39|inverter:7|
|lsm32:237|lsm8:15|lsmi:21|yi:39|inverter:9|
|lsm32:237|lsm8:15|lsmi:21|yi:39|inverter:8|
|lsm32:237|lsm8:15|lsmi:26|
|lsm32:237|lsm8:15|lsmi:26|sum_xor2:26|
|lsm32:237|lsm8:15|lsmi:26|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:15|lsmi:26|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:15|lsmi:26|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:15|lsmi:26|c_i_plus_1:27|
|lsm32:237|lsm8:15|lsmi:26|xi:38|
|lsm32:237|lsm8:15|lsmi:26|xi:38|inverter:17|
|lsm32:237|lsm8:15|lsmi:26|xi:38|inverter:18|
|lsm32:237|lsm8:15|lsmi:26|xi:38|inverter:15|
|lsm32:237|lsm8:15|lsmi:26|xi:38|inverter:16|
|lsm32:237|lsm8:15|lsmi:26|xi:38|inverter:14|
|lsm32:237|lsm8:15|lsmi:26|xi:38|inverter:13|
|lsm32:237|lsm8:15|lsmi:26|xi:38|and5:31|
|lsm32:237|lsm8:15|lsmi:26|xi:38|and5:29|
|lsm32:237|lsm8:15|lsmi:26|yi:39|
|lsm32:237|lsm8:15|lsmi:26|yi:39|inverter:7|
|lsm32:237|lsm8:15|lsmi:26|yi:39|inverter:9|
|lsm32:237|lsm8:15|lsmi:26|yi:39|inverter:8|
|lsm32:237|lsm8:15|lsmi:27|
|lsm32:237|lsm8:15|lsmi:27|sum_xor2:26|
|lsm32:237|lsm8:15|lsmi:27|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:15|lsmi:27|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:15|lsmi:27|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:15|lsmi:27|c_i_plus_1:27|
|lsm32:237|lsm8:15|lsmi:27|xi:38|
|lsm32:237|lsm8:15|lsmi:27|xi:38|inverter:17|
|lsm32:237|lsm8:15|lsmi:27|xi:38|inverter:18|
|lsm32:237|lsm8:15|lsmi:27|xi:38|inverter:15|
|lsm32:237|lsm8:15|lsmi:27|xi:38|inverter:16|
|lsm32:237|lsm8:15|lsmi:27|xi:38|inverter:14|
|lsm32:237|lsm8:15|lsmi:27|xi:38|inverter:13|
|lsm32:237|lsm8:15|lsmi:27|xi:38|and5:31|
|lsm32:237|lsm8:15|lsmi:27|xi:38|and5:29|
|lsm32:237|lsm8:15|lsmi:27|yi:39|
|lsm32:237|lsm8:15|lsmi:27|yi:39|inverter:7|
|lsm32:237|lsm8:15|lsmi:27|yi:39|inverter:9|
|lsm32:237|lsm8:15|lsmi:27|yi:39|inverter:8|
|lsm32:237|lsm8:17|
|lsm32:237|lsm8:17|lsmi:20|
|lsm32:237|lsm8:17|lsmi:20|sum_xor2:26|
|lsm32:237|lsm8:17|lsmi:20|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:17|lsmi:20|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:17|lsmi:20|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:17|lsmi:20|c_i_plus_1:27|
|lsm32:237|lsm8:17|lsmi:20|xi:38|
|lsm32:237|lsm8:17|lsmi:20|xi:38|inverter:17|
|lsm32:237|lsm8:17|lsmi:20|xi:38|inverter:18|
|lsm32:237|lsm8:17|lsmi:20|xi:38|inverter:15|
|lsm32:237|lsm8:17|lsmi:20|xi:38|inverter:16|
|lsm32:237|lsm8:17|lsmi:20|xi:38|inverter:14|
|lsm32:237|lsm8:17|lsmi:20|xi:38|inverter:13|
|lsm32:237|lsm8:17|lsmi:20|xi:38|and5:31|
|lsm32:237|lsm8:17|lsmi:20|xi:38|and5:29|
|lsm32:237|lsm8:17|lsmi:20|yi:39|
|lsm32:237|lsm8:17|lsmi:20|yi:39|inverter:7|
|lsm32:237|lsm8:17|lsmi:20|yi:39|inverter:9|
|lsm32:237|lsm8:17|lsmi:20|yi:39|inverter:8|
|lsm32:237|lsm8:17|lsmi:28|
|lsm32:237|lsm8:17|lsmi:28|sum_xor2:26|
|lsm32:237|lsm8:17|lsmi:28|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:17|lsmi:28|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:17|lsmi:28|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:17|lsmi:28|c_i_plus_1:27|
|lsm32:237|lsm8:17|lsmi:28|xi:38|
|lsm32:237|lsm8:17|lsmi:28|xi:38|inverter:17|
|lsm32:237|lsm8:17|lsmi:28|xi:38|inverter:18|
|lsm32:237|lsm8:17|lsmi:28|xi:38|inverter:15|
|lsm32:237|lsm8:17|lsmi:28|xi:38|inverter:16|
|lsm32:237|lsm8:17|lsmi:28|xi:38|inverter:14|
|lsm32:237|lsm8:17|lsmi:28|xi:38|inverter:13|
|lsm32:237|lsm8:17|lsmi:28|xi:38|and5:31|
|lsm32:237|lsm8:17|lsmi:28|xi:38|and5:29|
|lsm32:237|lsm8:17|lsmi:28|yi:39|
|lsm32:237|lsm8:17|lsmi:28|yi:39|inverter:7|
|lsm32:237|lsm8:17|lsmi:28|yi:39|inverter:9|
|lsm32:237|lsm8:17|lsmi:28|yi:39|inverter:8|
|lsm32:237|lsm8:17|lsmi:29|
|lsm32:237|lsm8:17|lsmi:29|sum_xor2:26|
|lsm32:237|lsm8:17|lsmi:29|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:17|lsmi:29|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:17|lsmi:29|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:17|lsmi:29|c_i_plus_1:27|
|lsm32:237|lsm8:17|lsmi:29|xi:38|
|lsm32:237|lsm8:17|lsmi:29|xi:38|inverter:17|
|lsm32:237|lsm8:17|lsmi:29|xi:38|inverter:18|
|lsm32:237|lsm8:17|lsmi:29|xi:38|inverter:15|
|lsm32:237|lsm8:17|lsmi:29|xi:38|inverter:16|
|lsm32:237|lsm8:17|lsmi:29|xi:38|inverter:14|
|lsm32:237|lsm8:17|lsmi:29|xi:38|inverter:13|
|lsm32:237|lsm8:17|lsmi:29|xi:38|and5:31|
|lsm32:237|lsm8:17|lsmi:29|xi:38|and5:29|
|lsm32:237|lsm8:17|lsmi:29|yi:39|
|lsm32:237|lsm8:17|lsmi:29|yi:39|inverter:7|
|lsm32:237|lsm8:17|lsmi:29|yi:39|inverter:9|
|lsm32:237|lsm8:17|lsmi:29|yi:39|inverter:8|
|lsm32:237|lsm8:17|lsmi:25|
|lsm32:237|lsm8:17|lsmi:25|sum_xor2:26|
|lsm32:237|lsm8:17|lsmi:25|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:17|lsmi:25|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:17|lsmi:25|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:17|lsmi:25|c_i_plus_1:27|
|lsm32:237|lsm8:17|lsmi:25|xi:38|
|lsm32:237|lsm8:17|lsmi:25|xi:38|inverter:17|
|lsm32:237|lsm8:17|lsmi:25|xi:38|inverter:18|
|lsm32:237|lsm8:17|lsmi:25|xi:38|inverter:15|
|lsm32:237|lsm8:17|lsmi:25|xi:38|inverter:16|
|lsm32:237|lsm8:17|lsmi:25|xi:38|inverter:14|
|lsm32:237|lsm8:17|lsmi:25|xi:38|inverter:13|
|lsm32:237|lsm8:17|lsmi:25|xi:38|and5:31|
|lsm32:237|lsm8:17|lsmi:25|xi:38|and5:29|
|lsm32:237|lsm8:17|lsmi:25|yi:39|
|lsm32:237|lsm8:17|lsmi:25|yi:39|inverter:7|
|lsm32:237|lsm8:17|lsmi:25|yi:39|inverter:9|
|lsm32:237|lsm8:17|lsmi:25|yi:39|inverter:8|
|lsm32:237|lsm8:17|lsmi:23|
|lsm32:237|lsm8:17|lsmi:23|sum_xor2:26|
|lsm32:237|lsm8:17|lsmi:23|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:17|lsmi:23|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:17|lsmi:23|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:17|lsmi:23|c_i_plus_1:27|
|lsm32:237|lsm8:17|lsmi:23|xi:38|
|lsm32:237|lsm8:17|lsmi:23|xi:38|inverter:17|
|lsm32:237|lsm8:17|lsmi:23|xi:38|inverter:18|
|lsm32:237|lsm8:17|lsmi:23|xi:38|inverter:15|
|lsm32:237|lsm8:17|lsmi:23|xi:38|inverter:16|
|lsm32:237|lsm8:17|lsmi:23|xi:38|inverter:14|
|lsm32:237|lsm8:17|lsmi:23|xi:38|inverter:13|
|lsm32:237|lsm8:17|lsmi:23|xi:38|and5:31|
|lsm32:237|lsm8:17|lsmi:23|xi:38|and5:29|
|lsm32:237|lsm8:17|lsmi:23|yi:39|
|lsm32:237|lsm8:17|lsmi:23|yi:39|inverter:7|
|lsm32:237|lsm8:17|lsmi:23|yi:39|inverter:9|
|lsm32:237|lsm8:17|lsmi:23|yi:39|inverter:8|
|lsm32:237|lsm8:17|lsmi:21|
|lsm32:237|lsm8:17|lsmi:21|sum_xor2:26|
|lsm32:237|lsm8:17|lsmi:21|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:17|lsmi:21|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:17|lsmi:21|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:17|lsmi:21|c_i_plus_1:27|
|lsm32:237|lsm8:17|lsmi:21|xi:38|
|lsm32:237|lsm8:17|lsmi:21|xi:38|inverter:17|
|lsm32:237|lsm8:17|lsmi:21|xi:38|inverter:18|
|lsm32:237|lsm8:17|lsmi:21|xi:38|inverter:15|
|lsm32:237|lsm8:17|lsmi:21|xi:38|inverter:16|
|lsm32:237|lsm8:17|lsmi:21|xi:38|inverter:14|
|lsm32:237|lsm8:17|lsmi:21|xi:38|inverter:13|
|lsm32:237|lsm8:17|lsmi:21|xi:38|and5:31|
|lsm32:237|lsm8:17|lsmi:21|xi:38|and5:29|
|lsm32:237|lsm8:17|lsmi:21|yi:39|
|lsm32:237|lsm8:17|lsmi:21|yi:39|inverter:7|
|lsm32:237|lsm8:17|lsmi:21|yi:39|inverter:9|
|lsm32:237|lsm8:17|lsmi:21|yi:39|inverter:8|
|lsm32:237|lsm8:17|lsmi:26|
|lsm32:237|lsm8:17|lsmi:26|sum_xor2:26|
|lsm32:237|lsm8:17|lsmi:26|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:17|lsmi:26|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:17|lsmi:26|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:17|lsmi:26|c_i_plus_1:27|
|lsm32:237|lsm8:17|lsmi:26|xi:38|
|lsm32:237|lsm8:17|lsmi:26|xi:38|inverter:17|
|lsm32:237|lsm8:17|lsmi:26|xi:38|inverter:18|
|lsm32:237|lsm8:17|lsmi:26|xi:38|inverter:15|
|lsm32:237|lsm8:17|lsmi:26|xi:38|inverter:16|
|lsm32:237|lsm8:17|lsmi:26|xi:38|inverter:14|
|lsm32:237|lsm8:17|lsmi:26|xi:38|inverter:13|
|lsm32:237|lsm8:17|lsmi:26|xi:38|and5:31|
|lsm32:237|lsm8:17|lsmi:26|xi:38|and5:29|
|lsm32:237|lsm8:17|lsmi:26|yi:39|
|lsm32:237|lsm8:17|lsmi:26|yi:39|inverter:7|
|lsm32:237|lsm8:17|lsmi:26|yi:39|inverter:9|
|lsm32:237|lsm8:17|lsmi:26|yi:39|inverter:8|
|lsm32:237|lsm8:17|lsmi:27|
|lsm32:237|lsm8:17|lsmi:27|sum_xor2:26|
|lsm32:237|lsm8:17|lsmi:27|sum_xor2:26|inverter:15|
|lsm32:237|lsm8:17|lsmi:27|sum_xor2:26|inverter:14|
|lsm32:237|lsm8:17|lsmi:27|sum_xor2:26|inverter:13|
|lsm32:237|lsm8:17|lsmi:27|c_i_plus_1:27|
|lsm32:237|lsm8:17|lsmi:27|xi:38|
|lsm32:237|lsm8:17|lsmi:27|xi:38|inverter:17|
|lsm32:237|lsm8:17|lsmi:27|xi:38|inverter:18|
|lsm32:237|lsm8:17|lsmi:27|xi:38|inverter:15|
|lsm32:237|lsm8:17|lsmi:27|xi:38|inverter:16|
|lsm32:237|lsm8:17|lsmi:27|xi:38|inverter:14|
|lsm32:237|lsm8:17|lsmi:27|xi:38|inverter:13|
|lsm32:237|lsm8:17|lsmi:27|xi:38|and5:31|
|lsm32:237|lsm8:17|lsmi:27|xi:38|and5:29|
|lsm32:237|lsm8:17|lsmi:27|yi:39|
|lsm32:237|lsm8:17|lsmi:27|yi:39|inverter:7|
|lsm32:237|lsm8:17|lsmi:27|yi:39|inverter:9|
|lsm32:237|lsm8:17|lsmi:27|yi:39|inverter:8|
|si:240|
|rz32:242|
|rz32:242|rz16:14|
|rz32:242|rz16:14|and5:24|
|rz32:242|rz16:15|
|rz32:242|rz16:15|and5:24|
|rz32:243|
|rz32:243|rz16:14|
|rz32:243|rz16:14|and5:24|
|rz32:243|rz16:15|
|rz32:243|rz16:15|and5:24|


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm

***** Logic for device 'lsm' compiled without errors.




Device: EPF8452AQC160-2

FLEX 8000 Configuration Scheme: Active Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable DCLK Output in User Mode            = OFF
    Disable Start-Up Time-Out                  = OFF

                                                                                                 
                                                                                                 
                                                                R R R   R   R R           R      
                                  ~                             E E E   E   E E           E      
                V                 P       V                     S S S V S   S S *         S   V  
                C                 I       C                     E E E C E   E E S         E   C  
                C                 N     N C                     R R R C R   R R D         R   C  
                I Q P P Q G Q Q P 0 P D . I Q P Q P D D G Q D D V V V I V D V V O D G D D V P I  
                N 4 6 6 5 N 4 5 3 0 3 5 C N 4 4 3 5 4 4 N 6 3 4 E E E N E 6 E E U 5 N 4 4 E 4 N  
                T 2 2 3 9 D 3 2 9 2 6 7 . T 5 3 8 9 4 5 D 3 9 0 D D D T D 0 D D T 3 D 2 3 D 4 T  
              ----------------------------------------------------------------------------------_ 
             / 160 158 156 154 152 150 148 146 144 142 140 138 136 134 132 130 128 126 124 122   |_ 
            /    159 157 155 153 151 149 147 145 143 141 139 137 135 133 131 129 127 125 123 121    | 
     ^DCLK |  1                                                                                 120 | ^nSP 
      N.C. |  2                                                                                 119 | N.C. 
      N.C. |  3                                                                                 118 | N.C. 
^CONF_DONE |  4                                                                                 117 | ^MSEL0 
        F0 |  5                                                                                 116 | F2 
       Q54 |  6                                                                                 115 | D52 
       Q48 |  7                                                                                 114 | RESERVED 
       Q62 |  8                                                                                 113 | D55 
       P42 |  9                                                                                 112 | RESERVED 
       Q53 | 10                                                                                 111 | RESERVED 
       P60 | 11                                                                                 110 | D46 
    +DATA0 | 12                                                                                 109 | Q55 
       GND | 13                                                                                 108 | GND 
       GND | 14                                                                                 107 | GND 
       D62 | 15                                                                                 106 | D58 
       D36 | 16                                                                                 105 | P56 
        RZ | 17                                                                                 104 | P51 
       P57 | 18                                                                                 103 | D37 
       P55 | 19                                                                                 102 | P58 
       P52 | 20                                                                                 101 | D48 
    VCCINT | 21                                 EPF8452AQC160-2                                 100 | VCCINT 
       D49 | 22                                                                                  99 | C0 
       D38 | 23                                                                                  98 | D63 
       D41 | 24                                                                                  97 | Q46 
        SI | 25                                                                                  96 | D47 
       P38 | 26                                                                                  95 | P49 
       P47 | 27                                                                                  94 | Q39 
       GND | 28                                                                                  93 | GND 
       Q40 | 29                                                                                  92 | P46 
       Q41 | 30                                                                                  91 | P45 
       Q56 | 31                                                                                  90 | RESERVED 
   ~PIN001 | 32                                                                                  89 | RESERVED 
       Q47 | 33                                                                                  88 | D61 
       Q44 | 34                                                                                  87 | RESERVED 
       Q49 | 35                                                                                  86 | D51 
        F1 | 36                                                                                  85 | F3 
  ^nSTATUS | 37                                                                                  84 | ^MSEL1 
      N.C. | 38                                                                                  83 | N.C. 
      N.C. | 39                                                                                  82 | N.C. 
  ^nCONFIG | 40                                                                                  81 | VCCINT 
           |      42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  74  76  78  80  _| 
            \   41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71  73  75  77  79   | 
             \----------------------------------------------------------------------------------- 
                V P Q Q Q G ~ Q P P P Q V Q Q P D Q D G P P R ~ R R V R D N R D R R G R R R P V  
                C 6 3 6 6 N 2 5 4 4 3 5 C 5 3 5 5 5 5 N 5 5 E P E E C E 5 . E 5 E E N E E E 4 C  
                C 1 6 0 1 D 4 1 0 1 7 0 C 7 7 4 9 8 0 D 0 3 S I S S C S 4 C S 6 S S D S S S 8 C  
                I           1           I                   E N E E I E   . E   E E   E E E   I  
                N           ~           N                   R 0 R R N R     R   R R   R R R   N  
                T           1           T                   V 0 V V T V     V   V V   V V V   T  
                            2                               E 0 E E   E     E   E E   E E E      
                                                            D   D D   D     D   D D   D D D      
                                                                                                 
                                                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A2       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/24( 16%)   
A3       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       9/24( 37%)   
A4       5/ 8( 62%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       7/24( 29%)   
A5       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/24( 16%)   
A7       6/ 8( 75%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2       8/24( 33%)   
A8       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       9/24( 37%)   
A10      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A11      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A12      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A13      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A14      5/ 8( 62%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      16/24( 66%)   
A15      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A16      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A17      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    0/2    0/2      11/24( 45%)   
A18      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A19      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A20      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A21      5/ 8( 62%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       7/24( 29%)   
B1       4/ 8( 50%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2       6/24( 25%)   
B4       7/ 8( 87%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      10/24( 41%)   
B5       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      11/24( 45%)   
B6       8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       9/24( 37%)   
B7       5/ 8( 62%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       7/24( 29%)   
B8       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/24( 16%)   
B9       5/ 8( 62%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      15/24( 62%)   
B10      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B11      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B12      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B13      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B14      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/24( 12%)   
B15      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B16      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/24( 41%)   
B17      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B18      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/24( 12%)   
B19      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B20      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B21      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            93/116    ( 80%)
Total logic cells used:                        236/336    ( 70%)
Average fan-in:                                 3.75/4    ( 93%)
Total fan-in:                                 887/1344    ( 65%)

Total input pins required:                      62
Total input I/O cell registers required:         0
Total output pins required:                     33
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     2
Total logic cells required:                    236
Total flipflops required:                        0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                       122/ 336   ( 36%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  Total
 A:      0   1   8   5   1   0   6   8   0   8   8   8   8   5   8   8   8   8   8   7   5    118
 B:      4   0   0   7   8   8   5   1   5   8   8   8   8   1   7   8   7   1   8   8   8    118

Total:   4   1   8  12   9   8  11   9   5  16  16  16  16   6  15  16  15   9  16  15  13    236



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   5      -    -    --      INPUT              0    0    0  114  F0
  36      -    -    --      INPUT              0    0    0   86  F1
 116      -    -    --      INPUT              0    0    0   59  F2
  85      -    -    --      INPUT              0    0    0   57  F3
 151      -    -    06      INPUT    s         0    0    0    2  ~PIN002
 150      -    -    06      INPUT              0    0    0    3  P36
  51      -    -    07      INPUT              0    0    0    3  P37
  26      -    B    --      INPUT              0    0    0    3  P38
 152      -    -    05      INPUT              0    0    0    3  P39
  49      -    -    05      INPUT              0    0    0    3  P40
  50      -    -    06      INPUT              0    0    0    3  P41
   9      -    -    04      INPUT              0    0    0    3  P42
 145      -    -    08      INPUT              0    0    0    3  P43
 122      -    -    12      INPUT              0    0    0    3  P44
  91      -    B    --      INPUT              0    0    0    3  P45
  92      -    B    --      INPUT              0    0    0    3  P46
  27      -    B    --      INPUT              0    0    0    3  P47
  79      -    -    10      INPUT              0    0    0    3  P48
  95      -    B    --      INPUT              0    0    0    3  P49
  61      -    -    12      INPUT              0    0    0    3  P50
 104      -    A    --      INPUT              0    0    0    3  P51
  20      -    A    --      INPUT              0    0    0    3  P52
  62      -    -    13      INPUT              0    0    0    3  P53
  56      -    -    09      INPUT              0    0    0    3  P54
  19      -    A    --      INPUT              0    0    0    3  P55
 105      -    A    --      INPUT              0    0    0    3  P56
  18      -    A    --      INPUT              0    0    0    3  P57
 102      -    A    --      INPUT              0    0    0    3  P58
 143      -    -    10      INPUT              0    0    0    3  P59
  11      -    A    --      INPUT              0    0    0    3  P60
  42      -    -    01      INPUT              0    0    0    3  P61
 158      -    -    02      INPUT              0    0    0    3  P62
 157      -    -    02      INPUT              0    0    0    3  P63
  43      -    -    02      INPUT              0    0    0    4  Q36
  55      -    -    09      INPUT              0    0    0    4  Q37
 144      -    -    09      INPUT              0    0    0    4  Q38
  94      -    B    --      INPUT              0    0    0    4  Q39
  29      -    B    --      INPUT              0    0    0    4  Q40
  30      -    B    --      INPUT              0    0    0    4  Q41
 159      -    -    01      INPUT              0    0    0    4  Q42
 154      -    -    03      INPUT              0    0    0    4  Q43
  34      -    -    06      INPUT              0    0    0    4  Q44
 146      -    -    07      INPUT              0    0    0    4  Q45
  97      -    B    --      INPUT              0    0    0    4  Q46
  33      -    -    03      INPUT              0    0    0    4  Q47
   7      -    -    08      INPUT              0    0    0    4  Q48
  35      -    -    07      INPUT              0    0    0    4  Q49
  52      -    -    08      INPUT              0    0    0    4  Q50
  48      -    -    05      INPUT              0    0    0    4  Q51
 153      -    -    04      INPUT              0    0    0    4  Q52
  10      -    -    01      INPUT              0    0    0    4  Q53
   6      -    -    09      INPUT              0    0    0    4  Q54
 109      -    A    --      INPUT              0    0    0    4  Q55
  31      -    -    01      INPUT              0    0    0    4  Q56
  54      -    -    08      INPUT              0    0    0    4  Q57
  58      -    -    11      INPUT              0    0    0    4  Q58
 156      -    -    03      INPUT              0    0    0    4  Q59
  44      -    -    03      INPUT              0    0    0    4  Q60
  45      -    -    04      INPUT              0    0    0    4  Q61
   8      -    -    05      INPUT              0    0    0    4  Q62
 139      -    -    11      INPUT              0    0    0    4  Q63
  47      -    -    04      INPUT              0    0    0    1  ~241~12


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  99      -    B    --     OUTPUT              0    1    0    0  C0
  16      -    A    --     OUTPUT              0    1    0    0  D36
 103      -    A    --     OUTPUT              0    1    0    0  D37
  23      -    B    --     OUTPUT              0    1    0    0  D38
 138      -    -    12     OUTPUT              0    1    0    0  D39
 137      -    -    13     OUTPUT              0    1    0    0  D40
  24      -    B    --     OUTPUT              0    1    0    0  D41
 125      -    -    19     OUTPUT              0    1    0    0  D42
 124      -    -    20     OUTPUT              0    1    0    0  D43
 142      -    -    10     OUTPUT              0    1    0    0  D44
 141      -    -    11     OUTPUT              0    1    0    0  D45
 110      -    A    --     OUTPUT              0    1    0    0  D46
  96      -    B    --     OUTPUT              0    1    0    0  D47
 101      -    A    --     OUTPUT              0    1    0    0  D48
  22      -    B    --     OUTPUT              0    1    0    0  D49
  59      -    -    12     OUTPUT              0    1    0    0  D50
  86      -    -    11     OUTPUT              0    1    0    0  D51
 115      -    -    13     OUTPUT              0    1    0    0  D52
 127      -    -    19     OUTPUT              0    1    0    0  D53
  69      -    -    17     OUTPUT              0    1    0    0  D54
 113      -    -    17     OUTPUT              0    1    0    0  D55
  72      -    -    18     OUTPUT              0    1    0    0  D56
 149      -    -    07     OUTPUT              0    1    0    0  D57
 106      -    A    --     OUTPUT              0    1    0    0  D58
  57      -    -    10     OUTPUT              0    1    0    0  D59
 131      -    -    16     OUTPUT              0    1    0    0  D60
  88      -    -    15     OUTPUT              0    1    0    0  D61
  15      -    A    --     OUTPUT              0    1    0    0  D62
  98      -    B    --     OUTPUT              0    1    0    0  D63
  64      -    -    14     OUTPUT              0    1    0    0  ~PIN000
  32      -    -    02     OUTPUT              0    1    0    0  ~PIN001
  17      -    A    --     OUTPUT              0    1    0    0  RZ
  25      -    B    --     OUTPUT              0    1    0    0  SI


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      4    B    12        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:26|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:14|lsmi:26|c_i_plus_1:27|:23)
   -      1    B    12        OR2        !     0    3    1    1  |lsm32:238|lsm8:14|lsmi:26|sum_xor2:26|Di (|lsm32:238|lsm8:14|lsmi:26|sum_xor2:26|:12)
   -      8    B    12        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:26|xi:38|Xi~1 (|lsm32:238|lsm8:14|lsmi:26|xi:38|~36~1)
   -      7    B    12        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:26|xi:38|Xi~2 (|lsm32:238|lsm8:14|lsmi:26|xi:38|~36~2)
   -      6    B    12        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:26|xi:38|Xi~3 (|lsm32:238|lsm8:14|lsmi:26|xi:38|~36~3)
   -      5    B    12        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:26|xi:38|Xi~4 (|lsm32:238|lsm8:14|lsmi:26|xi:38|~36~4)
   -      3    B    12        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:26|xi:38|Xi (|lsm32:238|lsm8:14|lsmi:26|xi:38|:36)
   -      2    B    12        OR2        !     2    1    0    2  |lsm32:238|lsm8:14|lsmi:26|yi:39|Yi (|lsm32:238|lsm8:14|lsmi:26|yi:39|:15)
   -      8    B    05        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:27|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:14|lsmi:27|c_i_plus_1:27|:23)
   -      2    B    05        OR2        !     0    3    1    1  |lsm32:238|lsm8:14|lsmi:27|sum_xor2:26|Di (|lsm32:238|lsm8:14|lsmi:27|sum_xor2:26|:12)
   -      8    B    08        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:27|xi:38|Xi~1 (|lsm32:238|lsm8:14|lsmi:27|xi:38|~36~1)
   -      7    B    17        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:27|xi:38|Xi~2 (|lsm32:238|lsm8:14|lsmi:27|xi:38|~36~2)
   -      1    B    17        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:27|xi:38|Xi~3 (|lsm32:238|lsm8:14|lsmi:27|xi:38|~36~3)
   -      7    B    05        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:27|xi:38|Xi~4 (|lsm32:238|lsm8:14|lsmi:27|xi:38|~36~4)
   -      6    B    05        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:27|xi:38|Xi (|lsm32:238|lsm8:14|lsmi:27|xi:38|:36)
   -      5    B    05        OR2        !     2    1    0    2  |lsm32:238|lsm8:14|lsmi:27|yi:39|Yi (|lsm32:238|lsm8:14|lsmi:27|yi:39|:15)
   -      4    B    05        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:28|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:14|lsmi:28|c_i_plus_1:27|:23)
   -      1    B    05        OR2        !     0    3    1    1  |lsm32:238|lsm8:14|lsmi:28|sum_xor2:26|Di (|lsm32:238|lsm8:14|lsmi:28|sum_xor2:26|:12)
   -      5    B    15        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:28|xi:38|Xi~1 (|lsm32:238|lsm8:14|lsmi:28|xi:38|~36~1)
   -      4    B    15        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:28|xi:38|Xi~2 (|lsm32:238|lsm8:14|lsmi:28|xi:38|~36~2)
   -      3    B    15        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:28|xi:38|Xi~3 (|lsm32:238|lsm8:14|lsmi:28|xi:38|~36~3)
   -      1    B    15        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:28|xi:38|Xi~4 (|lsm32:238|lsm8:14|lsmi:28|xi:38|~36~4)
   -      6    B    15        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:28|xi:38|Xi (|lsm32:238|lsm8:14|lsmi:28|xi:38|:36)
   -      3    B    05        OR2        !     2    1    0    2  |lsm32:238|lsm8:14|lsmi:28|yi:39|Yi (|lsm32:238|lsm8:14|lsmi:28|yi:39|:15)
   -      6    A    08        OR2        !     2    2    0    2  |lsm32:238|lsm8:14|lsmi:29|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:14|lsmi:29|c_i_plus_1:27|:23)
   -      1    A    08        OR2        !     1    2    1    0  |lsm32:238|lsm8:14|lsmi:29|sum_xor2:26|Di (|lsm32:238|lsm8:14|lsmi:29|sum_xor2:26|:12)
   -      8    A    08        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:29|xi:38|Xi~1 (|lsm32:238|lsm8:14|lsmi:29|xi:38|~36~1)
   -      7    A    08        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:29|xi:38|Xi~2 (|lsm32:238|lsm8:14|lsmi:29|xi:38|~36~2)
   -      5    A    08        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:29|xi:38|Xi~3 (|lsm32:238|lsm8:14|lsmi:29|xi:38|~36~3)
   -      4    A    08        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:29|xi:38|Xi~4 (|lsm32:238|lsm8:14|lsmi:29|xi:38|~36~4)
   -      2    A    08        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:29|xi:38|Xi (|lsm32:238|lsm8:14|lsmi:29|xi:38|:36)
   -      3    A    08        OR2        !     2    1    0    2  |lsm32:238|lsm8:14|lsmi:29|yi:39|Yi (|lsm32:238|lsm8:14|lsmi:29|yi:39|:15)
   -      2    B    13        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:20|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:15|lsmi:20|c_i_plus_1:27|:23)
   -      3    B    13        OR2        !     0    3    1    1  |lsm32:238|lsm8:15|lsmi:20|sum_xor2:26|Di (|lsm32:238|lsm8:15|lsmi:20|sum_xor2:26|:12)
   -      1    B    13        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:20|xi:38|Xi~1 (|lsm32:238|lsm8:15|lsmi:20|xi:38|~36~1)
   -      4    B    13        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:20|xi:38|Xi~2 (|lsm32:238|lsm8:15|lsmi:20|xi:38|~36~2)
   -      5    B    13        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:20|xi:38|Xi~3 (|lsm32:238|lsm8:15|lsmi:20|xi:38|~36~3)
   -      6    B    13        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:20|xi:38|Xi~4 (|lsm32:238|lsm8:15|lsmi:20|xi:38|~36~4)
   -      7    B    13        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:20|xi:38|Xi (|lsm32:238|lsm8:15|lsmi:20|xi:38|:36)
   -      8    B    13        OR2        !     2    1    0    2  |lsm32:238|lsm8:15|lsmi:20|yi:39|Yi (|lsm32:238|lsm8:15|lsmi:20|yi:39|:15)
   -      3    B    21        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:21|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:15|lsmi:21|c_i_plus_1:27|:23)
   -      2    B    21        OR2        !     0    3    1    1  |lsm32:238|lsm8:15|lsmi:21|sum_xor2:26|Di (|lsm32:238|lsm8:15|lsmi:21|sum_xor2:26|:12)
   -      1    B    21        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:21|xi:38|Xi~1 (|lsm32:238|lsm8:15|lsmi:21|xi:38|~36~1)
   -      4    B    21        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:21|xi:38|Xi~2 (|lsm32:238|lsm8:15|lsmi:21|xi:38|~36~2)
   -      8    B    21        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:21|xi:38|Xi~3 (|lsm32:238|lsm8:15|lsmi:21|xi:38|~36~3)
   -      7    B    21        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:21|xi:38|Xi~4 (|lsm32:238|lsm8:15|lsmi:21|xi:38|~36~4)
   -      6    B    21        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:21|xi:38|Xi (|lsm32:238|lsm8:15|lsmi:21|xi:38|:36)
   -      5    B    21        OR2        !     2    1    0    2  |lsm32:238|lsm8:15|lsmi:21|yi:39|Yi (|lsm32:238|lsm8:15|lsmi:21|yi:39|:15)
   -      6    B    19        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:23|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:15|lsmi:23|c_i_plus_1:27|:23)
   -      3    B    19        OR2        !     0    3    1    1  |lsm32:238|lsm8:15|lsmi:23|sum_xor2:26|Di (|lsm32:238|lsm8:15|lsmi:23|sum_xor2:26|:12)
   -      8    B    19        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:23|xi:38|Xi~1 (|lsm32:238|lsm8:15|lsmi:23|xi:38|~36~1)
   -      7    B    19        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:23|xi:38|Xi~2 (|lsm32:238|lsm8:15|lsmi:23|xi:38|~36~2)
   -      5    B    19        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:23|xi:38|Xi~3 (|lsm32:238|lsm8:15|lsmi:23|xi:38|~36~3)
   -      4    B    19        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:23|xi:38|Xi~4 (|lsm32:238|lsm8:15|lsmi:23|xi:38|~36~4)
   -      2    B    19        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:23|xi:38|Xi (|lsm32:238|lsm8:15|lsmi:23|xi:38|:36)
   -      1    B    19        OR2        !     2    1    0    2  |lsm32:238|lsm8:15|lsmi:23|yi:39|Yi (|lsm32:238|lsm8:15|lsmi:23|yi:39|:15)
   -      5    B    20        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:25|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:15|lsmi:25|c_i_plus_1:27|:23)
   -      1    B    20        OR2        !     0    3    1    1  |lsm32:238|lsm8:15|lsmi:25|sum_xor2:26|Di (|lsm32:238|lsm8:15|lsmi:25|sum_xor2:26|:12)
   -      8    B    20        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:25|xi:38|Xi~1 (|lsm32:238|lsm8:15|lsmi:25|xi:38|~36~1)
   -      7    B    20        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:25|xi:38|Xi~2 (|lsm32:238|lsm8:15|lsmi:25|xi:38|~36~2)
   -      6    B    20        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:25|xi:38|Xi~3 (|lsm32:238|lsm8:15|lsmi:25|xi:38|~36~3)
   -      4    B    20        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:25|xi:38|Xi~4 (|lsm32:238|lsm8:15|lsmi:25|xi:38|~36~4)
   -      3    B    20        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:25|xi:38|Xi (|lsm32:238|lsm8:15|lsmi:25|xi:38|:36)
   -      2    B    20        OR2        !     2    1    0    2  |lsm32:238|lsm8:15|lsmi:25|yi:39|Yi (|lsm32:238|lsm8:15|lsmi:25|yi:39|:15)
   -      3    B    04        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:26|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:15|lsmi:26|c_i_plus_1:27|:23)
   -      2    B    04        OR2        !     0    3    1    1  |lsm32:238|lsm8:15|lsmi:26|sum_xor2:26|Di (|lsm32:238|lsm8:15|lsmi:26|sum_xor2:26|:12)
   -      2    B    07        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:26|xi:38|Xi~1 (|lsm32:238|lsm8:15|lsmi:26|xi:38|~36~1)
   -      3    B    07        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:26|xi:38|Xi~2 (|lsm32:238|lsm8:15|lsmi:26|xi:38|~36~2)
   -      5    B    07        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:26|xi:38|Xi~3 (|lsm32:238|lsm8:15|lsmi:26|xi:38|~36~3)
   -      4    B    07        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:26|xi:38|Xi~4 (|lsm32:238|lsm8:15|lsmi:26|xi:38|~36~4)
   -      1    B    07        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:26|xi:38|Xi (|lsm32:238|lsm8:15|lsmi:26|xi:38|:36)
   -      5    B    04        OR2        !     2    1    0    2  |lsm32:238|lsm8:15|lsmi:26|yi:39|Yi (|lsm32:238|lsm8:15|lsmi:26|yi:39|:15)
   -      4    B    04        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:27|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:15|lsmi:27|c_i_plus_1:27|:23)
   -      1    B    09        OR2        !     0    3    1    1  |lsm32:238|lsm8:15|lsmi:27|sum_xor2:26|Di (|lsm32:238|lsm8:15|lsmi:27|sum_xor2:26|:12)
   -      6    B    16        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:27|xi:38|Xi~1 (|lsm32:238|lsm8:15|lsmi:27|xi:38|~36~1)
   -      5    B    16        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:27|xi:38|Xi~2 (|lsm32:238|lsm8:15|lsmi:27|xi:38|~36~2)
   -      3    B    16        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:27|xi:38|Xi~3 (|lsm32:238|lsm8:15|lsmi:27|xi:38|~36~3)
   -      2    B    16        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:27|xi:38|Xi~4 (|lsm32:238|lsm8:15|lsmi:27|xi:38|~36~4)
   -      1    B    16        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:27|xi:38|Xi (|lsm32:238|lsm8:15|lsmi:27|xi:38|:36)
   -      2    B    18        OR2        !     2    1    0    2  |lsm32:238|lsm8:15|lsmi:27|yi:39|Yi (|lsm32:238|lsm8:15|lsmi:27|yi:39|:15)
   -      7    B    11        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:28|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:15|lsmi:28|c_i_plus_1:27|:23)
   -      6    B    11        OR2        !     0    3    1    1  |lsm32:238|lsm8:15|lsmi:28|sum_xor2:26|Di (|lsm32:238|lsm8:15|lsmi:28|sum_xor2:26|:12)
   -      8    B    11        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:28|xi:38|Xi~1 (|lsm32:238|lsm8:15|lsmi:28|xi:38|~36~1)
   -      5    B    11        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:28|xi:38|Xi~2 (|lsm32:238|lsm8:15|lsmi:28|xi:38|~36~2)
   -      4    B    11        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:28|xi:38|Xi~3 (|lsm32:238|lsm8:15|lsmi:28|xi:38|~36~3)
   -      3    B    11        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:28|xi:38|Xi~4 (|lsm32:238|lsm8:15|lsmi:28|xi:38|~36~4)
   -      2    B    11        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:28|xi:38|Xi (|lsm32:238|lsm8:15|lsmi:28|xi:38|:36)
   -      1    B    11        OR2        !     2    1    0    2  |lsm32:238|lsm8:15|lsmi:28|yi:39|Yi (|lsm32:238|lsm8:15|lsmi:28|yi:39|:15)
   -      3    B    10        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:29|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:15|lsmi:29|c_i_plus_1:27|:23)
   -      1    B    10        OR2        !     0    3    1    1  |lsm32:238|lsm8:15|lsmi:29|sum_xor2:26|Di (|lsm32:238|lsm8:15|lsmi:29|sum_xor2:26|:12)
   -      5    B    10        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:29|xi:38|Xi~1 (|lsm32:238|lsm8:15|lsmi:29|xi:38|~36~1)
   -      4    B    10        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:29|xi:38|Xi~2 (|lsm32:238|lsm8:15|lsmi:29|xi:38|~36~2)
   -      2    B    10        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:15|lsmi:29|xi:38|Xi~3 (|lsm32:238|lsm8:15|lsmi:29|xi:38|~36~3)
   -      6    B    10        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:15|lsmi:29|xi:38|Xi~4 (|lsm32:238|lsm8:15|lsmi:29|xi:38|~36~4)
   -      7    B    10        OR2        !     1    3    0    2  |lsm32:238|lsm8:15|lsmi:29|xi:38|Xi (|lsm32:238|lsm8:15|lsmi:29|xi:38|:36)
   -      8    B    10        OR2        !     2    1    0    2  |lsm32:238|lsm8:15|lsmi:29|yi:39|Yi (|lsm32:238|lsm8:15|lsmi:29|yi:39|:15)
   -      6    B    04        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:20|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:16|lsmi:20|c_i_plus_1:27|:23)
   -      1    B    04        OR2        !     0    3    1    1  |lsm32:238|lsm8:16|lsmi:20|sum_xor2:26|Di (|lsm32:238|lsm8:16|lsmi:20|sum_xor2:26|:12)
   -      8    B    16        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:20|xi:38|Xi~1 (|lsm32:238|lsm8:16|lsmi:20|xi:38|~36~1)
   -      7    B    15        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:20|xi:38|Xi~2 (|lsm32:238|lsm8:16|lsmi:20|xi:38|~36~2)
   -      2    B    15        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:20|xi:38|Xi~3 (|lsm32:238|lsm8:16|lsmi:20|xi:38|~36~3)
   -      7    B    16        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:20|xi:38|Xi~4 (|lsm32:238|lsm8:16|lsmi:20|xi:38|~36~4)
   -      4    B    16        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:20|xi:38|Xi (|lsm32:238|lsm8:16|lsmi:20|xi:38|:36)
   -      7    B    04        OR2        !     2    1    0    2  |lsm32:238|lsm8:16|lsmi:20|yi:39|Yi (|lsm32:238|lsm8:16|lsmi:20|yi:39|:15)
   -      1    B    06        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:21|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:16|lsmi:21|c_i_plus_1:27|:23)
   -      5    B    06        OR2        !     0    3    1    1  |lsm32:238|lsm8:16|lsmi:21|sum_xor2:26|Di (|lsm32:238|lsm8:16|lsmi:21|sum_xor2:26|:12)
   -      8    B    06        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:21|xi:38|Xi~1 (|lsm32:238|lsm8:16|lsmi:21|xi:38|~36~1)
   -      7    B    06        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:21|xi:38|Xi~2 (|lsm32:238|lsm8:16|lsmi:21|xi:38|~36~2)
   -      6    B    06        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:21|xi:38|Xi~3 (|lsm32:238|lsm8:16|lsmi:21|xi:38|~36~3)
   -      4    B    06        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:21|xi:38|Xi~4 (|lsm32:238|lsm8:16|lsmi:21|xi:38|~36~4)
   -      3    B    06        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:21|xi:38|Xi (|lsm32:238|lsm8:16|lsmi:21|xi:38|:36)
   -      2    B    06        OR2        !     2    1    0    2  |lsm32:238|lsm8:16|lsmi:21|yi:39|Yi (|lsm32:238|lsm8:16|lsmi:21|yi:39|:15)
   -      5    A    12        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:23|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:16|lsmi:23|c_i_plus_1:27|:23)
   -      3    A    12        OR2        !     0    3    1    1  |lsm32:238|lsm8:16|lsmi:23|sum_xor2:26|Di (|lsm32:238|lsm8:16|lsmi:23|sum_xor2:26|:12)
   -      8    A    12        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:23|xi:38|Xi~1 (|lsm32:238|lsm8:16|lsmi:23|xi:38|~36~1)
   -      7    A    12        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:23|xi:38|Xi~2 (|lsm32:238|lsm8:16|lsmi:23|xi:38|~36~2)
   -      6    A    12        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:23|xi:38|Xi~3 (|lsm32:238|lsm8:16|lsmi:23|xi:38|~36~3)
   -      4    A    12        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:23|xi:38|Xi~4 (|lsm32:238|lsm8:16|lsmi:23|xi:38|~36~4)
   -      2    A    12        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:23|xi:38|Xi (|lsm32:238|lsm8:16|lsmi:23|xi:38|:36)
   -      1    A    12        OR2        !     2    1    0    2  |lsm32:238|lsm8:16|lsmi:23|yi:39|Yi (|lsm32:238|lsm8:16|lsmi:23|yi:39|:15)
   -      3    A    11        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:25|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:16|lsmi:25|c_i_plus_1:27|:23)
   -      2    A    11        OR2        !     0    3    1    1  |lsm32:238|lsm8:16|lsmi:25|sum_xor2:26|Di (|lsm32:238|lsm8:16|lsmi:25|sum_xor2:26|:12)
   -      8    A    11        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:25|xi:38|Xi~1 (|lsm32:238|lsm8:16|lsmi:25|xi:38|~36~1)
   -      7    A    11        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:25|xi:38|Xi~2 (|lsm32:238|lsm8:16|lsmi:25|xi:38|~36~2)
   -      6    A    11        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:25|xi:38|Xi~3 (|lsm32:238|lsm8:16|lsmi:25|xi:38|~36~3)
   -      5    A    11        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:25|xi:38|Xi~4 (|lsm32:238|lsm8:16|lsmi:25|xi:38|~36~4)
   -      4    A    11        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:25|xi:38|Xi (|lsm32:238|lsm8:16|lsmi:25|xi:38|:36)
   -      1    A    11        OR2        !     2    1    0    2  |lsm32:238|lsm8:16|lsmi:25|yi:39|Yi (|lsm32:238|lsm8:16|lsmi:25|yi:39|:15)
   -      5    A    17        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:26|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:16|lsmi:26|c_i_plus_1:27|:23)
   -      1    A    17        OR2        !     0    3    1    1  |lsm32:238|lsm8:16|lsmi:26|sum_xor2:26|Di (|lsm32:238|lsm8:16|lsmi:26|sum_xor2:26|:12)
   -      5    A    04        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:26|xi:38|Xi~1 (|lsm32:238|lsm8:16|lsmi:26|xi:38|~36~1)
   -      3    A    04        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:26|xi:38|Xi~2 (|lsm32:238|lsm8:16|lsmi:26|xi:38|~36~2)
   -      2    A    04        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:26|xi:38|Xi~3 (|lsm32:238|lsm8:16|lsmi:26|xi:38|~36~3)
   -      1    A    04        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:26|xi:38|Xi~4 (|lsm32:238|lsm8:16|lsmi:26|xi:38|~36~4)
   -      4    A    04        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:26|xi:38|Xi (|lsm32:238|lsm8:16|lsmi:26|xi:38|:36)
   -      4    A    17        OR2        !     2    1    0    2  |lsm32:238|lsm8:16|lsmi:26|yi:39|Yi (|lsm32:238|lsm8:16|lsmi:26|yi:39|:15)
   -      8    A    17        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:27|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:16|lsmi:27|c_i_plus_1:27|:23)
   -      2    A    17        OR2        !     0    3    1    1  |lsm32:238|lsm8:16|lsmi:27|sum_xor2:26|Di (|lsm32:238|lsm8:16|lsmi:27|sum_xor2:26|:12)
   -      3    A    05        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:27|xi:38|Xi~1 (|lsm32:238|lsm8:16|lsmi:27|xi:38|~36~1)
   -      7    A    20        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:27|xi:38|Xi~2 (|lsm32:238|lsm8:16|lsmi:27|xi:38|~36~2)
   -      2    A    20        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:27|xi:38|Xi~3 (|lsm32:238|lsm8:16|lsmi:27|xi:38|~36~3)
   -      7    A    17        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:27|xi:38|Xi~4 (|lsm32:238|lsm8:16|lsmi:27|xi:38|~36~4)
   -      6    A    17        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:27|xi:38|Xi (|lsm32:238|lsm8:16|lsmi:27|xi:38|:36)
   -      3    A    17        OR2        !     2    1    0    2  |lsm32:238|lsm8:16|lsmi:27|yi:39|Yi (|lsm32:238|lsm8:16|lsmi:27|yi:39|:15)
   -      3    A    19        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:28|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:16|lsmi:28|c_i_plus_1:27|:23)
   -      1    A    19        OR2        !     0    3    1    1  |lsm32:238|lsm8:16|lsmi:28|sum_xor2:26|Di (|lsm32:238|lsm8:16|lsmi:28|sum_xor2:26|:12)
   -      2    A    19        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:28|xi:38|Xi~1 (|lsm32:238|lsm8:16|lsmi:28|xi:38|~36~1)
   -      4    A    19        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:28|xi:38|Xi~2 (|lsm32:238|lsm8:16|lsmi:28|xi:38|~36~2)
   -      5    A    19        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:28|xi:38|Xi~3 (|lsm32:238|lsm8:16|lsmi:28|xi:38|~36~3)
   -      6    A    19        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:28|xi:38|Xi~4 (|lsm32:238|lsm8:16|lsmi:28|xi:38|~36~4)
   -      7    A    19        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:28|xi:38|Xi (|lsm32:238|lsm8:16|lsmi:28|xi:38|:36)
   -      8    A    19        OR2        !     2    1    0    2  |lsm32:238|lsm8:16|lsmi:28|yi:39|Yi (|lsm32:238|lsm8:16|lsmi:28|yi:39|:15)
   -      7    A    13        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:29|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:16|lsmi:29|c_i_plus_1:27|:23)
   -      6    A    13        OR2        !     0    3    1    1  |lsm32:238|lsm8:16|lsmi:29|sum_xor2:26|Di (|lsm32:238|lsm8:16|lsmi:29|sum_xor2:26|:12)
   -      1    A    13        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:29|xi:38|Xi~1 (|lsm32:238|lsm8:16|lsmi:29|xi:38|~36~1)
   -      2    A    13        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:29|xi:38|Xi~2 (|lsm32:238|lsm8:16|lsmi:29|xi:38|~36~2)
   -      3    A    13        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:16|lsmi:29|xi:38|Xi~3 (|lsm32:238|lsm8:16|lsmi:29|xi:38|~36~3)
   -      4    A    13        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:16|lsmi:29|xi:38|Xi~4 (|lsm32:238|lsm8:16|lsmi:29|xi:38|~36~4)
   -      5    A    13        OR2        !     1    3    0    2  |lsm32:238|lsm8:16|lsmi:29|xi:38|Xi (|lsm32:238|lsm8:16|lsmi:29|xi:38|:36)
   -      8    A    13        OR2        !     2    1    0    2  |lsm32:238|lsm8:16|lsmi:29|yi:39|Yi (|lsm32:238|lsm8:16|lsmi:29|yi:39|:15)
   -      2    A    18        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:20|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:17|lsmi:20|c_i_plus_1:27|:23)
   -      5    A    18        OR2        !     0    3    1    1  |lsm32:238|lsm8:17|lsmi:20|sum_xor2:26|Di (|lsm32:238|lsm8:17|lsmi:20|sum_xor2:26|:12)
   -      8    A    18        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:20|xi:38|Xi~1 (|lsm32:238|lsm8:17|lsmi:20|xi:38|~36~1)
   -      7    A    18        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:20|xi:38|Xi~2 (|lsm32:238|lsm8:17|lsmi:20|xi:38|~36~2)
   -      6    A    18        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:20|xi:38|Xi~3 (|lsm32:238|lsm8:17|lsmi:20|xi:38|~36~3)
   -      1    A    18        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:20|xi:38|Xi~4 (|lsm32:238|lsm8:17|lsmi:20|xi:38|~36~4)
   -      3    A    18        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:20|xi:38|Xi (|lsm32:238|lsm8:17|lsmi:20|xi:38|:36)
   -      4    A    18        OR2        !     2    1    0    2  |lsm32:238|lsm8:17|lsmi:20|yi:39|Yi (|lsm32:238|lsm8:17|lsmi:20|yi:39|:15)
   -      5    A    07        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:21|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:17|lsmi:21|c_i_plus_1:27|:23)
   -      2    A    07        OR2        !     0    3    1    1  |lsm32:238|lsm8:17|lsmi:21|sum_xor2:26|Di (|lsm32:238|lsm8:17|lsmi:21|sum_xor2:26|:12)
   -      1    A    21        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:21|xi:38|Xi~1 (|lsm32:238|lsm8:17|lsmi:21|xi:38|~36~1)
   -      2    A    21        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:21|xi:38|Xi~2 (|lsm32:238|lsm8:17|lsmi:21|xi:38|~36~2)
   -      3    A    21        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:21|xi:38|Xi~3 (|lsm32:238|lsm8:17|lsmi:21|xi:38|~36~3)
   -      4    A    21        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:21|xi:38|Xi~4 (|lsm32:238|lsm8:17|lsmi:21|xi:38|~36~4)
   -      6    A    21        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:21|xi:38|Xi (|lsm32:238|lsm8:17|lsmi:21|xi:38|:36)
   -      6    A    07        OR2        !     2    1    0    2  |lsm32:238|lsm8:17|lsmi:21|yi:39|Yi (|lsm32:238|lsm8:17|lsmi:21|yi:39|:15)
   -      4    A    07        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:23|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:17|lsmi:23|c_i_plus_1:27|:23)
   -      1    A    07        OR2        !     0    3    1    1  |lsm32:238|lsm8:17|lsmi:23|sum_xor2:26|Di (|lsm32:238|lsm8:17|lsmi:23|sum_xor2:26|:12)
   -      6    A    20        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:23|xi:38|Xi~1 (|lsm32:238|lsm8:17|lsmi:23|xi:38|~36~1)
   -      5    A    20        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:23|xi:38|Xi~2 (|lsm32:238|lsm8:17|lsmi:23|xi:38|~36~2)
   -      4    A    20        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:23|xi:38|Xi~3 (|lsm32:238|lsm8:17|lsmi:23|xi:38|~36~3)
   -      3    A    20        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:23|xi:38|Xi~4 (|lsm32:238|lsm8:17|lsmi:23|xi:38|~36~4)
   -      1    A    20        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:23|xi:38|Xi (|lsm32:238|lsm8:17|lsmi:23|xi:38|:36)
   -      3    A    07        OR2        !     2    1    0    2  |lsm32:238|lsm8:17|lsmi:23|yi:39|Yi (|lsm32:238|lsm8:17|lsmi:23|yi:39|:15)
   -      4    A    10        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:25|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:17|lsmi:25|c_i_plus_1:27|:23)
   -      3    A    10        OR2        !     0    3    1    1  |lsm32:238|lsm8:17|lsmi:25|sum_xor2:26|Di (|lsm32:238|lsm8:17|lsmi:25|sum_xor2:26|:12)
   -      1    A    10        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:25|xi:38|Xi~1 (|lsm32:238|lsm8:17|lsmi:25|xi:38|~36~1)
   -      2    A    10        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:25|xi:38|Xi~2 (|lsm32:238|lsm8:17|lsmi:25|xi:38|~36~2)
   -      5    A    10        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:25|xi:38|Xi~3 (|lsm32:238|lsm8:17|lsmi:25|xi:38|~36~3)
   -      6    A    10        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:25|xi:38|Xi~4 (|lsm32:238|lsm8:17|lsmi:25|xi:38|~36~4)
   -      7    A    10        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:25|xi:38|Xi (|lsm32:238|lsm8:17|lsmi:25|xi:38|:36)
   -      8    A    10        OR2        !     2    1    0    2  |lsm32:238|lsm8:17|lsmi:25|yi:39|Yi (|lsm32:238|lsm8:17|lsmi:25|yi:39|:15)
   -      3    B    01        OR2              1    3    1    0  |lsm32:238|lsm8:17|lsmi:26|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:17|lsmi:26|c_i_plus_1:27|:23)
   -      1    B    01        OR2        !     0    3    1    1  |lsm32:238|lsm8:17|lsmi:26|sum_xor2:26|Di (|lsm32:238|lsm8:17|lsmi:26|sum_xor2:26|:12)
   -      5    B    14        OR2    s   !     3    0    1   28  ~PIN000 (|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~1)
   -      5    B    17        OR2    s         3    1    0    1  |lsm32:238|lsm8:17|lsmi:26|xi:38|Xi~2 (|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~2)
   -      6    B    17       AND2    s         4    0    0    1  |lsm32:238|lsm8:17|lsmi:26|xi:38|Xi~3 (|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~3)
   -      4    B    17        OR2    s         4    0    0    1  |lsm32:238|lsm8:17|lsmi:26|xi:38|Xi~4 (|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~4)
   -      3    B    17        OR2    s         3    1    0    1  |lsm32:238|lsm8:17|lsmi:26|xi:38|Xi~5 (|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~5)
   -      2    B    17        OR2              1    3    0    3  |lsm32:238|lsm8:17|lsmi:26|xi:38|Xi (|lsm32:238|lsm8:17|lsmi:26|xi:38|:36)
   -      4    B    01        OR2              2    1    0    3  |lsm32:238|lsm8:17|lsmi:26|yi:39|Yi (|lsm32:238|lsm8:17|lsmi:26|yi:39|:15)
   -      4    A    03        OR2        !     1    3    0    3  |lsm32:238|lsm8:17|lsmi:27|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:17|lsmi:27|c_i_plus_1:27|:23)
   -      1    A    03        OR2        !     0    3    1    1  |lsm32:238|lsm8:17|lsmi:27|sum_xor2:26|Di (|lsm32:238|lsm8:17|lsmi:27|sum_xor2:26|:12)
   -      2    A    03        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:27|xi:38|Xi~1 (|lsm32:238|lsm8:17|lsmi:27|xi:38|~36~1)
   -      3    A    03        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:27|xi:38|Xi~2 (|lsm32:238|lsm8:17|lsmi:27|xi:38|~36~2)
   -      5    A    03        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:27|xi:38|Xi~3 (|lsm32:238|lsm8:17|lsmi:27|xi:38|~36~3)
   -      8    A    03        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:27|xi:38|Xi~4 (|lsm32:238|lsm8:17|lsmi:27|xi:38|~36~4)
   -      7    A    03        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:27|xi:38|Xi (|lsm32:238|lsm8:17|lsmi:27|xi:38|:36)
   -      1    A    02        OR2    s   !     4    0    1   28  ~PIN001 (|lsm32:238|lsm8:17|lsmi:27|yi:39|~15~1)
   -      6    A    03        OR2        !     2    1    0    2  |lsm32:238|lsm8:17|lsmi:27|yi:39|Yi (|lsm32:238|lsm8:17|lsmi:27|yi:39|:15)
   -      7    A    15        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:28|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:17|lsmi:28|c_i_plus_1:27|:23)
   -      2    A    15        OR2        !     0    3    1    1  |lsm32:238|lsm8:17|lsmi:28|sum_xor2:26|Di (|lsm32:238|lsm8:17|lsmi:28|sum_xor2:26|:12)
   -      5    A    15        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:28|xi:38|Xi~1 (|lsm32:238|lsm8:17|lsmi:28|xi:38|~36~1)
   -      4    A    15        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:28|xi:38|Xi~2 (|lsm32:238|lsm8:17|lsmi:28|xi:38|~36~2)
   -      3    A    15        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:28|xi:38|Xi~3 (|lsm32:238|lsm8:17|lsmi:28|xi:38|~36~3)
   -      1    A    15        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:28|xi:38|Xi~4 (|lsm32:238|lsm8:17|lsmi:28|xi:38|~36~4)
   -      6    A    15        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:28|xi:38|Xi (|lsm32:238|lsm8:17|lsmi:28|xi:38|:36)
   -      8    A    15        OR2        !     2    1    0    2  |lsm32:238|lsm8:17|lsmi:28|yi:39|Yi (|lsm32:238|lsm8:17|lsmi:28|yi:39|:15)
   -      2    A    16        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:29|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:17|lsmi:29|c_i_plus_1:27|:23)
   -      1    A    16        OR2        !     0    3    1    1  |lsm32:238|lsm8:17|lsmi:29|sum_xor2:26|Di (|lsm32:238|lsm8:17|lsmi:29|sum_xor2:26|:12)
   -      8    A    16        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:29|xi:38|Xi~1 (|lsm32:238|lsm8:17|lsmi:29|xi:38|~36~1)
   -      7    A    16        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:29|xi:38|Xi~2 (|lsm32:238|lsm8:17|lsmi:29|xi:38|~36~2)
   -      6    A    16        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:17|lsmi:29|xi:38|Xi~3 (|lsm32:238|lsm8:17|lsmi:29|xi:38|~36~3)
   -      5    A    16        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:17|lsmi:29|xi:38|Xi~4 (|lsm32:238|lsm8:17|lsmi:29|xi:38|~36~4)
   -      4    A    16        OR2        !     1    3    0    2  |lsm32:238|lsm8:17|lsmi:29|xi:38|Xi (|lsm32:238|lsm8:17|lsmi:29|xi:38|:36)
   -      3    A    16        OR2        !     2    1    0    2  |lsm32:238|lsm8:17|lsmi:29|yi:39|Yi (|lsm32:238|lsm8:17|lsmi:29|yi:39|:15)
   -      2    B    01        OR2              1    3    1    0  |si:240|Si (|si:240|:1)
   -      2    B    09       AND2    s         1    3    0    1  ~241~13
   -      3    B    09       AND2    s         0    4    0    1  ~241~14
   -      5    B    09       AND2    s         0    4    0    1  ~241~15
   -      4    B    09       AND2    s         0    4    0    1  ~241~16
   -      1    A    14       AND2    s         0    4    0    1  ~241~17
   -      2    A    14       AND2    s         0    4    0    1  ~241~18
   -      3    A    14       AND2    s         0    4    0    1  ~241~19
   -      4    A    14       AND2    s         0    4    0    1  ~241~20
   -      6    A    14       AND2              0    4    1    0  :241


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      66/168( 39%)    8/16( 50%)      8/16( 50%)     0/16(  0%)
B:      65/168( 38%)    9/16( 56%)      7/16( 43%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      5/16( 31%)     4/4(100%)      0/4(  0%)       0/4(  0%)
02:      5/16( 31%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
03:      5/16( 31%)     4/4(100%)      0/4(  0%)       0/4(  0%)
04:      4/16( 25%)     4/4(100%)      0/4(  0%)       0/4(  0%)
05:      4/16( 25%)     4/4(100%)      0/4(  0%)       0/4(  0%)
06:      6/16( 37%)     4/4(100%)      0/4(  0%)       0/4(  0%)
07:      4/16( 25%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
08:      5/16( 31%)     4/4(100%)      0/4(  0%)       0/4(  0%)
09:      6/16( 37%)     4/4(100%)      0/4(  0%)       0/4(  0%)
10:      4/16( 25%)     2/4( 50%)      2/4( 50%)       0/4(  0%)
11:      4/16( 25%)     2/4( 50%)      2/4( 50%)       0/4(  0%)
12:      4/16( 25%)     2/4( 50%)      2/4( 50%)       0/4(  0%)
13:      3/16( 18%)     1/4( 25%)      2/4( 50%)       0/4(  0%)
14:      1/16(  6%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
15:      1/16(  6%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:      1/16(  6%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
17:      2/16( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
18:      1/16(  6%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
19:      2/16( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
20:      1/16(  6%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
21:      0/16(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm

** EQUATIONS **

F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
P36      : INPUT;
P37      : INPUT;
P38      : INPUT;
P39      : INPUT;
P40      : INPUT;
P41      : INPUT;
P42      : INPUT;
P43      : INPUT;
P44      : INPUT;
P45      : INPUT;
P46      : INPUT;
P47      : INPUT;
P48      : INPUT;
P49      : INPUT;
P50      : INPUT;
P51      : INPUT;
P52      : INPUT;
P53      : INPUT;
P54      : INPUT;
P55      : INPUT;
P56      : INPUT;
P57      : INPUT;
P58      : INPUT;
P59      : INPUT;
P60      : INPUT;
P61      : INPUT;
P62      : INPUT;
P63      : INPUT;
Q36      : INPUT;
Q37      : INPUT;
Q38      : INPUT;
Q39      : INPUT;
Q40      : INPUT;
Q41      : INPUT;
Q42      : INPUT;
Q43      : INPUT;
Q44      : INPUT;
Q45      : INPUT;
Q46      : INPUT;
Q47      : INPUT;
Q48      : INPUT;
Q49      : INPUT;
Q50      : INPUT;
Q51      : INPUT;
Q52      : INPUT;
Q53      : INPUT;
Q54      : INPUT;
Q55      : INPUT;
Q56      : INPUT;
Q57      : INPUT;
Q58      : INPUT;
Q59      : INPUT;
Q60      : INPUT;
Q61      : INPUT;
Q62      : INPUT;
Q63      : INPUT;
~PIN002  : INPUT;
~241~12  : INPUT;

-- Node name is 'C0' 
-- Equation name is 'C0', type is output 
C0       =  _LC3_B1;

-- Node name is 'D36' 
-- Equation name is 'D36', type is output 
D36      =  _LC1_A8;

-- Node name is 'D37' 
-- Equation name is 'D37', type is output 
D37      =  _LC1_B5;

-- Node name is 'D38' 
-- Equation name is 'D38', type is output 
D38      =  _LC2_B5;

-- Node name is 'D39' 
-- Equation name is 'D39', type is output 
D39      =  _LC1_B12;

-- Node name is 'D40' 
-- Equation name is 'D40', type is output 
D40      =  _LC3_B13;

-- Node name is 'D41' 
-- Equation name is 'D41', type is output 
D41      =  _LC2_B21;

-- Node name is 'D42' 
-- Equation name is 'D42', type is output 
D42      =  _LC3_B19;

-- Node name is 'D43' 
-- Equation name is 'D43', type is output 
D43      =  _LC1_B20;

-- Node name is 'D44' 
-- Equation name is 'D44', type is output 
D44      =  _LC1_B10;

-- Node name is 'D45' 
-- Equation name is 'D45', type is output 
D45      =  _LC6_B11;

-- Node name is 'D46' 
-- Equation name is 'D46', type is output 
D46      =  _LC1_B9;

-- Node name is 'D47' 
-- Equation name is 'D47', type is output 
D47      =  _LC2_B4;

-- Node name is 'D48' 
-- Equation name is 'D48', type is output 
D48      =  _LC1_B4;

-- Node name is 'D49' 
-- Equation name is 'D49', type is output 
D49      =  _LC5_B6;

-- Node name is 'D50' 
-- Equation name is 'D50', type is output 
D50      =  _LC3_A12;

-- Node name is 'D51' 
-- Equation name is 'D51', type is output 
D51      =  _LC2_A11;

-- Node name is 'D52' 
-- Equation name is 'D52', type is output 
D52      =  _LC6_A13;

-- Node name is 'D53' 
-- Equation name is 'D53', type is output 
D53      =  _LC1_A19;

-- Node name is 'D54' 
-- Equation name is 'D54', type is output 
D54      =  _LC2_A17;

-- Node name is 'D55' 
-- Equation name is 'D55', type is output 
D55      =  _LC1_A17;

-- Node name is 'D56' 
-- Equation name is 'D56', type is output 
D56      =  _LC5_A18;

-- Node name is 'D57' 
-- Equation name is 'D57', type is output 
D57      =  _LC2_A7;

-- Node name is 'D58' 
-- Equation name is 'D58', type is output 
D58      =  _LC1_A7;

-- Node name is 'D59' 
-- Equation name is 'D59', type is output 
D59      =  _LC3_A10;

-- Node name is 'D60' 
-- Equation name is 'D60', type is output 
D60      =  _LC1_A16;

-- Node name is 'D61' 
-- Equation name is 'D61', type is output 
D61      =  _LC2_A15;

-- Node name is 'D62' 
-- Equation name is 'D62', type is output 
D62      =  _LC1_A3;

-- Node name is 'D63' 
-- Equation name is 'D63', type is output 
D63      =  _LC1_B1;

-- Node name is 'RZ' 
-- Equation name is 'RZ', type is output 
RZ       =  _LC6_A14;

-- Node name is 'SI' 
-- Equation name is 'SI', type is output 
SI       =  _LC2_B1;

-- Node name is '|lsm32:238|lsm8:14|lsmi:26|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:14|lsmi:26|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC4_B12', type is buried 
!_LC4_B12 = _LC4_B12~NOT;
_LC4_B12~NOT = LCELL( _EQ001);
  _EQ001 = !_LC2_B12 & !_LC3_B12
         # !_LC2_B12 & !_LC8_B5
         # !_LC3_B12 & !_LC8_B5
         # !F2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:26|sum_xor2:26|:12' = '|lsm32:238|lsm8:14|lsmi:26|sum_xor2:26|Di' 
-- Equation name is '_LC1_B12', type is buried 
!_LC1_B12 = _LC1_B12~NOT;
_LC1_B12~NOT = LCELL( _EQ002);
  _EQ002 = !_LC2_B12 & !_LC3_B12 & !_LC8_B5
         #  _LC2_B12 &  _LC3_B12 & !_LC8_B5
         # !_LC2_B12 &  _LC3_B12 &  _LC8_B5
         #  _LC2_B12 & !_LC3_B12 &  _LC8_B5;

-- Node name is '|lsm32:238|lsm8:14|lsmi:26|xi:38|:36' = '|lsm32:238|lsm8:14|lsmi:26|xi:38|Xi' 
-- Equation name is '_LC3_B12', type is buried 
!_LC3_B12 = _LC3_B12~NOT;
_LC3_B12~NOT = LCELL( _EQ003);
  _EQ003 = !_LC5_B12 & !_LC6_B12 & !_LC8_B12
         # !_LC5_B12 & !_LC6_B12 & !P39;

-- Node name is '|lsm32:238|lsm8:14|lsmi:26|xi:38|~36~1' = '|lsm32:238|lsm8:14|lsmi:26|xi:38|Xi~1' 
-- Equation name is '_LC8_B12', type is buried 
-- synthesized logic cell 
!_LC8_B12 = _LC8_B12~NOT;
_LC8_B12~NOT = LCELL( _EQ004);
  _EQ004 =  F0 & !_LC5_B14 & !Q39
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:14|lsmi:26|xi:38|~36~2' = '|lsm32:238|lsm8:14|lsmi:26|xi:38|Xi~2' 
-- Equation name is '_LC7_B12', type is buried 
-- synthesized logic cell 
!_LC7_B12 = _LC7_B12~NOT;
_LC7_B12~NOT = LCELL( _EQ005);
  _EQ005 = !F0 &  Q39
         #  P39 &  Q39
         # !F0 &  P39
         #  F1 &  Q39
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:14|lsmi:26|xi:38|~36~3' = '|lsm32:238|lsm8:14|lsmi:26|xi:38|Xi~3' 
-- Equation name is '_LC6_B12', type is buried 
-- synthesized logic cell 
!_LC6_B12 = _LC6_B12~NOT;
_LC6_B12~NOT = LCELL( _EQ006);
  _EQ006 = !F1 &  F3
         #  F2
         # !_LC7_B12;

-- Node name is '|lsm32:238|lsm8:14|lsmi:26|xi:38|~36~4' = '|lsm32:238|lsm8:14|lsmi:26|xi:38|Xi~4' 
-- Equation name is '_LC5_B12', type is buried 
-- synthesized logic cell 
!_LC5_B12 = _LC5_B12~NOT;
_LC5_B12~NOT = LCELL( _EQ007);
  _EQ007 =  P39
         # !F1
         # !Q39
         #  F0;

-- Node name is '|lsm32:238|lsm8:14|lsmi:26|yi:39|:15' = '|lsm32:238|lsm8:14|lsmi:26|yi:39|Yi' 
-- Equation name is '_LC2_B12', type is buried 
!_LC2_B12 = _LC2_B12~NOT;
_LC2_B12~NOT = LCELL( _EQ008);
  _EQ008 =  F0 &  Q39
         # !F0 & !Q39
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:27|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:14|lsmi:27|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC8_B5', type is buried 
!_LC8_B5 = _LC8_B5~NOT;
_LC8_B5~NOT = LCELL( _EQ009);
  _EQ009 = !_LC5_B5 & !_LC6_B5
         # !_LC4_B5 & !_LC5_B5
         # !_LC4_B5 & !_LC6_B5
         # !F2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:27|sum_xor2:26|:12' = '|lsm32:238|lsm8:14|lsmi:27|sum_xor2:26|Di' 
-- Equation name is '_LC2_B5', type is buried 
!_LC2_B5 = _LC2_B5~NOT;
_LC2_B5~NOT = LCELL( _EQ010);
  _EQ010 = !_LC4_B5 & !_LC5_B5 & !_LC6_B5
         # !_LC4_B5 &  _LC5_B5 &  _LC6_B5
         #  _LC4_B5 & !_LC5_B5 &  _LC6_B5
         #  _LC4_B5 &  _LC5_B5 & !_LC6_B5;

-- Node name is '|lsm32:238|lsm8:14|lsmi:27|xi:38|:36' = '|lsm32:238|lsm8:14|lsmi:27|xi:38|Xi' 
-- Equation name is '_LC6_B5', type is buried 
!_LC6_B5 = _LC6_B5~NOT;
_LC6_B5~NOT = LCELL( _EQ011);
  _EQ011 = !_LC1_B17 & !_LC7_B5 & !_LC8_B8
         # !_LC1_B17 & !_LC7_B5 & !P38;

-- Node name is '|lsm32:238|lsm8:14|lsmi:27|xi:38|~36~1' = '|lsm32:238|lsm8:14|lsmi:27|xi:38|Xi~1' 
-- Equation name is '_LC8_B8', type is buried 
-- synthesized logic cell 
!_LC8_B8 = _LC8_B8~NOT;
_LC8_B8~NOT = LCELL( _EQ012);
  _EQ012 =  F0 & !_LC5_B14 & !Q38
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:14|lsmi:27|xi:38|~36~2' = '|lsm32:238|lsm8:14|lsmi:27|xi:38|Xi~2' 
-- Equation name is '_LC7_B17', type is buried 
-- synthesized logic cell 
!_LC7_B17 = _LC7_B17~NOT;
_LC7_B17~NOT = LCELL( _EQ013);
  _EQ013 = !F0 &  Q38
         #  P38 &  Q38
         # !F0 &  P38
         #  F1 &  Q38
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:14|lsmi:27|xi:38|~36~3' = '|lsm32:238|lsm8:14|lsmi:27|xi:38|Xi~3' 
-- Equation name is '_LC1_B17', type is buried 
-- synthesized logic cell 
!_LC1_B17 = _LC1_B17~NOT;
_LC1_B17~NOT = LCELL( _EQ014);
  _EQ014 = !F1 &  F3
         #  F2
         # !_LC7_B17;

-- Node name is '|lsm32:238|lsm8:14|lsmi:27|xi:38|~36~4' = '|lsm32:238|lsm8:14|lsmi:27|xi:38|Xi~4' 
-- Equation name is '_LC7_B5', type is buried 
-- synthesized logic cell 
!_LC7_B5 = _LC7_B5~NOT;
_LC7_B5~NOT = LCELL( _EQ015);
  _EQ015 =  P38
         # !F1
         # !Q38
         #  F0;

-- Node name is '|lsm32:238|lsm8:14|lsmi:27|yi:39|:15' = '|lsm32:238|lsm8:14|lsmi:27|yi:39|Yi' 
-- Equation name is '_LC5_B5', type is buried 
!_LC5_B5 = _LC5_B5~NOT;
_LC5_B5~NOT = LCELL( _EQ016);
  _EQ016 =  F0 &  Q38
         # !F0 & !Q38
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:28|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:14|lsmi:28|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC4_B5', type is buried 
!_LC4_B5 = _LC4_B5~NOT;
_LC4_B5~NOT = LCELL( _EQ017);
  _EQ017 = !_LC3_B5 & !_LC6_B15
         # !_LC3_B5 & !_LC6_A8
         # !_LC6_A8 & !_LC6_B15
         # !F2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:28|sum_xor2:26|:12' = '|lsm32:238|lsm8:14|lsmi:28|sum_xor2:26|Di' 
-- Equation name is '_LC1_B5', type is buried 
!_LC1_B5 = _LC1_B5~NOT;
_LC1_B5~NOT = LCELL( _EQ018);
  _EQ018 = !_LC3_B5 & !_LC6_A8 & !_LC6_B15
         #  _LC3_B5 & !_LC6_A8 &  _LC6_B15
         # !_LC3_B5 &  _LC6_A8 &  _LC6_B15
         #  _LC3_B5 &  _LC6_A8 & !_LC6_B15;

-- Node name is '|lsm32:238|lsm8:14|lsmi:28|xi:38|:36' = '|lsm32:238|lsm8:14|lsmi:28|xi:38|Xi' 
-- Equation name is '_LC6_B15', type is buried 
!_LC6_B15 = _LC6_B15~NOT;
_LC6_B15~NOT = LCELL( _EQ019);
  _EQ019 = !_LC1_B15 & !_LC3_B15 & !_LC5_B15
         # !_LC1_B15 & !_LC3_B15 & !P37;

-- Node name is '|lsm32:238|lsm8:14|lsmi:28|xi:38|~36~1' = '|lsm32:238|lsm8:14|lsmi:28|xi:38|Xi~1' 
-- Equation name is '_LC5_B15', type is buried 
-- synthesized logic cell 
!_LC5_B15 = _LC5_B15~NOT;
_LC5_B15~NOT = LCELL( _EQ020);
  _EQ020 =  F0 & !_LC5_B14 & !Q37
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:14|lsmi:28|xi:38|~36~2' = '|lsm32:238|lsm8:14|lsmi:28|xi:38|Xi~2' 
-- Equation name is '_LC4_B15', type is buried 
-- synthesized logic cell 
!_LC4_B15 = _LC4_B15~NOT;
_LC4_B15~NOT = LCELL( _EQ021);
  _EQ021 = !F0 &  Q37
         #  P37 &  Q37
         # !F0 &  P37
         #  F1 &  Q37
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:14|lsmi:28|xi:38|~36~3' = '|lsm32:238|lsm8:14|lsmi:28|xi:38|Xi~3' 
-- Equation name is '_LC3_B15', type is buried 
-- synthesized logic cell 
!_LC3_B15 = _LC3_B15~NOT;
_LC3_B15~NOT = LCELL( _EQ022);
  _EQ022 = !F1 &  F3
         #  F2
         # !_LC4_B15;

-- Node name is '|lsm32:238|lsm8:14|lsmi:28|xi:38|~36~4' = '|lsm32:238|lsm8:14|lsmi:28|xi:38|Xi~4' 
-- Equation name is '_LC1_B15', type is buried 
-- synthesized logic cell 
!_LC1_B15 = _LC1_B15~NOT;
_LC1_B15~NOT = LCELL( _EQ023);
  _EQ023 =  P37
         # !F1
         # !Q37
         #  F0;

-- Node name is '|lsm32:238|lsm8:14|lsmi:28|yi:39|:15' = '|lsm32:238|lsm8:14|lsmi:28|yi:39|Yi' 
-- Equation name is '_LC3_B5', type is buried 
!_LC3_B5 = _LC3_B5~NOT;
_LC3_B5~NOT = LCELL( _EQ024);
  _EQ024 =  F0 &  Q37
         # !F0 & !Q37
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:29|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:14|lsmi:29|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC6_A8', type is buried 
!_LC6_A8 = _LC6_A8~NOT;
_LC6_A8~NOT = LCELL( _EQ025);
  _EQ025 = !_LC2_A8 & !_LC3_A8
         # !_LC3_A8 &  ~PIN002
         # !_LC2_A8 &  ~PIN002
         # !F2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:29|sum_xor2:26|:12' = '|lsm32:238|lsm8:14|lsmi:29|sum_xor2:26|Di' 
-- Equation name is '_LC1_A8', type is buried 
!_LC1_A8 = _LC1_A8~NOT;
_LC1_A8~NOT = LCELL( _EQ026);
  _EQ026 = !_LC2_A8 & !_LC3_A8 &  ~PIN002
         #  _LC2_A8 &  _LC3_A8 &  ~PIN002
         #  _LC2_A8 & !_LC3_A8 & !~PIN002
         # !_LC2_A8 &  _LC3_A8 & !~PIN002;

-- Node name is '|lsm32:238|lsm8:14|lsmi:29|xi:38|:36' = '|lsm32:238|lsm8:14|lsmi:29|xi:38|Xi' 
-- Equation name is '_LC2_A8', type is buried 
!_LC2_A8 = _LC2_A8~NOT;
_LC2_A8~NOT = LCELL( _EQ027);
  _EQ027 = !_LC4_A8 & !_LC5_A8 & !_LC8_A8
         # !_LC4_A8 & !_LC5_A8 & !P36;

-- Node name is '|lsm32:238|lsm8:14|lsmi:29|xi:38|~36~1' = '|lsm32:238|lsm8:14|lsmi:29|xi:38|Xi~1' 
-- Equation name is '_LC8_A8', type is buried 
-- synthesized logic cell 
!_LC8_A8 = _LC8_A8~NOT;
_LC8_A8~NOT = LCELL( _EQ028);
  _EQ028 =  F0 & !_LC5_B14 & !Q36
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:14|lsmi:29|xi:38|~36~2' = '|lsm32:238|lsm8:14|lsmi:29|xi:38|Xi~2' 
-- Equation name is '_LC7_A8', type is buried 
-- synthesized logic cell 
!_LC7_A8 = _LC7_A8~NOT;
_LC7_A8~NOT = LCELL( _EQ029);
  _EQ029 = !F0 &  Q36
         #  P36 &  Q36
         # !F0 &  P36
         #  F1 &  Q36
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:14|lsmi:29|xi:38|~36~3' = '|lsm32:238|lsm8:14|lsmi:29|xi:38|Xi~3' 
-- Equation name is '_LC5_A8', type is buried 
-- synthesized logic cell 
!_LC5_A8 = _LC5_A8~NOT;
_LC5_A8~NOT = LCELL( _EQ030);
  _EQ030 = !F1 &  F3
         #  F2
         # !_LC7_A8;

-- Node name is '|lsm32:238|lsm8:14|lsmi:29|xi:38|~36~4' = '|lsm32:238|lsm8:14|lsmi:29|xi:38|Xi~4' 
-- Equation name is '_LC4_A8', type is buried 
-- synthesized logic cell 
!_LC4_A8 = _LC4_A8~NOT;
_LC4_A8~NOT = LCELL( _EQ031);
  _EQ031 =  P36
         # !F1
         # !Q36
         #  F0;

-- Node name is '|lsm32:238|lsm8:14|lsmi:29|yi:39|:15' = '|lsm32:238|lsm8:14|lsmi:29|yi:39|Yi' 
-- Equation name is '_LC3_A8', type is buried 
!_LC3_A8 = _LC3_A8~NOT;
_LC3_A8~NOT = LCELL( _EQ032);
  _EQ032 =  F0 &  Q36
         # !F0 & !Q36
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:20|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:15|lsmi:20|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC2_B13', type is buried 
!_LC2_B13 = _LC2_B13~NOT;
_LC2_B13~NOT = LCELL( _EQ033);
  _EQ033 = !_LC7_B13 & !_LC8_B13
         # !_LC4_B12 & !_LC8_B13
         # !_LC4_B12 & !_LC7_B13
         # !F2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:20|sum_xor2:26|:12' = '|lsm32:238|lsm8:15|lsmi:20|sum_xor2:26|Di' 
-- Equation name is '_LC3_B13', type is buried 
!_LC3_B13 = _LC3_B13~NOT;
_LC3_B13~NOT = LCELL( _EQ034);
  _EQ034 = !_LC4_B12 & !_LC7_B13 & !_LC8_B13
         # !_LC4_B12 &  _LC7_B13 &  _LC8_B13
         #  _LC4_B12 &  _LC7_B13 & !_LC8_B13
         #  _LC4_B12 & !_LC7_B13 &  _LC8_B13;

-- Node name is '|lsm32:238|lsm8:15|lsmi:20|xi:38|:36' = '|lsm32:238|lsm8:15|lsmi:20|xi:38|Xi' 
-- Equation name is '_LC7_B13', type is buried 
!_LC7_B13 = _LC7_B13~NOT;
_LC7_B13~NOT = LCELL( _EQ035);
  _EQ035 = !_LC1_B13 & !_LC5_B13 & !_LC6_B13
         # !_LC5_B13 & !_LC6_B13 & !P40;

-- Node name is '|lsm32:238|lsm8:15|lsmi:20|xi:38|~36~1' = '|lsm32:238|lsm8:15|lsmi:20|xi:38|Xi~1' 
-- Equation name is '_LC1_B13', type is buried 
-- synthesized logic cell 
!_LC1_B13 = _LC1_B13~NOT;
_LC1_B13~NOT = LCELL( _EQ036);
  _EQ036 =  F0 & !_LC5_B14 & !Q40
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:15|lsmi:20|xi:38|~36~2' = '|lsm32:238|lsm8:15|lsmi:20|xi:38|Xi~2' 
-- Equation name is '_LC4_B13', type is buried 
-- synthesized logic cell 
!_LC4_B13 = _LC4_B13~NOT;
_LC4_B13~NOT = LCELL( _EQ037);
  _EQ037 = !F0 &  Q40
         #  P40 &  Q40
         # !F0 &  P40
         #  F1 &  Q40
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:15|lsmi:20|xi:38|~36~3' = '|lsm32:238|lsm8:15|lsmi:20|xi:38|Xi~3' 
-- Equation name is '_LC5_B13', type is buried 
-- synthesized logic cell 
!_LC5_B13 = _LC5_B13~NOT;
_LC5_B13~NOT = LCELL( _EQ038);
  _EQ038 = !F1 &  F3
         #  F2
         # !_LC4_B13;

-- Node name is '|lsm32:238|lsm8:15|lsmi:20|xi:38|~36~4' = '|lsm32:238|lsm8:15|lsmi:20|xi:38|Xi~4' 
-- Equation name is '_LC6_B13', type is buried 
-- synthesized logic cell 
!_LC6_B13 = _LC6_B13~NOT;
_LC6_B13~NOT = LCELL( _EQ039);
  _EQ039 =  P40
         # !F1
         # !Q40
         #  F0;

-- Node name is '|lsm32:238|lsm8:15|lsmi:20|yi:39|:15' = '|lsm32:238|lsm8:15|lsmi:20|yi:39|Yi' 
-- Equation name is '_LC8_B13', type is buried 
!_LC8_B13 = _LC8_B13~NOT;
_LC8_B13~NOT = LCELL( _EQ040);
  _EQ040 =  F0 &  Q40
         # !F0 & !Q40
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:21|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:15|lsmi:21|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_B21', type is buried 
!_LC3_B21 = _LC3_B21~NOT;
_LC3_B21~NOT = LCELL( _EQ041);
  _EQ041 = !_LC5_B21 & !_LC6_B21
         # !_LC2_B13 & !_LC5_B21
         # !_LC2_B13 & !_LC6_B21
         # !F2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:21|sum_xor2:26|:12' = '|lsm32:238|lsm8:15|lsmi:21|sum_xor2:26|Di' 
-- Equation name is '_LC2_B21', type is buried 
!_LC2_B21 = _LC2_B21~NOT;
_LC2_B21~NOT = LCELL( _EQ042);
  _EQ042 = !_LC2_B13 & !_LC5_B21 & !_LC6_B21
         # !_LC2_B13 &  _LC5_B21 &  _LC6_B21
         #  _LC2_B13 & !_LC5_B21 &  _LC6_B21
         #  _LC2_B13 &  _LC5_B21 & !_LC6_B21;

-- Node name is '|lsm32:238|lsm8:15|lsmi:21|xi:38|:36' = '|lsm32:238|lsm8:15|lsmi:21|xi:38|Xi' 
-- Equation name is '_LC6_B21', type is buried 
!_LC6_B21 = _LC6_B21~NOT;
_LC6_B21~NOT = LCELL( _EQ043);
  _EQ043 = !_LC1_B21 & !_LC7_B21 & !_LC8_B21
         # !_LC7_B21 & !_LC8_B21 & !P41;

-- Node name is '|lsm32:238|lsm8:15|lsmi:21|xi:38|~36~1' = '|lsm32:238|lsm8:15|lsmi:21|xi:38|Xi~1' 
-- Equation name is '_LC1_B21', type is buried 
-- synthesized logic cell 
!_LC1_B21 = _LC1_B21~NOT;
_LC1_B21~NOT = LCELL( _EQ044);
  _EQ044 =  F0 & !_LC5_B14 & !Q41
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:15|lsmi:21|xi:38|~36~2' = '|lsm32:238|lsm8:15|lsmi:21|xi:38|Xi~2' 
-- Equation name is '_LC4_B21', type is buried 
-- synthesized logic cell 
!_LC4_B21 = _LC4_B21~NOT;
_LC4_B21~NOT = LCELL( _EQ045);
  _EQ045 = !F0 &  Q41
         #  P41 &  Q41
         # !F0 &  P41
         #  F1 &  Q41
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:15|lsmi:21|xi:38|~36~3' = '|lsm32:238|lsm8:15|lsmi:21|xi:38|Xi~3' 
-- Equation name is '_LC8_B21', type is buried 
-- synthesized logic cell 
!_LC8_B21 = _LC8_B21~NOT;
_LC8_B21~NOT = LCELL( _EQ046);
  _EQ046 = !F1 &  F3
         #  F2
         # !_LC4_B21;

-- Node name is '|lsm32:238|lsm8:15|lsmi:21|xi:38|~36~4' = '|lsm32:238|lsm8:15|lsmi:21|xi:38|Xi~4' 
-- Equation name is '_LC7_B21', type is buried 
-- synthesized logic cell 
!_LC7_B21 = _LC7_B21~NOT;
_LC7_B21~NOT = LCELL( _EQ047);
  _EQ047 =  P41
         # !F1
         # !Q41
         #  F0;

-- Node name is '|lsm32:238|lsm8:15|lsmi:21|yi:39|:15' = '|lsm32:238|lsm8:15|lsmi:21|yi:39|Yi' 
-- Equation name is '_LC5_B21', type is buried 
!_LC5_B21 = _LC5_B21~NOT;
_LC5_B21~NOT = LCELL( _EQ048);
  _EQ048 =  F0 &  Q41
         # !F0 & !Q41
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:23|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:15|lsmi:23|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC6_B19', type is buried 
!_LC6_B19 = _LC6_B19~NOT;
_LC6_B19~NOT = LCELL( _EQ049);
  _EQ049 = !_LC1_B19 & !_LC2_B19
         # !_LC1_B19 & !_LC3_B21
         # !_LC2_B19 & !_LC3_B21
         # !F2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:23|sum_xor2:26|:12' = '|lsm32:238|lsm8:15|lsmi:23|sum_xor2:26|Di' 
-- Equation name is '_LC3_B19', type is buried 
!_LC3_B19 = _LC3_B19~NOT;
_LC3_B19~NOT = LCELL( _EQ050);
  _EQ050 = !_LC1_B19 & !_LC2_B19 & !_LC3_B21
         #  _LC1_B19 &  _LC2_B19 & !_LC3_B21
         # !_LC1_B19 &  _LC2_B19 &  _LC3_B21
         #  _LC1_B19 & !_LC2_B19 &  _LC3_B21;

-- Node name is '|lsm32:238|lsm8:15|lsmi:23|xi:38|:36' = '|lsm32:238|lsm8:15|lsmi:23|xi:38|Xi' 
-- Equation name is '_LC2_B19', type is buried 
!_LC2_B19 = _LC2_B19~NOT;
_LC2_B19~NOT = LCELL( _EQ051);
  _EQ051 = !_LC4_B19 & !_LC5_B19 & !_LC8_B19
         # !_LC4_B19 & !_LC5_B19 & !P42;

-- Node name is '|lsm32:238|lsm8:15|lsmi:23|xi:38|~36~1' = '|lsm32:238|lsm8:15|lsmi:23|xi:38|Xi~1' 
-- Equation name is '_LC8_B19', type is buried 
-- synthesized logic cell 
!_LC8_B19 = _LC8_B19~NOT;
_LC8_B19~NOT = LCELL( _EQ052);
  _EQ052 =  F0 & !_LC5_B14 & !Q42
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:15|lsmi:23|xi:38|~36~2' = '|lsm32:238|lsm8:15|lsmi:23|xi:38|Xi~2' 
-- Equation name is '_LC7_B19', type is buried 
-- synthesized logic cell 
!_LC7_B19 = _LC7_B19~NOT;
_LC7_B19~NOT = LCELL( _EQ053);
  _EQ053 = !F0 &  Q42
         #  P42 &  Q42
         # !F0 &  P42
         #  F1 &  Q42
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:15|lsmi:23|xi:38|~36~3' = '|lsm32:238|lsm8:15|lsmi:23|xi:38|Xi~3' 
-- Equation name is '_LC5_B19', type is buried 
-- synthesized logic cell 
!_LC5_B19 = _LC5_B19~NOT;
_LC5_B19~NOT = LCELL( _EQ054);
  _EQ054 = !F1 &  F3
         #  F2
         # !_LC7_B19;

-- Node name is '|lsm32:238|lsm8:15|lsmi:23|xi:38|~36~4' = '|lsm32:238|lsm8:15|lsmi:23|xi:38|Xi~4' 
-- Equation name is '_LC4_B19', type is buried 
-- synthesized logic cell 
!_LC4_B19 = _LC4_B19~NOT;
_LC4_B19~NOT = LCELL( _EQ055);
  _EQ055 =  P42
         # !F1
         # !Q42
         #  F0;

-- Node name is '|lsm32:238|lsm8:15|lsmi:23|yi:39|:15' = '|lsm32:238|lsm8:15|lsmi:23|yi:39|Yi' 
-- Equation name is '_LC1_B19', type is buried 
!_LC1_B19 = _LC1_B19~NOT;
_LC1_B19~NOT = LCELL( _EQ056);
  _EQ056 =  F0 &  Q42
         # !F0 & !Q42
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:25|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:15|lsmi:25|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC5_B20', type is buried 
!_LC5_B20 = _LC5_B20~NOT;
_LC5_B20~NOT = LCELL( _EQ057);
  _EQ057 = !_LC2_B20 & !_LC3_B20
         # !_LC2_B20 & !_LC6_B19
         # !_LC3_B20 & !_LC6_B19
         # !F2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:25|sum_xor2:26|:12' = '|lsm32:238|lsm8:15|lsmi:25|sum_xor2:26|Di' 
-- Equation name is '_LC1_B20', type is buried 
!_LC1_B20 = _LC1_B20~NOT;
_LC1_B20~NOT = LCELL( _EQ058);
  _EQ058 = !_LC2_B20 & !_LC3_B20 & !_LC6_B19
         #  _LC2_B20 &  _LC3_B20 & !_LC6_B19
         # !_LC2_B20 &  _LC3_B20 &  _LC6_B19
         #  _LC2_B20 & !_LC3_B20 &  _LC6_B19;

-- Node name is '|lsm32:238|lsm8:15|lsmi:25|xi:38|:36' = '|lsm32:238|lsm8:15|lsmi:25|xi:38|Xi' 
-- Equation name is '_LC3_B20', type is buried 
!_LC3_B20 = _LC3_B20~NOT;
_LC3_B20~NOT = LCELL( _EQ059);
  _EQ059 = !_LC4_B20 & !_LC6_B20 & !_LC8_B20
         # !_LC4_B20 & !_LC6_B20 & !P43;

-- Node name is '|lsm32:238|lsm8:15|lsmi:25|xi:38|~36~1' = '|lsm32:238|lsm8:15|lsmi:25|xi:38|Xi~1' 
-- Equation name is '_LC8_B20', type is buried 
-- synthesized logic cell 
!_LC8_B20 = _LC8_B20~NOT;
_LC8_B20~NOT = LCELL( _EQ060);
  _EQ060 =  F0 & !_LC5_B14 & !Q43
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:15|lsmi:25|xi:38|~36~2' = '|lsm32:238|lsm8:15|lsmi:25|xi:38|Xi~2' 
-- Equation name is '_LC7_B20', type is buried 
-- synthesized logic cell 
!_LC7_B20 = _LC7_B20~NOT;
_LC7_B20~NOT = LCELL( _EQ061);
  _EQ061 = !F0 &  Q43
         #  P43 &  Q43
         # !F0 &  P43
         #  F1 &  Q43
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:15|lsmi:25|xi:38|~36~3' = '|lsm32:238|lsm8:15|lsmi:25|xi:38|Xi~3' 
-- Equation name is '_LC6_B20', type is buried 
-- synthesized logic cell 
!_LC6_B20 = _LC6_B20~NOT;
_LC6_B20~NOT = LCELL( _EQ062);
  _EQ062 = !F1 &  F3
         #  F2
         # !_LC7_B20;

-- Node name is '|lsm32:238|lsm8:15|lsmi:25|xi:38|~36~4' = '|lsm32:238|lsm8:15|lsmi:25|xi:38|Xi~4' 
-- Equation name is '_LC4_B20', type is buried 
-- synthesized logic cell 
!_LC4_B20 = _LC4_B20~NOT;
_LC4_B20~NOT = LCELL( _EQ063);
  _EQ063 =  P43
         # !F1
         # !Q43
         #  F0;

-- Node name is '|lsm32:238|lsm8:15|lsmi:25|yi:39|:15' = '|lsm32:238|lsm8:15|lsmi:25|yi:39|Yi' 
-- Equation name is '_LC2_B20', type is buried 
!_LC2_B20 = _LC2_B20~NOT;
_LC2_B20~NOT = LCELL( _EQ064);
  _EQ064 =  F0 &  Q43
         # !F0 & !Q43
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:26|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:15|lsmi:26|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_B4', type is buried 
!_LC3_B4 = _LC3_B4~NOT;
_LC3_B4~NOT = LCELL( _EQ065);
  _EQ065 = !_LC1_B7 & !_LC5_B4
         # !_LC4_B4 & !_LC5_B4
         # !_LC1_B7 & !_LC4_B4
         # !F2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:26|sum_xor2:26|:12' = '|lsm32:238|lsm8:15|lsmi:26|sum_xor2:26|Di' 
-- Equation name is '_LC2_B4', type is buried 
!_LC2_B4 = _LC2_B4~NOT;
_LC2_B4~NOT = LCELL( _EQ066);
  _EQ066 = !_LC1_B7 & !_LC4_B4 & !_LC5_B4
         #  _LC1_B7 & !_LC4_B4 &  _LC5_B4
         #  _LC1_B7 &  _LC4_B4 & !_LC5_B4
         # !_LC1_B7 &  _LC4_B4 &  _LC5_B4;

-- Node name is '|lsm32:238|lsm8:15|lsmi:26|xi:38|:36' = '|lsm32:238|lsm8:15|lsmi:26|xi:38|Xi' 
-- Equation name is '_LC1_B7', type is buried 
!_LC1_B7 = _LC1_B7~NOT;
_LC1_B7~NOT = LCELL( _EQ067);
  _EQ067 = !_LC2_B7 & !_LC4_B7 & !_LC5_B7
         # !_LC4_B7 & !_LC5_B7 & !P47;

-- Node name is '|lsm32:238|lsm8:15|lsmi:26|xi:38|~36~1' = '|lsm32:238|lsm8:15|lsmi:26|xi:38|Xi~1' 
-- Equation name is '_LC2_B7', type is buried 
-- synthesized logic cell 
!_LC2_B7 = _LC2_B7~NOT;
_LC2_B7~NOT = LCELL( _EQ068);
  _EQ068 =  F0 & !_LC5_B14 & !Q47
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:15|lsmi:26|xi:38|~36~2' = '|lsm32:238|lsm8:15|lsmi:26|xi:38|Xi~2' 
-- Equation name is '_LC3_B7', type is buried 
-- synthesized logic cell 
!_LC3_B7 = _LC3_B7~NOT;
_LC3_B7~NOT = LCELL( _EQ069);
  _EQ069 = !F0 &  Q47
         #  P47 &  Q47
         # !F0 &  P47
         #  F1 &  Q47
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:15|lsmi:26|xi:38|~36~3' = '|lsm32:238|lsm8:15|lsmi:26|xi:38|Xi~3' 
-- Equation name is '_LC5_B7', type is buried 
-- synthesized logic cell 
!_LC5_B7 = _LC5_B7~NOT;
_LC5_B7~NOT = LCELL( _EQ070);
  _EQ070 = !F1 &  F3
         #  F2
         # !_LC3_B7;

-- Node name is '|lsm32:238|lsm8:15|lsmi:26|xi:38|~36~4' = '|lsm32:238|lsm8:15|lsmi:26|xi:38|Xi~4' 
-- Equation name is '_LC4_B7', type is buried 
-- synthesized logic cell 
!_LC4_B7 = _LC4_B7~NOT;
_LC4_B7~NOT = LCELL( _EQ071);
  _EQ071 =  P47
         # !F1
         # !Q47
         #  F0;

-- Node name is '|lsm32:238|lsm8:15|lsmi:26|yi:39|:15' = '|lsm32:238|lsm8:15|lsmi:26|yi:39|Yi' 
-- Equation name is '_LC5_B4', type is buried 
!_LC5_B4 = _LC5_B4~NOT;
_LC5_B4~NOT = LCELL( _EQ072);
  _EQ072 =  F0 &  Q47
         # !F0 & !Q47
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:27|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:15|lsmi:27|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC4_B4', type is buried 
!_LC4_B4 = _LC4_B4~NOT;
_LC4_B4~NOT = LCELL( _EQ073);
  _EQ073 = !_LC1_B16 & !_LC2_B18
         # !_LC2_B18 & !_LC7_B11
         # !_LC1_B16 & !_LC7_B11
         # !F2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:27|sum_xor2:26|:12' = '|lsm32:238|lsm8:15|lsmi:27|sum_xor2:26|Di' 
-- Equation name is '_LC1_B9', type is buried 
!_LC1_B9 = _LC1_B9~NOT;
_LC1_B9~NOT = LCELL( _EQ074);
  _EQ074 = !_LC1_B16 & !_LC2_B18 & !_LC7_B11
         #  _LC1_B16 &  _LC2_B18 & !_LC7_B11
         #  _LC1_B16 & !_LC2_B18 &  _LC7_B11
         # !_LC1_B16 &  _LC2_B18 &  _LC7_B11;

-- Node name is '|lsm32:238|lsm8:15|lsmi:27|xi:38|:36' = '|lsm32:238|lsm8:15|lsmi:27|xi:38|Xi' 
-- Equation name is '_LC1_B16', type is buried 
!_LC1_B16 = _LC1_B16~NOT;
_LC1_B16~NOT = LCELL( _EQ075);
  _EQ075 = !_LC2_B16 & !_LC3_B16 & !_LC6_B16
         # !_LC2_B16 & !_LC3_B16 & !P46;

-- Node name is '|lsm32:238|lsm8:15|lsmi:27|xi:38|~36~1' = '|lsm32:238|lsm8:15|lsmi:27|xi:38|Xi~1' 
-- Equation name is '_LC6_B16', type is buried 
-- synthesized logic cell 
!_LC6_B16 = _LC6_B16~NOT;
_LC6_B16~NOT = LCELL( _EQ076);
  _EQ076 =  F0 & !_LC5_B14 & !Q46
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:15|lsmi:27|xi:38|~36~2' = '|lsm32:238|lsm8:15|lsmi:27|xi:38|Xi~2' 
-- Equation name is '_LC5_B16', type is buried 
-- synthesized logic cell 
!_LC5_B16 = _LC5_B16~NOT;
_LC5_B16~NOT = LCELL( _EQ077);
  _EQ077 = !F0 &  Q46
         #  P46 &  Q46
         # !F0 &  P46
         #  F1 &  Q46
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:15|lsmi:27|xi:38|~36~3' = '|lsm32:238|lsm8:15|lsmi:27|xi:38|Xi~3' 
-- Equation name is '_LC3_B16', type is buried 
-- synthesized logic cell 
!_LC3_B16 = _LC3_B16~NOT;
_LC3_B16~NOT = LCELL( _EQ078);
  _EQ078 = !F1 &  F3
         #  F2
         # !_LC5_B16;

-- Node name is '|lsm32:238|lsm8:15|lsmi:27|xi:38|~36~4' = '|lsm32:238|lsm8:15|lsmi:27|xi:38|Xi~4' 
-- Equation name is '_LC2_B16', type is buried 
-- synthesized logic cell 
!_LC2_B16 = _LC2_B16~NOT;
_LC2_B16~NOT = LCELL( _EQ079);
  _EQ079 =  P46
         # !F1
         # !Q46
         #  F0;

-- Node name is '|lsm32:238|lsm8:15|lsmi:27|yi:39|:15' = '|lsm32:238|lsm8:15|lsmi:27|yi:39|Yi' 
-- Equation name is '_LC2_B18', type is buried 
!_LC2_B18 = _LC2_B18~NOT;
_LC2_B18~NOT = LCELL( _EQ080);
  _EQ080 =  F0 &  Q46
         # !F0 & !Q46
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:28|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:15|lsmi:28|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC7_B11', type is buried 
!_LC7_B11 = _LC7_B11~NOT;
_LC7_B11~NOT = LCELL( _EQ081);
  _EQ081 = !_LC1_B11 & !_LC2_B11
         # !_LC1_B11 & !_LC3_B10
         # !_LC2_B11 & !_LC3_B10
         # !F2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:28|sum_xor2:26|:12' = '|lsm32:238|lsm8:15|lsmi:28|sum_xor2:26|Di' 
-- Equation name is '_LC6_B11', type is buried 
!_LC6_B11 = _LC6_B11~NOT;
_LC6_B11~NOT = LCELL( _EQ082);
  _EQ082 = !_LC1_B11 & !_LC2_B11 & !_LC3_B10
         #  _LC1_B11 &  _LC2_B11 & !_LC3_B10
         # !_LC1_B11 &  _LC2_B11 &  _LC3_B10
         #  _LC1_B11 & !_LC2_B11 &  _LC3_B10;

-- Node name is '|lsm32:238|lsm8:15|lsmi:28|xi:38|:36' = '|lsm32:238|lsm8:15|lsmi:28|xi:38|Xi' 
-- Equation name is '_LC2_B11', type is buried 
!_LC2_B11 = _LC2_B11~NOT;
_LC2_B11~NOT = LCELL( _EQ083);
  _EQ083 = !_LC3_B11 & !_LC4_B11 & !_LC8_B11
         # !_LC3_B11 & !_LC4_B11 & !P45;

-- Node name is '|lsm32:238|lsm8:15|lsmi:28|xi:38|~36~1' = '|lsm32:238|lsm8:15|lsmi:28|xi:38|Xi~1' 
-- Equation name is '_LC8_B11', type is buried 
-- synthesized logic cell 
!_LC8_B11 = _LC8_B11~NOT;
_LC8_B11~NOT = LCELL( _EQ084);
  _EQ084 =  F0 & !_LC5_B14 & !Q45
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:15|lsmi:28|xi:38|~36~2' = '|lsm32:238|lsm8:15|lsmi:28|xi:38|Xi~2' 
-- Equation name is '_LC5_B11', type is buried 
-- synthesized logic cell 
!_LC5_B11 = _LC5_B11~NOT;
_LC5_B11~NOT = LCELL( _EQ085);
  _EQ085 = !F0 &  Q45
         #  P45 &  Q45
         # !F0 &  P45
         #  F1 &  Q45
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:15|lsmi:28|xi:38|~36~3' = '|lsm32:238|lsm8:15|lsmi:28|xi:38|Xi~3' 
-- Equation name is '_LC4_B11', type is buried 
-- synthesized logic cell 
!_LC4_B11 = _LC4_B11~NOT;
_LC4_B11~NOT = LCELL( _EQ086);
  _EQ086 = !F1 &  F3
         #  F2
         # !_LC5_B11;

-- Node name is '|lsm32:238|lsm8:15|lsmi:28|xi:38|~36~4' = '|lsm32:238|lsm8:15|lsmi:28|xi:38|Xi~4' 
-- Equation name is '_LC3_B11', type is buried 
-- synthesized logic cell 
!_LC3_B11 = _LC3_B11~NOT;
_LC3_B11~NOT = LCELL( _EQ087);
  _EQ087 =  P45
         # !F1
         # !Q45
         #  F0;

-- Node name is '|lsm32:238|lsm8:15|lsmi:28|yi:39|:15' = '|lsm32:238|lsm8:15|lsmi:28|yi:39|Yi' 
-- Equation name is '_LC1_B11', type is buried 
!_LC1_B11 = _LC1_B11~NOT;
_LC1_B11~NOT = LCELL( _EQ088);
  _EQ088 =  F0 &  Q45
         # !F0 & !Q45
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:29|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:15|lsmi:29|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_B10', type is buried 
!_LC3_B10 = _LC3_B10~NOT;
_LC3_B10~NOT = LCELL( _EQ089);
  _EQ089 = !_LC7_B10 & !_LC8_B10
         # !_LC5_B20 & !_LC8_B10
         # !_LC5_B20 & !_LC7_B10
         # !F2;

-- Node name is '|lsm32:238|lsm8:15|lsmi:29|sum_xor2:26|:12' = '|lsm32:238|lsm8:15|lsmi:29|sum_xor2:26|Di' 
-- Equation name is '_LC1_B10', type is buried 
!_LC1_B10 = _LC1_B10~NOT;
_LC1_B10~NOT = LCELL( _EQ090);
  _EQ090 = !_LC5_B20 & !_LC7_B10 & !_LC8_B10
         # !_LC5_B20 &  _LC7_B10 &  _LC8_B10
         #  _LC5_B20 &  _LC7_B10 & !_LC8_B10
         #  _LC5_B20 & !_LC7_B10 &  _LC8_B10;

-- Node name is '|lsm32:238|lsm8:15|lsmi:29|xi:38|:36' = '|lsm32:238|lsm8:15|lsmi:29|xi:38|Xi' 
-- Equation name is '_LC7_B10', type is buried 
!_LC7_B10 = _LC7_B10~NOT;
_LC7_B10~NOT = LCELL( _EQ091);
  _EQ091 = !_LC2_B10 & !_LC5_B10 & !_LC6_B10
         # !_LC2_B10 & !_LC6_B10 & !P44;

-- Node name is '|lsm32:238|lsm8:15|lsmi:29|xi:38|~36~1' = '|lsm32:238|lsm8:15|lsmi:29|xi:38|Xi~1' 
-- Equation name is '_LC5_B10', type is buried 
-- synthesized logic cell 
!_LC5_B10 = _LC5_B10~NOT;
_LC5_B10~NOT = LCELL( _EQ092);
  _EQ092 =  F0 & !_LC5_B14 & !Q44
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:15|lsmi:29|xi:38|~36~2' = '|lsm32:238|lsm8:15|lsmi:29|xi:38|Xi~2' 
-- Equation name is '_LC4_B10', type is buried 
-- synthesized logic cell 
!_LC4_B10 = _LC4_B10~NOT;
_LC4_B10~NOT = LCELL( _EQ093);
  _EQ093 = !F0 &  Q44
         #  P44 &  Q44
         # !F0 &  P44
         #  F1 &  Q44
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:15|lsmi:29|xi:38|~36~3' = '|lsm32:238|lsm8:15|lsmi:29|xi:38|Xi~3' 
-- Equation name is '_LC2_B10', type is buried 
-- synthesized logic cell 
!_LC2_B10 = _LC2_B10~NOT;
_LC2_B10~NOT = LCELL( _EQ094);
  _EQ094 = !F1 &  F3
         #  F2
         # !_LC4_B10;

-- Node name is '|lsm32:238|lsm8:15|lsmi:29|xi:38|~36~4' = '|lsm32:238|lsm8:15|lsmi:29|xi:38|Xi~4' 
-- Equation name is '_LC6_B10', type is buried 
-- synthesized logic cell 
!_LC6_B10 = _LC6_B10~NOT;
_LC6_B10~NOT = LCELL( _EQ095);
  _EQ095 =  P44
         # !F1
         # !Q44
         #  F0;

-- Node name is '|lsm32:238|lsm8:15|lsmi:29|yi:39|:15' = '|lsm32:238|lsm8:15|lsmi:29|yi:39|Yi' 
-- Equation name is '_LC8_B10', type is buried 
!_LC8_B10 = _LC8_B10~NOT;
_LC8_B10~NOT = LCELL( _EQ096);
  _EQ096 =  F0 &  Q44
         # !F0 & !Q44
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:20|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:16|lsmi:20|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC6_B4', type is buried 
!_LC6_B4 = _LC6_B4~NOT;
_LC6_B4~NOT = LCELL( _EQ097);
  _EQ097 = !_LC4_B16 & !_LC7_B4
         # !_LC3_B4 & !_LC7_B4
         # !_LC3_B4 & !_LC4_B16
         # !F2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:20|sum_xor2:26|:12' = '|lsm32:238|lsm8:16|lsmi:20|sum_xor2:26|Di' 
-- Equation name is '_LC1_B4', type is buried 
!_LC1_B4 = _LC1_B4~NOT;
_LC1_B4~NOT = LCELL( _EQ098);
  _EQ098 = !_LC3_B4 & !_LC4_B16 & !_LC7_B4
         # !_LC3_B4 &  _LC4_B16 &  _LC7_B4
         #  _LC3_B4 &  _LC4_B16 & !_LC7_B4
         #  _LC3_B4 & !_LC4_B16 &  _LC7_B4;

-- Node name is '|lsm32:238|lsm8:16|lsmi:20|xi:38|:36' = '|lsm32:238|lsm8:16|lsmi:20|xi:38|Xi' 
-- Equation name is '_LC4_B16', type is buried 
!_LC4_B16 = _LC4_B16~NOT;
_LC4_B16~NOT = LCELL( _EQ099);
  _EQ099 = !_LC2_B15 & !_LC7_B16 & !_LC8_B16
         # !_LC2_B15 & !_LC7_B16 & !P48;

-- Node name is '|lsm32:238|lsm8:16|lsmi:20|xi:38|~36~1' = '|lsm32:238|lsm8:16|lsmi:20|xi:38|Xi~1' 
-- Equation name is '_LC8_B16', type is buried 
-- synthesized logic cell 
!_LC8_B16 = _LC8_B16~NOT;
_LC8_B16~NOT = LCELL( _EQ100);
  _EQ100 =  F0 & !_LC5_B14 & !Q48
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:16|lsmi:20|xi:38|~36~2' = '|lsm32:238|lsm8:16|lsmi:20|xi:38|Xi~2' 
-- Equation name is '_LC7_B15', type is buried 
-- synthesized logic cell 
!_LC7_B15 = _LC7_B15~NOT;
_LC7_B15~NOT = LCELL( _EQ101);
  _EQ101 = !F0 &  Q48
         #  P48 &  Q48
         # !F0 &  P48
         #  F1 &  Q48
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:16|lsmi:20|xi:38|~36~3' = '|lsm32:238|lsm8:16|lsmi:20|xi:38|Xi~3' 
-- Equation name is '_LC2_B15', type is buried 
-- synthesized logic cell 
!_LC2_B15 = _LC2_B15~NOT;
_LC2_B15~NOT = LCELL( _EQ102);
  _EQ102 = !F1 &  F3
         #  F2
         # !_LC7_B15;

-- Node name is '|lsm32:238|lsm8:16|lsmi:20|xi:38|~36~4' = '|lsm32:238|lsm8:16|lsmi:20|xi:38|Xi~4' 
-- Equation name is '_LC7_B16', type is buried 
-- synthesized logic cell 
!_LC7_B16 = _LC7_B16~NOT;
_LC7_B16~NOT = LCELL( _EQ103);
  _EQ103 =  P48
         # !F1
         # !Q48
         #  F0;

-- Node name is '|lsm32:238|lsm8:16|lsmi:20|yi:39|:15' = '|lsm32:238|lsm8:16|lsmi:20|yi:39|Yi' 
-- Equation name is '_LC7_B4', type is buried 
!_LC7_B4 = _LC7_B4~NOT;
_LC7_B4~NOT = LCELL( _EQ104);
  _EQ104 =  F0 &  Q48
         # !F0 & !Q48
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:21|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:16|lsmi:21|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC1_B6', type is buried 
!_LC1_B6 = _LC1_B6~NOT;
_LC1_B6~NOT = LCELL( _EQ105);
  _EQ105 = !_LC2_B6 & !_LC3_B6
         # !_LC2_B6 & !_LC6_B4
         # !_LC3_B6 & !_LC6_B4
         # !F2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:21|sum_xor2:26|:12' = '|lsm32:238|lsm8:16|lsmi:21|sum_xor2:26|Di' 
-- Equation name is '_LC5_B6', type is buried 
!_LC5_B6 = _LC5_B6~NOT;
_LC5_B6~NOT = LCELL( _EQ106);
  _EQ106 = !_LC2_B6 & !_LC3_B6 & !_LC6_B4
         #  _LC2_B6 &  _LC3_B6 & !_LC6_B4
         # !_LC2_B6 &  _LC3_B6 &  _LC6_B4
         #  _LC2_B6 & !_LC3_B6 &  _LC6_B4;

-- Node name is '|lsm32:238|lsm8:16|lsmi:21|xi:38|:36' = '|lsm32:238|lsm8:16|lsmi:21|xi:38|Xi' 
-- Equation name is '_LC3_B6', type is buried 
!_LC3_B6 = _LC3_B6~NOT;
_LC3_B6~NOT = LCELL( _EQ107);
  _EQ107 = !_LC4_B6 & !_LC6_B6 & !_LC8_B6
         # !_LC4_B6 & !_LC6_B6 & !P49;

-- Node name is '|lsm32:238|lsm8:16|lsmi:21|xi:38|~36~1' = '|lsm32:238|lsm8:16|lsmi:21|xi:38|Xi~1' 
-- Equation name is '_LC8_B6', type is buried 
-- synthesized logic cell 
!_LC8_B6 = _LC8_B6~NOT;
_LC8_B6~NOT = LCELL( _EQ108);
  _EQ108 =  F0 & !_LC5_B14 & !Q49
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:16|lsmi:21|xi:38|~36~2' = '|lsm32:238|lsm8:16|lsmi:21|xi:38|Xi~2' 
-- Equation name is '_LC7_B6', type is buried 
-- synthesized logic cell 
!_LC7_B6 = _LC7_B6~NOT;
_LC7_B6~NOT = LCELL( _EQ109);
  _EQ109 = !F0 &  Q49
         #  P49 &  Q49
         # !F0 &  P49
         #  F1 &  Q49
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:16|lsmi:21|xi:38|~36~3' = '|lsm32:238|lsm8:16|lsmi:21|xi:38|Xi~3' 
-- Equation name is '_LC6_B6', type is buried 
-- synthesized logic cell 
!_LC6_B6 = _LC6_B6~NOT;
_LC6_B6~NOT = LCELL( _EQ110);
  _EQ110 = !F1 &  F3
         #  F2
         # !_LC7_B6;

-- Node name is '|lsm32:238|lsm8:16|lsmi:21|xi:38|~36~4' = '|lsm32:238|lsm8:16|lsmi:21|xi:38|Xi~4' 
-- Equation name is '_LC4_B6', type is buried 
-- synthesized logic cell 
!_LC4_B6 = _LC4_B6~NOT;
_LC4_B6~NOT = LCELL( _EQ111);
  _EQ111 =  P49
         # !F1
         # !Q49
         #  F0;

-- Node name is '|lsm32:238|lsm8:16|lsmi:21|yi:39|:15' = '|lsm32:238|lsm8:16|lsmi:21|yi:39|Yi' 
-- Equation name is '_LC2_B6', type is buried 
!_LC2_B6 = _LC2_B6~NOT;
_LC2_B6~NOT = LCELL( _EQ112);
  _EQ112 =  F0 &  Q49
         # !F0 & !Q49
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:23|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:16|lsmi:23|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC5_A12', type is buried 
!_LC5_A12 = _LC5_A12~NOT;
_LC5_A12~NOT = LCELL( _EQ113);
  _EQ113 = !_LC1_A12 & !_LC2_A12
         # !_LC1_A12 & !_LC1_B6
         # !_LC1_B6 & !_LC2_A12
         # !F2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:23|sum_xor2:26|:12' = '|lsm32:238|lsm8:16|lsmi:23|sum_xor2:26|Di' 
-- Equation name is '_LC3_A12', type is buried 
!_LC3_A12 = _LC3_A12~NOT;
_LC3_A12~NOT = LCELL( _EQ114);
  _EQ114 = !_LC1_A12 & !_LC1_B6 & !_LC2_A12
         #  _LC1_A12 & !_LC1_B6 &  _LC2_A12
         # !_LC1_A12 &  _LC1_B6 &  _LC2_A12
         #  _LC1_A12 &  _LC1_B6 & !_LC2_A12;

-- Node name is '|lsm32:238|lsm8:16|lsmi:23|xi:38|:36' = '|lsm32:238|lsm8:16|lsmi:23|xi:38|Xi' 
-- Equation name is '_LC2_A12', type is buried 
!_LC2_A12 = _LC2_A12~NOT;
_LC2_A12~NOT = LCELL( _EQ115);
  _EQ115 = !_LC4_A12 & !_LC6_A12 & !_LC8_A12
         # !_LC4_A12 & !_LC6_A12 & !P50;

-- Node name is '|lsm32:238|lsm8:16|lsmi:23|xi:38|~36~1' = '|lsm32:238|lsm8:16|lsmi:23|xi:38|Xi~1' 
-- Equation name is '_LC8_A12', type is buried 
-- synthesized logic cell 
!_LC8_A12 = _LC8_A12~NOT;
_LC8_A12~NOT = LCELL( _EQ116);
  _EQ116 =  F0 & !_LC5_B14 & !Q50
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:16|lsmi:23|xi:38|~36~2' = '|lsm32:238|lsm8:16|lsmi:23|xi:38|Xi~2' 
-- Equation name is '_LC7_A12', type is buried 
-- synthesized logic cell 
!_LC7_A12 = _LC7_A12~NOT;
_LC7_A12~NOT = LCELL( _EQ117);
  _EQ117 = !F0 &  Q50
         #  P50 &  Q50
         # !F0 &  P50
         #  F1 &  Q50
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:16|lsmi:23|xi:38|~36~3' = '|lsm32:238|lsm8:16|lsmi:23|xi:38|Xi~3' 
-- Equation name is '_LC6_A12', type is buried 
-- synthesized logic cell 
!_LC6_A12 = _LC6_A12~NOT;
_LC6_A12~NOT = LCELL( _EQ118);
  _EQ118 = !F1 &  F3
         #  F2
         # !_LC7_A12;

-- Node name is '|lsm32:238|lsm8:16|lsmi:23|xi:38|~36~4' = '|lsm32:238|lsm8:16|lsmi:23|xi:38|Xi~4' 
-- Equation name is '_LC4_A12', type is buried 
-- synthesized logic cell 
!_LC4_A12 = _LC4_A12~NOT;
_LC4_A12~NOT = LCELL( _EQ119);
  _EQ119 =  P50
         # !F1
         # !Q50
         #  F0;

-- Node name is '|lsm32:238|lsm8:16|lsmi:23|yi:39|:15' = '|lsm32:238|lsm8:16|lsmi:23|yi:39|Yi' 
-- Equation name is '_LC1_A12', type is buried 
!_LC1_A12 = _LC1_A12~NOT;
_LC1_A12~NOT = LCELL( _EQ120);
  _EQ120 =  F0 &  Q50
         # !F0 & !Q50
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:25|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:16|lsmi:25|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_A11', type is buried 
!_LC3_A11 = _LC3_A11~NOT;
_LC3_A11~NOT = LCELL( _EQ121);
  _EQ121 = !_LC1_A11 & !_LC4_A11
         # !_LC1_A11 & !_LC5_A12
         # !_LC4_A11 & !_LC5_A12
         # !F2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:25|sum_xor2:26|:12' = '|lsm32:238|lsm8:16|lsmi:25|sum_xor2:26|Di' 
-- Equation name is '_LC2_A11', type is buried 
!_LC2_A11 = _LC2_A11~NOT;
_LC2_A11~NOT = LCELL( _EQ122);
  _EQ122 = !_LC1_A11 & !_LC4_A11 & !_LC5_A12
         #  _LC1_A11 &  _LC4_A11 & !_LC5_A12
         # !_LC1_A11 &  _LC4_A11 &  _LC5_A12
         #  _LC1_A11 & !_LC4_A11 &  _LC5_A12;

-- Node name is '|lsm32:238|lsm8:16|lsmi:25|xi:38|:36' = '|lsm32:238|lsm8:16|lsmi:25|xi:38|Xi' 
-- Equation name is '_LC4_A11', type is buried 
!_LC4_A11 = _LC4_A11~NOT;
_LC4_A11~NOT = LCELL( _EQ123);
  _EQ123 = !_LC5_A11 & !_LC6_A11 & !_LC8_A11
         # !_LC5_A11 & !_LC6_A11 & !P51;

-- Node name is '|lsm32:238|lsm8:16|lsmi:25|xi:38|~36~1' = '|lsm32:238|lsm8:16|lsmi:25|xi:38|Xi~1' 
-- Equation name is '_LC8_A11', type is buried 
-- synthesized logic cell 
!_LC8_A11 = _LC8_A11~NOT;
_LC8_A11~NOT = LCELL( _EQ124);
  _EQ124 =  F0 & !_LC5_B14 & !Q51
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:16|lsmi:25|xi:38|~36~2' = '|lsm32:238|lsm8:16|lsmi:25|xi:38|Xi~2' 
-- Equation name is '_LC7_A11', type is buried 
-- synthesized logic cell 
!_LC7_A11 = _LC7_A11~NOT;
_LC7_A11~NOT = LCELL( _EQ125);
  _EQ125 = !F0 &  Q51
         #  P51 &  Q51
         # !F0 &  P51
         #  F1 &  Q51
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:16|lsmi:25|xi:38|~36~3' = '|lsm32:238|lsm8:16|lsmi:25|xi:38|Xi~3' 
-- Equation name is '_LC6_A11', type is buried 
-- synthesized logic cell 
!_LC6_A11 = _LC6_A11~NOT;
_LC6_A11~NOT = LCELL( _EQ126);
  _EQ126 = !F1 &  F3
         #  F2
         # !_LC7_A11;

-- Node name is '|lsm32:238|lsm8:16|lsmi:25|xi:38|~36~4' = '|lsm32:238|lsm8:16|lsmi:25|xi:38|Xi~4' 
-- Equation name is '_LC5_A11', type is buried 
-- synthesized logic cell 
!_LC5_A11 = _LC5_A11~NOT;
_LC5_A11~NOT = LCELL( _EQ127);
  _EQ127 =  P51
         # !F1
         # !Q51
         #  F0;

-- Node name is '|lsm32:238|lsm8:16|lsmi:25|yi:39|:15' = '|lsm32:238|lsm8:16|lsmi:25|yi:39|Yi' 
-- Equation name is '_LC1_A11', type is buried 
!_LC1_A11 = _LC1_A11~NOT;
_LC1_A11~NOT = LCELL( _EQ128);
  _EQ128 =  F0 &  Q51
         # !F0 & !Q51
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:26|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:16|lsmi:26|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC5_A17', type is buried 
!_LC5_A17 = _LC5_A17~NOT;
_LC5_A17~NOT = LCELL( _EQ129);
  _EQ129 = !_LC4_A4 & !_LC4_A17
         # !_LC4_A17 & !_LC8_A17
         # !_LC4_A4 & !_LC8_A17
         # !F2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:26|sum_xor2:26|:12' = '|lsm32:238|lsm8:16|lsmi:26|sum_xor2:26|Di' 
-- Equation name is '_LC1_A17', type is buried 
!_LC1_A17 = _LC1_A17~NOT;
_LC1_A17~NOT = LCELL( _EQ130);
  _EQ130 = !_LC4_A4 & !_LC4_A17 & !_LC8_A17
         #  _LC4_A4 &  _LC4_A17 & !_LC8_A17
         #  _LC4_A4 & !_LC4_A17 &  _LC8_A17
         # !_LC4_A4 &  _LC4_A17 &  _LC8_A17;

-- Node name is '|lsm32:238|lsm8:16|lsmi:26|xi:38|:36' = '|lsm32:238|lsm8:16|lsmi:26|xi:38|Xi' 
-- Equation name is '_LC4_A4', type is buried 
!_LC4_A4 = _LC4_A4~NOT;
_LC4_A4~NOT = LCELL( _EQ131);
  _EQ131 = !_LC1_A4 & !_LC2_A4 & !_LC5_A4
         # !_LC1_A4 & !_LC2_A4 & !P55;

-- Node name is '|lsm32:238|lsm8:16|lsmi:26|xi:38|~36~1' = '|lsm32:238|lsm8:16|lsmi:26|xi:38|Xi~1' 
-- Equation name is '_LC5_A4', type is buried 
-- synthesized logic cell 
!_LC5_A4 = _LC5_A4~NOT;
_LC5_A4~NOT = LCELL( _EQ132);
  _EQ132 =  F0 & !_LC5_B14 & !Q55
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:16|lsmi:26|xi:38|~36~2' = '|lsm32:238|lsm8:16|lsmi:26|xi:38|Xi~2' 
-- Equation name is '_LC3_A4', type is buried 
-- synthesized logic cell 
!_LC3_A4 = _LC3_A4~NOT;
_LC3_A4~NOT = LCELL( _EQ133);
  _EQ133 = !F0 &  Q55
         #  P55 &  Q55
         # !F0 &  P55
         #  F1 &  Q55
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:16|lsmi:26|xi:38|~36~3' = '|lsm32:238|lsm8:16|lsmi:26|xi:38|Xi~3' 
-- Equation name is '_LC2_A4', type is buried 
-- synthesized logic cell 
!_LC2_A4 = _LC2_A4~NOT;
_LC2_A4~NOT = LCELL( _EQ134);
  _EQ134 = !F1 &  F3
         #  F2
         # !_LC3_A4;

-- Node name is '|lsm32:238|lsm8:16|lsmi:26|xi:38|~36~4' = '|lsm32:238|lsm8:16|lsmi:26|xi:38|Xi~4' 
-- Equation name is '_LC1_A4', type is buried 
-- synthesized logic cell 
!_LC1_A4 = _LC1_A4~NOT;
_LC1_A4~NOT = LCELL( _EQ135);
  _EQ135 =  P55
         # !F1
         # !Q55
         #  F0;

-- Node name is '|lsm32:238|lsm8:16|lsmi:26|yi:39|:15' = '|lsm32:238|lsm8:16|lsmi:26|yi:39|Yi' 
-- Equation name is '_LC4_A17', type is buried 
!_LC4_A17 = _LC4_A17~NOT;
_LC4_A17~NOT = LCELL( _EQ136);
  _EQ136 =  F0 &  Q55
         # !F0 & !Q55
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:27|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:16|lsmi:27|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC8_A17', type is buried 
!_LC8_A17 = _LC8_A17~NOT;
_LC8_A17~NOT = LCELL( _EQ137);
  _EQ137 = !_LC3_A17 & !_LC6_A17
         # !_LC3_A17 & !_LC3_A19
         # !_LC3_A19 & !_LC6_A17
         # !F2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:27|sum_xor2:26|:12' = '|lsm32:238|lsm8:16|lsmi:27|sum_xor2:26|Di' 
-- Equation name is '_LC2_A17', type is buried 
!_LC2_A17 = _LC2_A17~NOT;
_LC2_A17~NOT = LCELL( _EQ138);
  _EQ138 = !_LC3_A17 & !_LC3_A19 & !_LC6_A17
         #  _LC3_A17 & !_LC3_A19 &  _LC6_A17
         # !_LC3_A17 &  _LC3_A19 &  _LC6_A17
         #  _LC3_A17 &  _LC3_A19 & !_LC6_A17;

-- Node name is '|lsm32:238|lsm8:16|lsmi:27|xi:38|:36' = '|lsm32:238|lsm8:16|lsmi:27|xi:38|Xi' 
-- Equation name is '_LC6_A17', type is buried 
!_LC6_A17 = _LC6_A17~NOT;
_LC6_A17~NOT = LCELL( _EQ139);
  _EQ139 = !_LC2_A20 & !_LC3_A5 & !_LC7_A17
         # !_LC2_A20 & !_LC7_A17 & !P54;

-- Node name is '|lsm32:238|lsm8:16|lsmi:27|xi:38|~36~1' = '|lsm32:238|lsm8:16|lsmi:27|xi:38|Xi~1' 
-- Equation name is '_LC3_A5', type is buried 
-- synthesized logic cell 
!_LC3_A5 = _LC3_A5~NOT;
_LC3_A5~NOT = LCELL( _EQ140);
  _EQ140 =  F0 & !_LC5_B14 & !Q54
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:16|lsmi:27|xi:38|~36~2' = '|lsm32:238|lsm8:16|lsmi:27|xi:38|Xi~2' 
-- Equation name is '_LC7_A20', type is buried 
-- synthesized logic cell 
!_LC7_A20 = _LC7_A20~NOT;
_LC7_A20~NOT = LCELL( _EQ141);
  _EQ141 = !F0 &  Q54
         #  P54 &  Q54
         # !F0 &  P54
         #  F1 &  Q54
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:16|lsmi:27|xi:38|~36~3' = '|lsm32:238|lsm8:16|lsmi:27|xi:38|Xi~3' 
-- Equation name is '_LC2_A20', type is buried 
-- synthesized logic cell 
!_LC2_A20 = _LC2_A20~NOT;
_LC2_A20~NOT = LCELL( _EQ142);
  _EQ142 = !F1 &  F3
         #  F2
         # !_LC7_A20;

-- Node name is '|lsm32:238|lsm8:16|lsmi:27|xi:38|~36~4' = '|lsm32:238|lsm8:16|lsmi:27|xi:38|Xi~4' 
-- Equation name is '_LC7_A17', type is buried 
-- synthesized logic cell 
!_LC7_A17 = _LC7_A17~NOT;
_LC7_A17~NOT = LCELL( _EQ143);
  _EQ143 =  P54
         # !F1
         # !Q54
         #  F0;

-- Node name is '|lsm32:238|lsm8:16|lsmi:27|yi:39|:15' = '|lsm32:238|lsm8:16|lsmi:27|yi:39|Yi' 
-- Equation name is '_LC3_A17', type is buried 
!_LC3_A17 = _LC3_A17~NOT;
_LC3_A17~NOT = LCELL( _EQ144);
  _EQ144 =  F0 &  Q54
         # !F0 & !Q54
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:28|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:16|lsmi:28|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_A19', type is buried 
!_LC3_A19 = _LC3_A19~NOT;
_LC3_A19~NOT = LCELL( _EQ145);
  _EQ145 = !_LC7_A19 & !_LC8_A19
         # !_LC7_A13 & !_LC8_A19
         # !_LC7_A13 & !_LC7_A19
         # !F2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:28|sum_xor2:26|:12' = '|lsm32:238|lsm8:16|lsmi:28|sum_xor2:26|Di' 
-- Equation name is '_LC1_A19', type is buried 
!_LC1_A19 = _LC1_A19~NOT;
_LC1_A19~NOT = LCELL( _EQ146);
  _EQ146 = !_LC7_A13 & !_LC7_A19 & !_LC8_A19
         # !_LC7_A13 &  _LC7_A19 &  _LC8_A19
         #  _LC7_A13 &  _LC7_A19 & !_LC8_A19
         #  _LC7_A13 & !_LC7_A19 &  _LC8_A19;

-- Node name is '|lsm32:238|lsm8:16|lsmi:28|xi:38|:36' = '|lsm32:238|lsm8:16|lsmi:28|xi:38|Xi' 
-- Equation name is '_LC7_A19', type is buried 
!_LC7_A19 = _LC7_A19~NOT;
_LC7_A19~NOT = LCELL( _EQ147);
  _EQ147 = !_LC2_A19 & !_LC5_A19 & !_LC6_A19
         # !_LC5_A19 & !_LC6_A19 & !P53;

-- Node name is '|lsm32:238|lsm8:16|lsmi:28|xi:38|~36~1' = '|lsm32:238|lsm8:16|lsmi:28|xi:38|Xi~1' 
-- Equation name is '_LC2_A19', type is buried 
-- synthesized logic cell 
!_LC2_A19 = _LC2_A19~NOT;
_LC2_A19~NOT = LCELL( _EQ148);
  _EQ148 =  F0 & !_LC5_B14 & !Q53
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:16|lsmi:28|xi:38|~36~2' = '|lsm32:238|lsm8:16|lsmi:28|xi:38|Xi~2' 
-- Equation name is '_LC4_A19', type is buried 
-- synthesized logic cell 
!_LC4_A19 = _LC4_A19~NOT;
_LC4_A19~NOT = LCELL( _EQ149);
  _EQ149 = !F0 &  Q53
         #  P53 &  Q53
         # !F0 &  P53
         #  F1 &  Q53
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:16|lsmi:28|xi:38|~36~3' = '|lsm32:238|lsm8:16|lsmi:28|xi:38|Xi~3' 
-- Equation name is '_LC5_A19', type is buried 
-- synthesized logic cell 
!_LC5_A19 = _LC5_A19~NOT;
_LC5_A19~NOT = LCELL( _EQ150);
  _EQ150 = !F1 &  F3
         #  F2
         # !_LC4_A19;

-- Node name is '|lsm32:238|lsm8:16|lsmi:28|xi:38|~36~4' = '|lsm32:238|lsm8:16|lsmi:28|xi:38|Xi~4' 
-- Equation name is '_LC6_A19', type is buried 
-- synthesized logic cell 
!_LC6_A19 = _LC6_A19~NOT;
_LC6_A19~NOT = LCELL( _EQ151);
  _EQ151 =  P53
         # !F1
         # !Q53
         #  F0;

-- Node name is '|lsm32:238|lsm8:16|lsmi:28|yi:39|:15' = '|lsm32:238|lsm8:16|lsmi:28|yi:39|Yi' 
-- Equation name is '_LC8_A19', type is buried 
!_LC8_A19 = _LC8_A19~NOT;
_LC8_A19~NOT = LCELL( _EQ152);
  _EQ152 =  F0 &  Q53
         # !F0 & !Q53
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:29|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:16|lsmi:29|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC7_A13', type is buried 
!_LC7_A13 = _LC7_A13~NOT;
_LC7_A13~NOT = LCELL( _EQ153);
  _EQ153 = !_LC5_A13 & !_LC8_A13
         # !_LC3_A11 & !_LC8_A13
         # !_LC3_A11 & !_LC5_A13
         # !F2;

-- Node name is '|lsm32:238|lsm8:16|lsmi:29|sum_xor2:26|:12' = '|lsm32:238|lsm8:16|lsmi:29|sum_xor2:26|Di' 
-- Equation name is '_LC6_A13', type is buried 
!_LC6_A13 = _LC6_A13~NOT;
_LC6_A13~NOT = LCELL( _EQ154);
  _EQ154 = !_LC3_A11 & !_LC5_A13 & !_LC8_A13
         # !_LC3_A11 &  _LC5_A13 &  _LC8_A13
         #  _LC3_A11 &  _LC5_A13 & !_LC8_A13
         #  _LC3_A11 & !_LC5_A13 &  _LC8_A13;

-- Node name is '|lsm32:238|lsm8:16|lsmi:29|xi:38|:36' = '|lsm32:238|lsm8:16|lsmi:29|xi:38|Xi' 
-- Equation name is '_LC5_A13', type is buried 
!_LC5_A13 = _LC5_A13~NOT;
_LC5_A13~NOT = LCELL( _EQ155);
  _EQ155 = !_LC1_A13 & !_LC3_A13 & !_LC4_A13
         # !_LC3_A13 & !_LC4_A13 & !P52;

-- Node name is '|lsm32:238|lsm8:16|lsmi:29|xi:38|~36~1' = '|lsm32:238|lsm8:16|lsmi:29|xi:38|Xi~1' 
-- Equation name is '_LC1_A13', type is buried 
-- synthesized logic cell 
!_LC1_A13 = _LC1_A13~NOT;
_LC1_A13~NOT = LCELL( _EQ156);
  _EQ156 =  F0 & !_LC5_B14 & !Q52
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:16|lsmi:29|xi:38|~36~2' = '|lsm32:238|lsm8:16|lsmi:29|xi:38|Xi~2' 
-- Equation name is '_LC2_A13', type is buried 
-- synthesized logic cell 
!_LC2_A13 = _LC2_A13~NOT;
_LC2_A13~NOT = LCELL( _EQ157);
  _EQ157 = !F0 &  Q52
         #  P52 &  Q52
         # !F0 &  P52
         #  F1 &  Q52
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:16|lsmi:29|xi:38|~36~3' = '|lsm32:238|lsm8:16|lsmi:29|xi:38|Xi~3' 
-- Equation name is '_LC3_A13', type is buried 
-- synthesized logic cell 
!_LC3_A13 = _LC3_A13~NOT;
_LC3_A13~NOT = LCELL( _EQ158);
  _EQ158 = !F1 &  F3
         #  F2
         # !_LC2_A13;

-- Node name is '|lsm32:238|lsm8:16|lsmi:29|xi:38|~36~4' = '|lsm32:238|lsm8:16|lsmi:29|xi:38|Xi~4' 
-- Equation name is '_LC4_A13', type is buried 
-- synthesized logic cell 
!_LC4_A13 = _LC4_A13~NOT;
_LC4_A13~NOT = LCELL( _EQ159);
  _EQ159 =  P52
         # !F1
         # !Q52
         #  F0;

-- Node name is '|lsm32:238|lsm8:16|lsmi:29|yi:39|:15' = '|lsm32:238|lsm8:16|lsmi:29|yi:39|Yi' 
-- Equation name is '_LC8_A13', type is buried 
!_LC8_A13 = _LC8_A13~NOT;
_LC8_A13~NOT = LCELL( _EQ160);
  _EQ160 =  F0 &  Q52
         # !F0 & !Q52
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:20|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:17|lsmi:20|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC2_A18', type is buried 
!_LC2_A18 = _LC2_A18~NOT;
_LC2_A18~NOT = LCELL( _EQ161);
  _EQ161 = !_LC3_A18 & !_LC4_A18
         # !_LC4_A18 & !_LC5_A17
         # !_LC3_A18 & !_LC5_A17
         # !F2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:20|sum_xor2:26|:12' = '|lsm32:238|lsm8:17|lsmi:20|sum_xor2:26|Di' 
-- Equation name is '_LC5_A18', type is buried 
!_LC5_A18 = _LC5_A18~NOT;
_LC5_A18~NOT = LCELL( _EQ162);
  _EQ162 = !_LC3_A18 & !_LC4_A18 & !_LC5_A17
         #  _LC3_A18 &  _LC4_A18 & !_LC5_A17
         #  _LC3_A18 & !_LC4_A18 &  _LC5_A17
         # !_LC3_A18 &  _LC4_A18 &  _LC5_A17;

-- Node name is '|lsm32:238|lsm8:17|lsmi:20|xi:38|:36' = '|lsm32:238|lsm8:17|lsmi:20|xi:38|Xi' 
-- Equation name is '_LC3_A18', type is buried 
!_LC3_A18 = _LC3_A18~NOT;
_LC3_A18~NOT = LCELL( _EQ163);
  _EQ163 = !_LC1_A18 & !_LC6_A18 & !_LC8_A18
         # !_LC1_A18 & !_LC6_A18 & !P56;

-- Node name is '|lsm32:238|lsm8:17|lsmi:20|xi:38|~36~1' = '|lsm32:238|lsm8:17|lsmi:20|xi:38|Xi~1' 
-- Equation name is '_LC8_A18', type is buried 
-- synthesized logic cell 
!_LC8_A18 = _LC8_A18~NOT;
_LC8_A18~NOT = LCELL( _EQ164);
  _EQ164 =  F0 & !_LC5_B14 & !Q56
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:17|lsmi:20|xi:38|~36~2' = '|lsm32:238|lsm8:17|lsmi:20|xi:38|Xi~2' 
-- Equation name is '_LC7_A18', type is buried 
-- synthesized logic cell 
!_LC7_A18 = _LC7_A18~NOT;
_LC7_A18~NOT = LCELL( _EQ165);
  _EQ165 = !F0 &  Q56
         #  P56 &  Q56
         # !F0 &  P56
         #  F1 &  Q56
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:17|lsmi:20|xi:38|~36~3' = '|lsm32:238|lsm8:17|lsmi:20|xi:38|Xi~3' 
-- Equation name is '_LC6_A18', type is buried 
-- synthesized logic cell 
!_LC6_A18 = _LC6_A18~NOT;
_LC6_A18~NOT = LCELL( _EQ166);
  _EQ166 = !F1 &  F3
         #  F2
         # !_LC7_A18;

-- Node name is '|lsm32:238|lsm8:17|lsmi:20|xi:38|~36~4' = '|lsm32:238|lsm8:17|lsmi:20|xi:38|Xi~4' 
-- Equation name is '_LC1_A18', type is buried 
-- synthesized logic cell 
!_LC1_A18 = _LC1_A18~NOT;
_LC1_A18~NOT = LCELL( _EQ167);
  _EQ167 =  P56
         # !F1
         # !Q56
         #  F0;

-- Node name is '|lsm32:238|lsm8:17|lsmi:20|yi:39|:15' = '|lsm32:238|lsm8:17|lsmi:20|yi:39|Yi' 
-- Equation name is '_LC4_A18', type is buried 
!_LC4_A18 = _LC4_A18~NOT;
_LC4_A18~NOT = LCELL( _EQ168);
  _EQ168 =  F0 &  Q56
         # !F0 & !Q56
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:21|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:17|lsmi:21|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC5_A7', type is buried 
!_LC5_A7 = _LC5_A7~NOT;
_LC5_A7~NOT = LCELL( _EQ169);
  _EQ169 = !_LC6_A7 & !_LC6_A21
         # !_LC2_A18 & !_LC6_A7
         # !_LC2_A18 & !_LC6_A21
         # !F2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:21|sum_xor2:26|:12' = '|lsm32:238|lsm8:17|lsmi:21|sum_xor2:26|Di' 
-- Equation name is '_LC2_A7', type is buried 
!_LC2_A7 = _LC2_A7~NOT;
_LC2_A7~NOT = LCELL( _EQ170);
  _EQ170 = !_LC2_A18 & !_LC6_A7 & !_LC6_A21
         # !_LC2_A18 &  _LC6_A7 &  _LC6_A21
         #  _LC2_A18 & !_LC6_A7 &  _LC6_A21
         #  _LC2_A18 &  _LC6_A7 & !_LC6_A21;

-- Node name is '|lsm32:238|lsm8:17|lsmi:21|xi:38|:36' = '|lsm32:238|lsm8:17|lsmi:21|xi:38|Xi' 
-- Equation name is '_LC6_A21', type is buried 
!_LC6_A21 = _LC6_A21~NOT;
_LC6_A21~NOT = LCELL( _EQ171);
  _EQ171 = !_LC1_A21 & !_LC3_A21 & !_LC4_A21
         # !_LC3_A21 & !_LC4_A21 & !P57;

-- Node name is '|lsm32:238|lsm8:17|lsmi:21|xi:38|~36~1' = '|lsm32:238|lsm8:17|lsmi:21|xi:38|Xi~1' 
-- Equation name is '_LC1_A21', type is buried 
-- synthesized logic cell 
!_LC1_A21 = _LC1_A21~NOT;
_LC1_A21~NOT = LCELL( _EQ172);
  _EQ172 =  F0 & !_LC5_B14 & !Q57
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:17|lsmi:21|xi:38|~36~2' = '|lsm32:238|lsm8:17|lsmi:21|xi:38|Xi~2' 
-- Equation name is '_LC2_A21', type is buried 
-- synthesized logic cell 
!_LC2_A21 = _LC2_A21~NOT;
_LC2_A21~NOT = LCELL( _EQ173);
  _EQ173 = !F0 &  Q57
         #  P57 &  Q57
         # !F0 &  P57
         #  F1 &  Q57
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:17|lsmi:21|xi:38|~36~3' = '|lsm32:238|lsm8:17|lsmi:21|xi:38|Xi~3' 
-- Equation name is '_LC3_A21', type is buried 
-- synthesized logic cell 
!_LC3_A21 = _LC3_A21~NOT;
_LC3_A21~NOT = LCELL( _EQ174);
  _EQ174 = !F1 &  F3
         #  F2
         # !_LC2_A21;

-- Node name is '|lsm32:238|lsm8:17|lsmi:21|xi:38|~36~4' = '|lsm32:238|lsm8:17|lsmi:21|xi:38|Xi~4' 
-- Equation name is '_LC4_A21', type is buried 
-- synthesized logic cell 
!_LC4_A21 = _LC4_A21~NOT;
_LC4_A21~NOT = LCELL( _EQ175);
  _EQ175 =  P57
         # !F1
         # !Q57
         #  F0;

-- Node name is '|lsm32:238|lsm8:17|lsmi:21|yi:39|:15' = '|lsm32:238|lsm8:17|lsmi:21|yi:39|Yi' 
-- Equation name is '_LC6_A7', type is buried 
!_LC6_A7 = _LC6_A7~NOT;
_LC6_A7~NOT = LCELL( _EQ176);
  _EQ176 =  F0 &  Q57
         # !F0 & !Q57
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:23|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:17|lsmi:23|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC4_A7', type is buried 
!_LC4_A7 = _LC4_A7~NOT;
_LC4_A7~NOT = LCELL( _EQ177);
  _EQ177 = !_LC1_A20 & !_LC3_A7
         # !_LC3_A7 & !_LC5_A7
         # !_LC1_A20 & !_LC5_A7
         # !F2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:23|sum_xor2:26|:12' = '|lsm32:238|lsm8:17|lsmi:23|sum_xor2:26|Di' 
-- Equation name is '_LC1_A7', type is buried 
!_LC1_A7 = _LC1_A7~NOT;
_LC1_A7~NOT = LCELL( _EQ178);
  _EQ178 = !_LC1_A20 & !_LC3_A7 & !_LC5_A7
         #  _LC1_A20 &  _LC3_A7 & !_LC5_A7
         #  _LC1_A20 & !_LC3_A7 &  _LC5_A7
         # !_LC1_A20 &  _LC3_A7 &  _LC5_A7;

-- Node name is '|lsm32:238|lsm8:17|lsmi:23|xi:38|:36' = '|lsm32:238|lsm8:17|lsmi:23|xi:38|Xi' 
-- Equation name is '_LC1_A20', type is buried 
!_LC1_A20 = _LC1_A20~NOT;
_LC1_A20~NOT = LCELL( _EQ179);
  _EQ179 = !_LC3_A20 & !_LC4_A20 & !_LC6_A20
         # !_LC3_A20 & !_LC4_A20 & !P58;

-- Node name is '|lsm32:238|lsm8:17|lsmi:23|xi:38|~36~1' = '|lsm32:238|lsm8:17|lsmi:23|xi:38|Xi~1' 
-- Equation name is '_LC6_A20', type is buried 
-- synthesized logic cell 
!_LC6_A20 = _LC6_A20~NOT;
_LC6_A20~NOT = LCELL( _EQ180);
  _EQ180 =  F0 & !_LC5_B14 & !Q58
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:17|lsmi:23|xi:38|~36~2' = '|lsm32:238|lsm8:17|lsmi:23|xi:38|Xi~2' 
-- Equation name is '_LC5_A20', type is buried 
-- synthesized logic cell 
!_LC5_A20 = _LC5_A20~NOT;
_LC5_A20~NOT = LCELL( _EQ181);
  _EQ181 = !F0 &  Q58
         #  P58 &  Q58
         # !F0 &  P58
         #  F1 &  Q58
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:17|lsmi:23|xi:38|~36~3' = '|lsm32:238|lsm8:17|lsmi:23|xi:38|Xi~3' 
-- Equation name is '_LC4_A20', type is buried 
-- synthesized logic cell 
!_LC4_A20 = _LC4_A20~NOT;
_LC4_A20~NOT = LCELL( _EQ182);
  _EQ182 = !F1 &  F3
         #  F2
         # !_LC5_A20;

-- Node name is '|lsm32:238|lsm8:17|lsmi:23|xi:38|~36~4' = '|lsm32:238|lsm8:17|lsmi:23|xi:38|Xi~4' 
-- Equation name is '_LC3_A20', type is buried 
-- synthesized logic cell 
!_LC3_A20 = _LC3_A20~NOT;
_LC3_A20~NOT = LCELL( _EQ183);
  _EQ183 =  P58
         # !F1
         # !Q58
         #  F0;

-- Node name is '|lsm32:238|lsm8:17|lsmi:23|yi:39|:15' = '|lsm32:238|lsm8:17|lsmi:23|yi:39|Yi' 
-- Equation name is '_LC3_A7', type is buried 
!_LC3_A7 = _LC3_A7~NOT;
_LC3_A7~NOT = LCELL( _EQ184);
  _EQ184 =  F0 &  Q58
         # !F0 & !Q58
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:25|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:17|lsmi:25|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC4_A10', type is buried 
!_LC4_A10 = _LC4_A10~NOT;
_LC4_A10~NOT = LCELL( _EQ185);
  _EQ185 = !_LC7_A10 & !_LC8_A10
         # !_LC4_A7 & !_LC8_A10
         # !_LC4_A7 & !_LC7_A10
         # !F2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:25|sum_xor2:26|:12' = '|lsm32:238|lsm8:17|lsmi:25|sum_xor2:26|Di' 
-- Equation name is '_LC3_A10', type is buried 
!_LC3_A10 = _LC3_A10~NOT;
_LC3_A10~NOT = LCELL( _EQ186);
  _EQ186 = !_LC4_A7 & !_LC7_A10 & !_LC8_A10
         # !_LC4_A7 &  _LC7_A10 &  _LC8_A10
         #  _LC4_A7 &  _LC7_A10 & !_LC8_A10
         #  _LC4_A7 & !_LC7_A10 &  _LC8_A10;

-- Node name is '|lsm32:238|lsm8:17|lsmi:25|xi:38|:36' = '|lsm32:238|lsm8:17|lsmi:25|xi:38|Xi' 
-- Equation name is '_LC7_A10', type is buried 
!_LC7_A10 = _LC7_A10~NOT;
_LC7_A10~NOT = LCELL( _EQ187);
  _EQ187 = !_LC1_A10 & !_LC5_A10 & !_LC6_A10
         # !_LC5_A10 & !_LC6_A10 & !P59;

-- Node name is '|lsm32:238|lsm8:17|lsmi:25|xi:38|~36~1' = '|lsm32:238|lsm8:17|lsmi:25|xi:38|Xi~1' 
-- Equation name is '_LC1_A10', type is buried 
-- synthesized logic cell 
!_LC1_A10 = _LC1_A10~NOT;
_LC1_A10~NOT = LCELL( _EQ188);
  _EQ188 =  F0 & !_LC5_B14 & !Q59
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:17|lsmi:25|xi:38|~36~2' = '|lsm32:238|lsm8:17|lsmi:25|xi:38|Xi~2' 
-- Equation name is '_LC2_A10', type is buried 
-- synthesized logic cell 
!_LC2_A10 = _LC2_A10~NOT;
_LC2_A10~NOT = LCELL( _EQ189);
  _EQ189 = !F0 &  Q59
         #  P59 &  Q59
         # !F0 &  P59
         #  F1 &  Q59
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:17|lsmi:25|xi:38|~36~3' = '|lsm32:238|lsm8:17|lsmi:25|xi:38|Xi~3' 
-- Equation name is '_LC5_A10', type is buried 
-- synthesized logic cell 
!_LC5_A10 = _LC5_A10~NOT;
_LC5_A10~NOT = LCELL( _EQ190);
  _EQ190 = !F1 &  F3
         #  F2
         # !_LC2_A10;

-- Node name is '|lsm32:238|lsm8:17|lsmi:25|xi:38|~36~4' = '|lsm32:238|lsm8:17|lsmi:25|xi:38|Xi~4' 
-- Equation name is '_LC6_A10', type is buried 
-- synthesized logic cell 
!_LC6_A10 = _LC6_A10~NOT;
_LC6_A10~NOT = LCELL( _EQ191);
  _EQ191 =  P59
         # !F1
         # !Q59
         #  F0;

-- Node name is '|lsm32:238|lsm8:17|lsmi:25|yi:39|:15' = '|lsm32:238|lsm8:17|lsmi:25|yi:39|Yi' 
-- Equation name is '_LC8_A10', type is buried 
!_LC8_A10 = _LC8_A10~NOT;
_LC8_A10~NOT = LCELL( _EQ192);
  _EQ192 =  F0 &  Q59
         # !F0 & !Q59
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:26|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:17|lsmi:26|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ193);
  _EQ193 =  F2 &  _LC2_B17 &  _LC4_A3
         #  F2 &  _LC4_A3 &  _LC4_B1
         #  F2 &  _LC2_B17 &  _LC4_B1;

-- Node name is '|lsm32:238|lsm8:17|lsmi:26|sum_xor2:26|:12' = '|lsm32:238|lsm8:17|lsmi:26|sum_xor2:26|Di' 
-- Equation name is '_LC1_B1', type is buried 
!_LC1_B1 = _LC1_B1~NOT;
_LC1_B1~NOT = LCELL( _EQ194);
  _EQ194 =  _LC2_B17 & !_LC4_A3 &  _LC4_B1
         # !_LC2_B17 & !_LC4_A3 & !_LC4_B1
         #  _LC2_B17 &  _LC4_A3 & !_LC4_B1
         # !_LC2_B17 &  _LC4_A3 &  _LC4_B1;

-- Node name is '|lsm32:238|lsm8:17|lsmi:26|xi:38|:36' = '|lsm32:238|lsm8:17|lsmi:26|xi:38|Xi' 
-- Equation name is '_LC2_B17', type is buried 
_LC2_B17 = LCELL( _EQ195);
  _EQ195 =  _LC5_B17 &  P63
         #  _LC6_B17
         #  _LC3_B17;

-- Node name is '|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~2' = '|lsm32:238|lsm8:17|lsmi:26|xi:38|Xi~2' 
-- Equation name is '_LC5_B17', type is buried 
-- synthesized logic cell 
_LC5_B17 = LCELL( _EQ196);
  _EQ196 =  F3 &  Q63
         # !F0 &  F3
         #  _LC5_B14;

-- Node name is '|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~3' = '|lsm32:238|lsm8:17|lsmi:26|xi:38|Xi~3' 
-- Equation name is '_LC6_B17', type is buried 
-- synthesized logic cell 
_LC6_B17 = LCELL( _EQ197);
  _EQ197 = !F0 &  F1 & !P63 &  Q63;

-- Node name is '|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~4' = '|lsm32:238|lsm8:17|lsmi:26|xi:38|Xi~4' 
-- Equation name is '_LC4_B17', type is buried 
-- synthesized logic cell 
_LC4_B17 = LCELL( _EQ198);
  _EQ198 =  F0 & !Q63
         # !F1 & !P63 & !Q63
         #  F0 & !F1 & !P63;

-- Node name is '|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~5' = '|lsm32:238|lsm8:17|lsmi:26|xi:38|Xi~5' 
-- Equation name is '_LC3_B17', type is buried 
-- synthesized logic cell 
_LC3_B17 = LCELL( _EQ199);
  _EQ199 = !F2 & !F3 &  _LC4_B17
         #  F1 & !F2 &  _LC4_B17;

-- Node name is '|lsm32:238|lsm8:17|lsmi:26|yi:39|:15' = '|lsm32:238|lsm8:17|lsmi:26|yi:39|Yi' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( _EQ200);
  _EQ200 = !F0 &  _LC1_A2 &  Q63
         #  F0 &  _LC1_A2 & !Q63;

-- Node name is '|lsm32:238|lsm8:17|lsmi:27|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:17|lsmi:27|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC4_A3', type is buried 
!_LC4_A3 = _LC4_A3~NOT;
_LC4_A3~NOT = LCELL( _EQ201);
  _EQ201 = !_LC6_A3 & !_LC7_A3
         # !_LC6_A3 & !_LC7_A15
         # !_LC7_A3 & !_LC7_A15
         # !F2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:27|sum_xor2:26|:12' = '|lsm32:238|lsm8:17|lsmi:27|sum_xor2:26|Di' 
-- Equation name is '_LC1_A3', type is buried 
!_LC1_A3 = _LC1_A3~NOT;
_LC1_A3~NOT = LCELL( _EQ202);
  _EQ202 = !_LC6_A3 & !_LC7_A3 & !_LC7_A15
         #  _LC6_A3 &  _LC7_A3 & !_LC7_A15
         # !_LC6_A3 &  _LC7_A3 &  _LC7_A15
         #  _LC6_A3 & !_LC7_A3 &  _LC7_A15;

-- Node name is '|lsm32:238|lsm8:17|lsmi:27|xi:38|:36' = '|lsm32:238|lsm8:17|lsmi:27|xi:38|Xi' 
-- Equation name is '_LC7_A3', type is buried 
!_LC7_A3 = _LC7_A3~NOT;
_LC7_A3~NOT = LCELL( _EQ203);
  _EQ203 = !_LC2_A3 & !_LC5_A3 & !_LC8_A3
         # !_LC5_A3 & !_LC8_A3 & !P62;

-- Node name is '|lsm32:238|lsm8:17|lsmi:27|xi:38|~36~1' = '|lsm32:238|lsm8:17|lsmi:27|xi:38|Xi~1' 
-- Equation name is '_LC2_A3', type is buried 
-- synthesized logic cell 
!_LC2_A3 = _LC2_A3~NOT;
_LC2_A3~NOT = LCELL( _EQ204);
  _EQ204 =  F0 & !_LC5_B14 & !Q62
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:17|lsmi:27|xi:38|~36~2' = '|lsm32:238|lsm8:17|lsmi:27|xi:38|Xi~2' 
-- Equation name is '_LC3_A3', type is buried 
-- synthesized logic cell 
!_LC3_A3 = _LC3_A3~NOT;
_LC3_A3~NOT = LCELL( _EQ205);
  _EQ205 = !F0 &  Q62
         #  P62 &  Q62
         # !F0 &  P62
         #  F1 &  Q62
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:17|lsmi:27|xi:38|~36~3' = '|lsm32:238|lsm8:17|lsmi:27|xi:38|Xi~3' 
-- Equation name is '_LC5_A3', type is buried 
-- synthesized logic cell 
!_LC5_A3 = _LC5_A3~NOT;
_LC5_A3~NOT = LCELL( _EQ206);
  _EQ206 = !_LC3_A3
         # !F1 &  F3
         #  F2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:27|xi:38|~36~4' = '|lsm32:238|lsm8:17|lsmi:27|xi:38|Xi~4' 
-- Equation name is '_LC8_A3', type is buried 
-- synthesized logic cell 
!_LC8_A3 = _LC8_A3~NOT;
_LC8_A3~NOT = LCELL( _EQ207);
  _EQ207 =  P62
         # !F1
         # !Q62
         #  F0;

-- Node name is '|lsm32:238|lsm8:17|lsmi:27|yi:39|:15' = '|lsm32:238|lsm8:17|lsmi:27|yi:39|Yi' 
-- Equation name is '_LC6_A3', type is buried 
!_LC6_A3 = _LC6_A3~NOT;
_LC6_A3~NOT = LCELL( _EQ208);
  _EQ208 = !F0 & !Q62
         #  F0 &  Q62
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:28|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:17|lsmi:28|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC7_A15', type is buried 
!_LC7_A15 = _LC7_A15~NOT;
_LC7_A15~NOT = LCELL( _EQ209);
  _EQ209 = !_LC6_A15 & !_LC8_A15
         # !_LC2_A16 & !_LC8_A15
         # !_LC2_A16 & !_LC6_A15
         # !F2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:28|sum_xor2:26|:12' = '|lsm32:238|lsm8:17|lsmi:28|sum_xor2:26|Di' 
-- Equation name is '_LC2_A15', type is buried 
!_LC2_A15 = _LC2_A15~NOT;
_LC2_A15~NOT = LCELL( _EQ210);
  _EQ210 = !_LC2_A16 & !_LC6_A15 & !_LC8_A15
         # !_LC2_A16 &  _LC6_A15 &  _LC8_A15
         #  _LC2_A16 &  _LC6_A15 & !_LC8_A15
         #  _LC2_A16 & !_LC6_A15 &  _LC8_A15;

-- Node name is '|lsm32:238|lsm8:17|lsmi:28|xi:38|:36' = '|lsm32:238|lsm8:17|lsmi:28|xi:38|Xi' 
-- Equation name is '_LC6_A15', type is buried 
!_LC6_A15 = _LC6_A15~NOT;
_LC6_A15~NOT = LCELL( _EQ211);
  _EQ211 = !_LC1_A15 & !_LC3_A15 & !_LC5_A15
         # !_LC1_A15 & !_LC3_A15 & !P61;

-- Node name is '|lsm32:238|lsm8:17|lsmi:28|xi:38|~36~1' = '|lsm32:238|lsm8:17|lsmi:28|xi:38|Xi~1' 
-- Equation name is '_LC5_A15', type is buried 
-- synthesized logic cell 
!_LC5_A15 = _LC5_A15~NOT;
_LC5_A15~NOT = LCELL( _EQ212);
  _EQ212 =  F0 & !_LC5_B14 & !Q61
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:17|lsmi:28|xi:38|~36~2' = '|lsm32:238|lsm8:17|lsmi:28|xi:38|Xi~2' 
-- Equation name is '_LC4_A15', type is buried 
-- synthesized logic cell 
!_LC4_A15 = _LC4_A15~NOT;
_LC4_A15~NOT = LCELL( _EQ213);
  _EQ213 = !F0 &  Q61
         #  P61 &  Q61
         # !F0 &  P61
         #  F1 &  Q61
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:17|lsmi:28|xi:38|~36~3' = '|lsm32:238|lsm8:17|lsmi:28|xi:38|Xi~3' 
-- Equation name is '_LC3_A15', type is buried 
-- synthesized logic cell 
!_LC3_A15 = _LC3_A15~NOT;
_LC3_A15~NOT = LCELL( _EQ214);
  _EQ214 = !F1 &  F3
         #  F2
         # !_LC4_A15;

-- Node name is '|lsm32:238|lsm8:17|lsmi:28|xi:38|~36~4' = '|lsm32:238|lsm8:17|lsmi:28|xi:38|Xi~4' 
-- Equation name is '_LC1_A15', type is buried 
-- synthesized logic cell 
!_LC1_A15 = _LC1_A15~NOT;
_LC1_A15~NOT = LCELL( _EQ215);
  _EQ215 =  P61
         # !F1
         # !Q61
         #  F0;

-- Node name is '|lsm32:238|lsm8:17|lsmi:28|yi:39|:15' = '|lsm32:238|lsm8:17|lsmi:28|yi:39|Yi' 
-- Equation name is '_LC8_A15', type is buried 
!_LC8_A15 = _LC8_A15~NOT;
_LC8_A15~NOT = LCELL( _EQ216);
  _EQ216 =  F0 &  Q61
         # !F0 & !Q61
         # !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:29|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:17|lsmi:29|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC2_A16', type is buried 
!_LC2_A16 = _LC2_A16~NOT;
_LC2_A16~NOT = LCELL( _EQ217);
  _EQ217 = !_LC3_A16 & !_LC4_A16
         # !_LC3_A16 & !_LC4_A10
         # !_LC4_A10 & !_LC4_A16
         # !F2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:29|sum_xor2:26|:12' = '|lsm32:238|lsm8:17|lsmi:29|sum_xor2:26|Di' 
-- Equation name is '_LC1_A16', type is buried 
!_LC1_A16 = _LC1_A16~NOT;
_LC1_A16~NOT = LCELL( _EQ218);
  _EQ218 = !_LC3_A16 & !_LC4_A10 & !_LC4_A16
         #  _LC3_A16 & !_LC4_A10 &  _LC4_A16
         # !_LC3_A16 &  _LC4_A10 &  _LC4_A16
         #  _LC3_A16 &  _LC4_A10 & !_LC4_A16;

-- Node name is '|lsm32:238|lsm8:17|lsmi:29|xi:38|:36' = '|lsm32:238|lsm8:17|lsmi:29|xi:38|Xi' 
-- Equation name is '_LC4_A16', type is buried 
!_LC4_A16 = _LC4_A16~NOT;
_LC4_A16~NOT = LCELL( _EQ219);
  _EQ219 = !_LC5_A16 & !_LC6_A16 & !_LC8_A16
         # !_LC5_A16 & !_LC6_A16 & !P60;

-- Node name is '|lsm32:238|lsm8:17|lsmi:29|xi:38|~36~1' = '|lsm32:238|lsm8:17|lsmi:29|xi:38|Xi~1' 
-- Equation name is '_LC8_A16', type is buried 
-- synthesized logic cell 
!_LC8_A16 = _LC8_A16~NOT;
_LC8_A16~NOT = LCELL( _EQ220);
  _EQ220 =  F0 & !_LC5_B14 & !Q60
         # !F3 & !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:17|lsmi:29|xi:38|~36~2' = '|lsm32:238|lsm8:17|lsmi:29|xi:38|Xi~2' 
-- Equation name is '_LC7_A16', type is buried 
-- synthesized logic cell 
!_LC7_A16 = _LC7_A16~NOT;
_LC7_A16~NOT = LCELL( _EQ221);
  _EQ221 = !F0 &  Q60
         #  P60 &  Q60
         # !F0 &  P60
         #  F1 &  Q60
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:17|lsmi:29|xi:38|~36~3' = '|lsm32:238|lsm8:17|lsmi:29|xi:38|Xi~3' 
-- Equation name is '_LC6_A16', type is buried 
-- synthesized logic cell 
!_LC6_A16 = _LC6_A16~NOT;
_LC6_A16~NOT = LCELL( _EQ222);
  _EQ222 = !F1 &  F3
         #  F2
         # !_LC7_A16;

-- Node name is '|lsm32:238|lsm8:17|lsmi:29|xi:38|~36~4' = '|lsm32:238|lsm8:17|lsmi:29|xi:38|Xi~4' 
-- Equation name is '_LC5_A16', type is buried 
-- synthesized logic cell 
!_LC5_A16 = _LC5_A16~NOT;
_LC5_A16~NOT = LCELL( _EQ223);
  _EQ223 =  P60
         # !F1
         # !Q60
         #  F0;

-- Node name is '|lsm32:238|lsm8:17|lsmi:29|yi:39|:15' = '|lsm32:238|lsm8:17|lsmi:29|yi:39|Yi' 
-- Equation name is '_LC3_A16', type is buried 
!_LC3_A16 = _LC3_A16~NOT;
_LC3_A16~NOT = LCELL( _EQ224);
  _EQ224 =  F0 &  Q60
         # !F0 & !Q60
         # !_LC1_A2;

-- Node name is '|si:240|:1' = '|si:240|Si' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = LCELL( _EQ225);
  _EQ225 =  F2 &  _LC2_B17 & !_LC4_A3 & !_LC4_B1
         #  F2 & !_LC2_B17 & !_LC4_A3 &  _LC4_B1
         #  F2 &  _LC2_B17 &  _LC4_A3 &  _LC4_B1
         #  F2 & !_LC2_B17 &  _LC4_A3 & !_LC4_B1;

-- Node name is '|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~1' = '~PIN000' 
-- Equation name is '_LC5_B14', location is LC5_B14, type is buried.
-- synthesized logic cell 
!_LC5_B14 = _LC5_B14~NOT;
_LC5_B14~NOT = LCELL( _EQ226);
  _EQ226 = !F0 & !F2
         # !F1 & !F2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~1' 
-- Equation name is '|lsm32:238|lsm8:17|lsmi:26|xi:38|~36~1', type is output 
~PIN000  = !_LC5_B14;

-- Node name is '|lsm32:238|lsm8:17|lsmi:27|yi:39|~15~1' 
-- Equation name is '|lsm32:238|lsm8:17|lsmi:27|yi:39|~15~1', type is output 
~PIN001  = !_LC1_A2;

-- Node name is '|lsm32:238|lsm8:17|lsmi:27|yi:39|~15~1' = '~PIN001' 
-- Equation name is '_LC1_A2', location is LC1_A2, type is buried.
-- synthesized logic cell 
!_LC1_A2 = _LC1_A2~NOT;
_LC1_A2~NOT = LCELL( _EQ227);
  _EQ227 = !F2 & !F3
         #  F0 & !F2
         #  F1 & !F3
         #  F0 &  F1;

-- Node name is '~241~13' 
-- Equation name is '~241~13', location is LC2_B9, type is buried.
-- synthesized logic cell 
_LC2_B9  = LCELL( _EQ228);
  _EQ228 = !_LC1_B5 & !_LC1_B12 & !_LC2_B5 &  ~241~12;

-- Node name is '~241~14' 
-- Equation name is '~241~14', location is LC3_B9, type is buried.
-- synthesized logic cell 
_LC3_B9  = LCELL( _EQ229);
  _EQ229 =  _LC2_B9 & !_LC2_B21 & !_LC3_B13 & !_LC3_B19;

-- Node name is '~241~15' 
-- Equation name is '~241~15', location is LC5_B9, type is buried.
-- synthesized logic cell 
_LC5_B9  = LCELL( _EQ230);
  _EQ230 = !_LC1_B10 & !_LC1_B20 &  _LC3_B9 & !_LC6_B11;

-- Node name is '~241~16' 
-- Equation name is '~241~16', location is LC4_B9, type is buried.
-- synthesized logic cell 
_LC4_B9  = LCELL( _EQ231);
  _EQ231 = !_LC1_B4 & !_LC1_B9 & !_LC2_B4 &  _LC5_B9;

-- Node name is '~241~17' 
-- Equation name is '~241~17', location is LC1_A14, type is buried.
-- synthesized logic cell 
_LC1_A14 = LCELL( _EQ232);
  _EQ232 = !_LC2_A11 & !_LC3_A12 &  _LC4_B9 & !_LC5_B6;

-- Node name is '~241~18' 
-- Equation name is '~241~18', location is LC2_A14, type is buried.
-- synthesized logic cell 
_LC2_A14 = LCELL( _EQ233);
  _EQ233 =  _LC1_A14 & !_LC1_A19 & !_LC2_A17 & !_LC6_A13;

-- Node name is '~241~19' 
-- Equation name is '~241~19', location is LC3_A14, type is buried.
-- synthesized logic cell 
_LC3_A14 = LCELL( _EQ234);
  _EQ234 = !_LC1_A17 & !_LC2_A7 &  _LC2_A14 & !_LC5_A18;

-- Node name is '~241~20' 
-- Equation name is '~241~20', location is LC4_A14, type is buried.
-- synthesized logic cell 
_LC4_A14 = LCELL( _EQ235);
  _EQ235 = !_LC1_A7 & !_LC1_A16 & !_LC3_A10 &  _LC3_A14;

-- Node name is ':241' 
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = LCELL( _EQ236);
  _EQ236 = !_LC1_A3 & !_LC1_B1 & !_LC2_A15 &  _LC4_A14;



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm1

***** Logic for device 'lsm1' compiled without errors.




Device: EPF8452AQC160-2

FLEX 8000 Configuration Scheme: Active Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable DCLK Output in User Mode            = OFF
    Disable Start-Up Time-Out                  = OFF



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm1

** ERROR SUMMARY **

Info: Chip 'lsm1' in device 'EPF8452AQC160-2' has less than 20% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
Info: Chip 'lsm1' in device 'EPF8452AQC160-2' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                                                 
                                                                                                 
                                                                                                 
                  ~                                                 ~                            
                V P                       V                         2 V         *             V  
                C I                       C                         4 C         S             C  
                C N                     N C                         1 C         D             C  
                I 0 P Q D G P P P P P D . I P Q P P Q D G P D P Q Q ~ I P Q D P O D G Q D Q Q I  
                N 0 0 3 2 N 0 0 2 2 1 1 C N 1 1 1 2 2 2 N 3 2 2 1 3 1 N 0 2 1 1 U 0 N 2 1 1 0 N  
                T 1 6 3 5 D 4 3 3 1 5 3 . T 9 7 1 6 0 9 D 1 2 7 3 0 2 T 1 6 4 7 T 0 D 3 9 8 8 T  
              ----------------------------------------------------------------------------------_ 
             / 160 158 156 154 152 150 148 146 144 142 140 138 136 134 132 130 128 126 124 122   |_ 
            /    159 157 155 153 151 149 147 145 143 141 139 137 135 133 131 129 127 125 123 121    | 
     ^DCLK |  1                                                                                 120 | ^nSP 
      N.C. |  2                                                                                 119 | N.C. 
      N.C. |  3                                                                                 118 | N.C. 
^CONF_DONE |  4                                                                                 117 | ^MSEL0 
        F0 |  5                                                                                 116 | F2 
       Q21 |  6                                                                                 115 | D32 
       P07 |  7                                                                                 114 | Q25 
       P22 |  8                                                                                 113 | D17 
       P10 |  9                                                                                 112 | ~PIN000 
       D09 | 10                                                                                 111 | D21 
       D03 | 11                                                                                 110 | D04 
    +DATA0 | 12                                                                                 109 | D31 
       GND | 13                                                                                 108 | GND 
       GND | 14                                                                                 107 | GND 
       D05 | 15                                                                                 106 | D10 
       D02 | 16                                                                                 105 | Q04 
       D12 | 17                                                                                 104 | D11 
       Q00 | 18                                                                                 103 | D34 
       D27 | 19                                                                                 102 | Q01 
       D23 | 20                                                                                 101 | D33 
    VCCINT | 21                                 EPF8452AQC160-2                                 100 | VCCINT 
       D18 | 22                                                                                  99 | D30 
       D24 | 23                                                                                  98 | D07 
       Q28 | 24                                                                                  97 | D28 
       D26 | 25                                                                                  96 | D35 
       D20 | 26                                                                                  95 | P24 
       D06 | 27                                                                                  94 | Q22 
       GND | 28                                                                                  93 | GND 
       D16 | 29                                                                                  92 | Q27 
   ~PIN002 | 30                                                                                  91 | D08 
       P02 | 31                                                                                  90 | Q07 
       Q16 | 32                                                                                  89 | P28 
       D36 | 33                                                                                  88 | Q35 
       P34 | 34                                                                                  87 | P13 
       P08 | 35                                                                                  86 | P32 
        F3 | 36                                                                                  85 | F1 
  ^nSTATUS | 37                                                                                  84 | ^MSEL1 
      N.C. | 38                                                                                  83 | N.C. 
      N.C. | 39                                                                                  82 | N.C. 
  ^nCONFIG | 40                                                                                  81 | VCCINT 
           |      42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  74  76  78  80  _| 
            \   41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71  73  75  77  79   | 
             \----------------------------------------------------------------------------------- 
                V Q Q P P G P P P P Q Q V Q Q P P P Q G Q Q Q Q P Q V D P N Q D Q P G Q Q R P V  
                C 0 3 1 0 N 0 1 0 2 1 3 C 1 1 1 2 3 0 N 1 1 0 1 3 0 C 1 1 . 0 0 2 3 N 3 2 E 2 C  
                C 5 4 6 0 D 9 4 5 0 9 1 C 4 5 2 5 3 2 D 2 0 6 1 5 9 C 5 8 C 3 1 4 0 D 2 9 S 9 C  
                I                       I                           I     .               E   I  
                N                       N                           N                     R   N  
                T                       T                           T                     V   T  
                                                                                          E      
                                                                                          D      
                                                                                                 
                                                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm1

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    0/2    0/2      10/24( 41%)   
A2       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/24( 41%)   
A3       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/24( 41%)   
A4       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A5       7/ 8( 87%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      10/24( 41%)   
A6       6/ 8( 75%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2       8/24( 33%)   
A7       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      11/24( 45%)   
A8       8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       9/24( 37%)   
A9       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2       9/24( 37%)   
A10      7/ 8( 87%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      10/24( 41%)   
A11      6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A12      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/24( 41%)   
A13      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A14      6/ 8( 75%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      18/24( 75%)   
A15      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A16      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A17      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
A18      6/ 8( 75%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      10/24( 41%)   
A19      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       8/24( 33%)   
A20      5/ 8( 62%)   0/ 8(  0%)   5/ 8( 62%)    0/2    0/2       9/24( 37%)   
A21      6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       8/24( 33%)   
B1       6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       8/24( 33%)   
B2       6/ 8( 75%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2       9/24( 37%)   
B3       8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    0/2    0/2      10/24( 41%)   
B4       6/ 8( 75%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       8/24( 33%)   
B5       6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       8/24( 33%)   
B6       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/24( 41%)   
B7       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B8       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/24( 41%)   
B9       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/24( 41%)   
B10      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/24( 41%)   
B11      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      11/24( 45%)   
B12      6/ 8( 75%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2       8/24( 33%)   
B13      6/ 8( 75%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2       8/24( 33%)   
B14      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B15      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      24/24(100%)   
B16      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B17      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B18      6/ 8( 75%)   0/ 8(  0%)   6/ 8( 75%)    0/2    0/2      11/24( 45%)   
B19      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B20      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   
B21      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/24( 37%)   


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                           115/116    ( 99%)
Total logic cells used:                        301/336    ( 89%)
Average fan-in:                                 3.76/4    ( 94%)
Total fan-in:                                1132/1344    ( 84%)

Total input pins required:                      79
Total input I/O cell registers required:         0
Total output pins required:                     38
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     2
Total logic cells required:                    301
Total flipflops required:                        0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                       156/ 336   ( 46%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  Total
 A:      8   8   8   7   7   6   8   8   8   7   6   8   7   6   7   8   8   6   8   5   6    150
 B:      6   6   8   6   6   8   7   8   8   8   8   6   6   7   8   8   8   6   7   8   8    151

Total:  14  14  16  13  13  14  15  16  16  15  14  14  13  13  15  16  16  12  15  13  14    301



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm1

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  33      -    -    03      INPUT              0    0    0    1  D36
   5      -    -    --      INPUT              0    0    0  145  F0
  85      -    -    --      INPUT              0    0    0  109  F1
 116      -    -    --      INPUT              0    0    0   73  F2
  36      -    -    --      INPUT              0    0    0   73  F3
 112      -    -    20      INPUT    s         0    0    0   36  ~PIN000
 159      -    -    01      INPUT    s         0    0    0   36  ~PIN001
  45      -    -    04      INPUT              0    0    0    3  P00
 132      -    -    15      INPUT              0    0    0    3  P01
  31      -    -    01      INPUT              0    0    0    3  P02
 153      -    -    04      INPUT              0    0    0    3  P03
 154      -    -    03      INPUT              0    0    0    3  P04
  49      -    -    05      INPUT              0    0    0    3  P05
 158      -    -    02      INPUT              0    0    0    3  P06
   7      -    -    08      INPUT              0    0    0    3  P07
  35      -    -    07      INPUT              0    0    0    3  P08
  47      -    -    04      INPUT              0    0    0    3  P09
   9      -    -    04      INPUT              0    0    0    3  P10
 144      -    -    09      INPUT              0    0    0    3  P11
  56      -    -    09      INPUT              0    0    0    3  P12
  87      -    -    14      INPUT              0    0    0    3  P13
  48      -    -    05      INPUT              0    0    0    3  P14
 150      -    -    06      INPUT              0    0    0    3  P15
  44      -    -    03      INPUT              0    0    0    3  P16
 129      -    -    18      INPUT              0    0    0    3  P17
  69      -    -    17      INPUT              0    0    0    3  P18
 146      -    -    07      INPUT              0    0    0    3  P19
  50      -    -    06      INPUT              0    0    0    3  P20
 151      -    -    06      INPUT              0    0    0    3  P21
   8      -    -    05      INPUT              0    0    0    3  P22
 152      -    -    05      INPUT              0    0    0    3  P23
  95      -    B    --      INPUT              0    0    0    3  P24
  57      -    -    10      INPUT              0    0    0    3  P25
 143      -    -    10      INPUT              0    0    0    3  P26
 137      -    -    13      INPUT              0    0    0    3  P27
  89      -    -    18      INPUT              0    0    0    3  P28
  79      -    -    10      INPUT              0    0    0    3  P29
  74      -    -    20      INPUT              0    0    0    3  P30
 139      -    -    11      INPUT              0    0    0    3  P31
  86      -    -    11      INPUT              0    0    0    3  P32
  58      -    -    11      INPUT              0    0    0    3  P33
  34      -    -    06      INPUT              0    0    0    3  P34
  65      -    -    15      INPUT              0    0    0    3  P35
  18      -    A    --      INPUT              0    0    0    4  Q00
 102      -    A    --      INPUT              0    0    0    4  Q01
  59      -    -    12      INPUT              0    0    0    4  Q02
  71      -    -    17      INPUT              0    0    0    4  Q03
 105      -    A    --      INPUT              0    0    0    4  Q04
  42      -    -    01      INPUT              0    0    0    4  Q05
  63      -    -    13      INPUT              0    0    0    4  Q06
  90      -    -    19      INPUT              0    0    0    4  Q07
 122      -    -    12      INPUT              0    0    0    4  Q08
  66      -    -    16      INPUT              0    0    0    4  Q09
  62      -    -    13      INPUT              0    0    0    4  Q10
  64      -    -    14      INPUT              0    0    0    4  Q11
  61      -    -    12      INPUT              0    0    0    4  Q12
 136      -    -    14      INPUT              0    0    0    4  Q13
  54      -    -    08      INPUT              0    0    0    4  Q14
  55      -    -    09      INPUT              0    0    0    4  Q15
  32      -    -    02      INPUT              0    0    0    4  Q16
 145      -    -    08      INPUT              0    0    0    4  Q17
 123      -    -    21      INPUT              0    0    0    4  Q18
  51      -    -    07      INPUT              0    0    0    4  Q19
 142      -    -    10      INPUT              0    0    0    4  Q20
   6      -    -    09      INPUT              0    0    0    4  Q21
  94      -    B    --      INPUT              0    0    0    4  Q22
 125      -    -    19      INPUT              0    0    0    4  Q23
  73      -    -    19      INPUT              0    0    0    4  Q24
 114      -    -    16      INPUT              0    0    0    4  Q25
 131      -    -    16      INPUT              0    0    0    4  Q26
  92      -    B    --      INPUT              0    0    0    4  Q27
  24      -    B    --      INPUT              0    0    0    4  Q28
  77      -    -    21      INPUT              0    0    0    4  Q29
 135      -    -    14      INPUT              0    0    0    4  Q30
  52      -    -    08      INPUT              0    0    0    4  Q31
  76      -    -    20      INPUT              0    0    0    4  Q32
 157      -    -    02      INPUT              0    0    0    4  Q33
  43      -    -    02      INPUT              0    0    0    4  Q34
  88      -    -    15      INPUT              0    0    0    4  Q35


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm1

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 127      -    -    19     OUTPUT              0    1    0    0  D00
  72      -    -    18     OUTPUT              0    1    0    0  D01
  16      -    A    --     OUTPUT              0    1    0    0  D02
  11      -    A    --     OUTPUT              0    1    0    0  D03
 110      -    A    --     OUTPUT              0    1    0    0  D04
  15      -    A    --     OUTPUT              0    1    0    0  D05
  27      -    B    --     OUTPUT              0    1    0    0  D06
  98      -    B    --     OUTPUT              0    1    0    0  D07
  91      -    B    --     OUTPUT              0    1    0    0  D08
  10      -    -    01     OUTPUT              0    1    0    0  D09
 106      -    A    --     OUTPUT              0    1    0    0  D10
 104      -    A    --     OUTPUT              0    1    0    0  D11
  17      -    A    --     OUTPUT              0    1    0    0  D12
 149      -    -    07     OUTPUT              0    1    0    0  D13
 130      -    -    17     OUTPUT              0    1    0    0  D14
  68      -    -    16     OUTPUT              0    1    0    0  D15
  29      -    B    --     OUTPUT              0    1    0    0  D16
 113      -    -    17     OUTPUT              0    1    0    0  D17
  22      -    B    --     OUTPUT              0    1    0    0  D18
 124      -    -    20     OUTPUT              0    1    0    0  D19
  26      -    B    --     OUTPUT              0    1    0    0  D20
 111      -    -    21     OUTPUT              0    1    0    0  D21
 138      -    -    12     OUTPUT              0    1    0    0  D22
  20      -    A    --     OUTPUT              0    1    0    0  D23
  23      -    B    --     OUTPUT              0    1    0    0  D24
 156      -    -    03     OUTPUT              0    1    0    0  D25
  25      -    B    --     OUTPUT              0    1    0    0  D26
  19      -    A    --     OUTPUT              0    1    0    0  D27
  97      -    B    --     OUTPUT              0    1    0    0  D28
 141      -    -    11     OUTPUT              0    1    0    0  D29
  99      -    B    --     OUTPUT              0    1    0    0  D30
 109      -    A    --     OUTPUT              0    1    0    0  D31
 115      -    -    13     OUTPUT              0    1    0    0  D32
 101      -    A    --     OUTPUT              0    1    0    0  D33
 103      -    A    --     OUTPUT              0    1    0    0  D34
  96      -    B    --     OUTPUT              0    1    0    0  D35
  30      -    B    --     OUTPUT              0    1    0    0  ~PIN002
 134      -    -    15     OUTPUT              0    1    0    0  ~241~12


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm1

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      8    A    19        OR2        !     4    0    0    2  |c0:234|C0 (|c0:234|:19)
   -      2    A    19        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:20|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:14|lsmi:20|c_i_plus_1:27|:23)
   -      1    A    19        OR2        !     0    3    1    1  |lsm32:237|lsm8:14|lsmi:20|sum_xor2:26|Di (|lsm32:237|lsm8:14|lsmi:20|sum_xor2:26|:12)
   -      3    A    19        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:20|xi:38|Xi~1 (|lsm32:237|lsm8:14|lsmi:20|xi:38|~36~1)
   -      4    A    19        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:20|xi:38|Xi~2 (|lsm32:237|lsm8:14|lsmi:20|xi:38|~36~2)
   -      5    A    19        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:14|lsmi:20|xi:38|Xi~3 (|lsm32:237|lsm8:14|lsmi:20|xi:38|~36~3)
   -      6    A    19        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:20|xi:38|Xi~4 (|lsm32:237|lsm8:14|lsmi:20|xi:38|~36~4)
   -      7    A    19        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:20|xi:38|Xi (|lsm32:237|lsm8:14|lsmi:20|xi:38|:36)
   -      5    A    20        OR2        !     3    0    0    2  |lsm32:237|lsm8:14|lsmi:20|yi:39|Yi (|lsm32:237|lsm8:14|lsmi:20|yi:39|:15)
   -      7    A    05        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:21|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:14|lsmi:21|c_i_plus_1:27|:23)
   -      2    A    18        OR2        !     0    3    1    1  |lsm32:237|lsm8:14|lsmi:21|sum_xor2:26|Di (|lsm32:237|lsm8:14|lsmi:21|sum_xor2:26|:12)
   -      3    A    15        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:21|xi:38|Xi~1 (|lsm32:237|lsm8:14|lsmi:21|xi:38|~36~1)
   -      4    A    15        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:21|xi:38|Xi~2 (|lsm32:237|lsm8:14|lsmi:21|xi:38|~36~2)
   -      5    A    15        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:14|lsmi:21|xi:38|Xi~3 (|lsm32:237|lsm8:14|lsmi:21|xi:38|~36~3)
   -      2    A    15        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:21|xi:38|Xi~4 (|lsm32:237|lsm8:14|lsmi:21|xi:38|~36~4)
   -      7    A    15        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:21|xi:38|Xi (|lsm32:237|lsm8:14|lsmi:21|xi:38|:36)
   -      2    A    20        OR2        !     3    0    0    2  |lsm32:237|lsm8:14|lsmi:21|yi:39|Yi (|lsm32:237|lsm8:14|lsmi:21|yi:39|:15)
   -      6    A    05        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:23|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:14|lsmi:23|c_i_plus_1:27|:23)
   -      1    A    05        OR2        !     0    3    1    1  |lsm32:237|lsm8:14|lsmi:23|sum_xor2:26|Di (|lsm32:237|lsm8:14|lsmi:23|sum_xor2:26|:12)
   -      4    A    18        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:23|xi:38|Xi~1 (|lsm32:237|lsm8:14|lsmi:23|xi:38|~36~1)
   -      3    A    18        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:23|xi:38|Xi~2 (|lsm32:237|lsm8:14|lsmi:23|xi:38|~36~2)
   -      5    A    18        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:14|lsmi:23|xi:38|Xi~3 (|lsm32:237|lsm8:14|lsmi:23|xi:38|~36~3)
   -      6    A    18        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:23|xi:38|Xi~4 (|lsm32:237|lsm8:14|lsmi:23|xi:38|~36~4)
   -      1    A    18        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:23|xi:38|Xi (|lsm32:237|lsm8:14|lsmi:23|xi:38|:36)
   -      4    A    05        OR2        !     3    0    0    2  |lsm32:237|lsm8:14|lsmi:23|yi:39|Yi (|lsm32:237|lsm8:14|lsmi:23|yi:39|:15)
   -      3    A    05        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:25|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:14|lsmi:25|c_i_plus_1:27|:23)
   -      2    A    05        OR2        !     0    3    1    1  |lsm32:237|lsm8:14|lsmi:25|sum_xor2:26|Di (|lsm32:237|lsm8:14|lsmi:25|sum_xor2:26|:12)
   -      5    A    21        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:25|xi:38|Xi~1 (|lsm32:237|lsm8:14|lsmi:25|xi:38|~36~1)
   -      3    A    12        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:25|xi:38|Xi~2 (|lsm32:237|lsm8:14|lsmi:25|xi:38|~36~2)
   -      2    A    12        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:14|lsmi:25|xi:38|Xi~3 (|lsm32:237|lsm8:14|lsmi:25|xi:38|~36~3)
   -      5    A    12        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:25|xi:38|Xi~4 (|lsm32:237|lsm8:14|lsmi:25|xi:38|~36~4)
   -      1    A    12        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:25|xi:38|Xi (|lsm32:237|lsm8:14|lsmi:25|xi:38|:36)
   -      5    A    05        OR2        !     3    0    0    2  |lsm32:237|lsm8:14|lsmi:25|yi:39|Yi (|lsm32:237|lsm8:14|lsmi:25|yi:39|:15)
   -      4    A    01        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:26|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:14|lsmi:26|c_i_plus_1:27|:23)
   -      1    A    01        OR2        !     0    3    1    1  |lsm32:237|lsm8:14|lsmi:26|sum_xor2:26|Di (|lsm32:237|lsm8:14|lsmi:26|sum_xor2:26|:12)
   -      6    A    04        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:26|xi:38|Xi~1 (|lsm32:237|lsm8:14|lsmi:26|xi:38|~36~1)
   -      5    A    04        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:26|xi:38|Xi~2 (|lsm32:237|lsm8:14|lsmi:26|xi:38|~36~2)
   -      3    A    04        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:14|lsmi:26|xi:38|Xi~3 (|lsm32:237|lsm8:14|lsmi:26|xi:38|~36~3)
   -      1    A    04        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:26|xi:38|Xi~4 (|lsm32:237|lsm8:14|lsmi:26|xi:38|~36~4)
   -      4    A    04        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:26|xi:38|Xi (|lsm32:237|lsm8:14|lsmi:26|xi:38|:36)
   -      3    A    01        OR2        !     3    0    0    2  |lsm32:237|lsm8:14|lsmi:26|yi:39|Yi (|lsm32:237|lsm8:14|lsmi:26|yi:39|:15)
   -      1    A    10        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:27|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:14|lsmi:27|c_i_plus_1:27|:23)
   -      5    A    10        OR2        !     0    3    1    1  |lsm32:237|lsm8:14|lsmi:27|sum_xor2:26|Di (|lsm32:237|lsm8:14|lsmi:27|sum_xor2:26|:12)
   -      3    A    03        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:27|xi:38|Xi~1 (|lsm32:237|lsm8:14|lsmi:27|xi:38|~36~1)
   -      1    A    15        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:27|xi:38|Xi~2 (|lsm32:237|lsm8:14|lsmi:27|xi:38|~36~2)
   -      8    A    15        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:14|lsmi:27|xi:38|Xi~3 (|lsm32:237|lsm8:14|lsmi:27|xi:38|~36~3)
   -      4    A    03        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:27|xi:38|Xi~4 (|lsm32:237|lsm8:14|lsmi:27|xi:38|~36~4)
   -      1    A    03        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:27|xi:38|Xi (|lsm32:237|lsm8:14|lsmi:27|xi:38|:36)
   -      3    A    10        OR2        !     3    0    0    2  |lsm32:237|lsm8:14|lsmi:27|yi:39|Yi (|lsm32:237|lsm8:14|lsmi:27|yi:39|:15)
   -      4    A    10        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:28|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:14|lsmi:28|c_i_plus_1:27|:23)
   -      2    A    10        OR2        !     0    3    1    1  |lsm32:237|lsm8:14|lsmi:28|sum_xor2:26|Di (|lsm32:237|lsm8:14|lsmi:28|sum_xor2:26|:12)
   -      5    A    03        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:28|xi:38|Xi~1 (|lsm32:237|lsm8:14|lsmi:28|xi:38|~36~1)
   -      6    A    03        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:28|xi:38|Xi~2 (|lsm32:237|lsm8:14|lsmi:28|xi:38|~36~2)
   -      7    A    03        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:14|lsmi:28|xi:38|Xi~3 (|lsm32:237|lsm8:14|lsmi:28|xi:38|~36~3)
   -      8    A    03        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:28|xi:38|Xi~4 (|lsm32:237|lsm8:14|lsmi:28|xi:38|~36~4)
   -      2    A    03        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:28|xi:38|Xi (|lsm32:237|lsm8:14|lsmi:28|xi:38|:36)
   -      6    A    10        OR2        !     3    0    0    2  |lsm32:237|lsm8:14|lsmi:28|yi:39|Yi (|lsm32:237|lsm8:14|lsmi:28|yi:39|:15)
   -      7    A    10        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:29|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:14|lsmi:29|c_i_plus_1:27|:23)
   -      1    A    14        OR2        !     0    3    1    1  |lsm32:237|lsm8:14|lsmi:29|sum_xor2:26|Di (|lsm32:237|lsm8:14|lsmi:29|sum_xor2:26|:12)
   -      7    A    02        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:29|xi:38|Xi~1 (|lsm32:237|lsm8:14|lsmi:29|xi:38|~36~1)
   -      7    A    04        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:29|xi:38|Xi~2 (|lsm32:237|lsm8:14|lsmi:29|xi:38|~36~2)
   -      2    A    04        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:14|lsmi:29|xi:38|Xi~3 (|lsm32:237|lsm8:14|lsmi:29|xi:38|~36~3)
   -      8    A    02        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:14|lsmi:29|xi:38|Xi~4 (|lsm32:237|lsm8:14|lsmi:29|xi:38|~36~4)
   -      1    A    02        OR2        !     1    3    0    2  |lsm32:237|lsm8:14|lsmi:29|xi:38|Xi (|lsm32:237|lsm8:14|lsmi:29|xi:38|:36)
   -      3    A    20        OR2        !     3    0    0    2  |lsm32:237|lsm8:14|lsmi:29|yi:39|Yi (|lsm32:237|lsm8:14|lsmi:29|yi:39|:15)
   -      7    A    01        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:20|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:15|lsmi:20|c_i_plus_1:27|:23)
   -      8    A    01        OR2        !     0    3    1    1  |lsm32:237|lsm8:15|lsmi:20|sum_xor2:26|Di (|lsm32:237|lsm8:15|lsmi:20|sum_xor2:26|:12)
   -      6    A    21        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:20|xi:38|Xi~1 (|lsm32:237|lsm8:15|lsmi:20|xi:38|~36~1)
   -      3    A    21        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:20|xi:38|Xi~2 (|lsm32:237|lsm8:15|lsmi:20|xi:38|~36~2)
   -      2    A    21        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:15|lsmi:20|xi:38|Xi~3 (|lsm32:237|lsm8:15|lsmi:20|xi:38|~36~3)
   -      1    A    21        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:20|xi:38|Xi~4 (|lsm32:237|lsm8:15|lsmi:20|xi:38|~36~4)
   -      4    A    21        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:20|xi:38|Xi (|lsm32:237|lsm8:15|lsmi:20|xi:38|:36)
   -      6    A    11        OR2        !     3    0    0    2  |lsm32:237|lsm8:15|lsmi:20|yi:39|Yi (|lsm32:237|lsm8:15|lsmi:20|yi:39|:15)
   -      6    A    01        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:21|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:15|lsmi:21|c_i_plus_1:27|:23)
   -      2    A    01        OR2        !     0    3    1    1  |lsm32:237|lsm8:15|lsmi:21|sum_xor2:26|Di (|lsm32:237|lsm8:15|lsmi:21|sum_xor2:26|:12)
   -      2    A    02        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:21|xi:38|Xi~1 (|lsm32:237|lsm8:15|lsmi:21|xi:38|~36~1)
   -      3    A    02        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:21|xi:38|Xi~2 (|lsm32:237|lsm8:15|lsmi:21|xi:38|~36~2)
   -      5    A    02        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:15|lsmi:21|xi:38|Xi~3 (|lsm32:237|lsm8:15|lsmi:21|xi:38|~36~3)
   -      6    A    02        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:21|xi:38|Xi~4 (|lsm32:237|lsm8:15|lsmi:21|xi:38|~36~4)
   -      4    A    02        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:21|xi:38|Xi (|lsm32:237|lsm8:15|lsmi:21|xi:38|:36)
   -      5    A    01        OR2        !     3    0    0    2  |lsm32:237|lsm8:15|lsmi:21|yi:39|Yi (|lsm32:237|lsm8:15|lsmi:21|yi:39|:15)
   -      3    A    06        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:23|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:15|lsmi:23|c_i_plus_1:27|:23)
   -      1    A    06        OR2        !     0    3    1    1  |lsm32:237|lsm8:15|lsmi:23|sum_xor2:26|Di (|lsm32:237|lsm8:15|lsmi:23|sum_xor2:26|:12)
   -      6    A    20        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:23|xi:38|Xi~1 (|lsm32:237|lsm8:15|lsmi:23|xi:38|~36~1)
   -      6    A    12        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:23|xi:38|Xi~2 (|lsm32:237|lsm8:15|lsmi:23|xi:38|~36~2)
   -      7    A    12        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:15|lsmi:23|xi:38|Xi~3 (|lsm32:237|lsm8:15|lsmi:23|xi:38|~36~3)
   -      8    A    12        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:23|xi:38|Xi~4 (|lsm32:237|lsm8:15|lsmi:23|xi:38|~36~4)
   -      4    A    12        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:23|xi:38|Xi (|lsm32:237|lsm8:15|lsmi:23|xi:38|:36)
   -      4    A    06        OR2        !     3    0    0    2  |lsm32:237|lsm8:15|lsmi:23|yi:39|Yi (|lsm32:237|lsm8:15|lsmi:23|yi:39|:15)
   -      5    A    06        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:25|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:15|lsmi:25|c_i_plus_1:27|:23)
   -      2    A    06        OR2        !     0    3    1    1  |lsm32:237|lsm8:15|lsmi:25|sum_xor2:26|Di (|lsm32:237|lsm8:15|lsmi:25|sum_xor2:26|:12)
   -      1    A    11        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:25|xi:38|Xi~1 (|lsm32:237|lsm8:15|lsmi:25|xi:38|~36~1)
   -      3    A    11        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:25|xi:38|Xi~2 (|lsm32:237|lsm8:15|lsmi:25|xi:38|~36~2)
   -      4    A    11        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:15|lsmi:25|xi:38|Xi~3 (|lsm32:237|lsm8:15|lsmi:25|xi:38|~36~3)
   -      5    A    11        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:25|xi:38|Xi~4 (|lsm32:237|lsm8:15|lsmi:25|xi:38|~36~4)
   -      2    A    11        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:25|xi:38|Xi (|lsm32:237|lsm8:15|lsmi:25|xi:38|:36)
   -      6    A    06        OR2        !     3    0    0    2  |lsm32:237|lsm8:15|lsmi:25|yi:39|Yi (|lsm32:237|lsm8:15|lsmi:25|yi:39|:15)
   -      1    A    16        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:26|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:15|lsmi:26|c_i_plus_1:27|:23)
   -      4    A    16        OR2        !     0    3    1    1  |lsm32:237|lsm8:15|lsmi:26|sum_xor2:26|Di (|lsm32:237|lsm8:15|lsmi:26|sum_xor2:26|:12)
   -      2    A    16        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:26|xi:38|Xi~1 (|lsm32:237|lsm8:15|lsmi:26|xi:38|~36~1)
   -      3    A    16        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:26|xi:38|Xi~2 (|lsm32:237|lsm8:15|lsmi:26|xi:38|~36~2)
   -      5    A    16        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:15|lsmi:26|xi:38|Xi~3 (|lsm32:237|lsm8:15|lsmi:26|xi:38|~36~3)
   -      6    A    16        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:26|xi:38|Xi~4 (|lsm32:237|lsm8:15|lsmi:26|xi:38|~36~4)
   -      7    A    16        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:26|xi:38|Xi (|lsm32:237|lsm8:15|lsmi:26|xi:38|:36)
   -      8    A    16        OR2        !     3    0    0    2  |lsm32:237|lsm8:15|lsmi:26|yi:39|Yi (|lsm32:237|lsm8:15|lsmi:26|yi:39|:15)
   -      3    A    17        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:27|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:15|lsmi:27|c_i_plus_1:27|:23)
   -      8    A    17        OR2        !     0    3    1    1  |lsm32:237|lsm8:15|lsmi:27|sum_xor2:26|Di (|lsm32:237|lsm8:15|lsmi:27|sum_xor2:26|:12)
   -      7    A    17        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:27|xi:38|Xi~1 (|lsm32:237|lsm8:15|lsmi:27|xi:38|~36~1)
   -      6    A    17        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:27|xi:38|Xi~2 (|lsm32:237|lsm8:15|lsmi:27|xi:38|~36~2)
   -      5    A    17        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:15|lsmi:27|xi:38|Xi~3 (|lsm32:237|lsm8:15|lsmi:27|xi:38|~36~3)
   -      4    A    17        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:27|xi:38|Xi~4 (|lsm32:237|lsm8:15|lsmi:27|xi:38|~36~4)
   -      1    A    17        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:27|xi:38|Xi (|lsm32:237|lsm8:15|lsmi:27|xi:38|:36)
   -      2    A    17        OR2        !     3    0    0    2  |lsm32:237|lsm8:15|lsmi:27|yi:39|Yi (|lsm32:237|lsm8:15|lsmi:27|yi:39|:15)
   -      1    A    07        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:28|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:15|lsmi:28|c_i_plus_1:27|:23)
   -      2    A    07        OR2        !     0    3    1    1  |lsm32:237|lsm8:15|lsmi:28|sum_xor2:26|Di (|lsm32:237|lsm8:15|lsmi:28|sum_xor2:26|:12)
   -      8    A    20        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:28|xi:38|Xi~1 (|lsm32:237|lsm8:15|lsmi:28|xi:38|~36~1)
   -      1    A    13        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:28|xi:38|Xi~2 (|lsm32:237|lsm8:15|lsmi:28|xi:38|~36~2)
   -      7    A    13        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:15|lsmi:28|xi:38|Xi~3 (|lsm32:237|lsm8:15|lsmi:28|xi:38|~36~3)
   -      3    A    07        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:28|xi:38|Xi~4 (|lsm32:237|lsm8:15|lsmi:28|xi:38|~36~4)
   -      4    A    07        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:28|xi:38|Xi (|lsm32:237|lsm8:15|lsmi:28|xi:38|:36)
   -      6    A    07        OR2        !     3    0    0    2  |lsm32:237|lsm8:15|lsmi:28|yi:39|Yi (|lsm32:237|lsm8:15|lsmi:28|yi:39|:15)
   -      7    A    07        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:29|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:15|lsmi:29|c_i_plus_1:27|:23)
   -      5    A    07        OR2        !     0    3    1    1  |lsm32:237|lsm8:15|lsmi:29|sum_xor2:26|Di (|lsm32:237|lsm8:15|lsmi:29|sum_xor2:26|:12)
   -      2    A    13        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:29|xi:38|Xi~1 (|lsm32:237|lsm8:15|lsmi:29|xi:38|~36~1)
   -      3    A    13        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:29|xi:38|Xi~2 (|lsm32:237|lsm8:15|lsmi:29|xi:38|~36~2)
   -      4    A    13        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:15|lsmi:29|xi:38|Xi~3 (|lsm32:237|lsm8:15|lsmi:29|xi:38|~36~3)
   -      6    A    13        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:15|lsmi:29|xi:38|Xi~4 (|lsm32:237|lsm8:15|lsmi:29|xi:38|~36~4)
   -      5    A    13        OR2        !     1    3    0    2  |lsm32:237|lsm8:15|lsmi:29|xi:38|Xi (|lsm32:237|lsm8:15|lsmi:29|xi:38|:36)
   -      8    A    07        OR2        !     3    0    0    2  |lsm32:237|lsm8:15|lsmi:29|yi:39|Yi (|lsm32:237|lsm8:15|lsmi:29|yi:39|:15)
   -      1    A    08        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:20|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:16|lsmi:20|c_i_plus_1:27|:23)
   -      6    A    08        OR2        !     0    3    1    1  |lsm32:237|lsm8:16|lsmi:20|sum_xor2:26|Di (|lsm32:237|lsm8:16|lsmi:20|sum_xor2:26|:12)
   -      2    A    08        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:20|xi:38|Xi~1 (|lsm32:237|lsm8:16|lsmi:20|xi:38|~36~1)
   -      3    A    08        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:20|xi:38|Xi~2 (|lsm32:237|lsm8:16|lsmi:20|xi:38|~36~2)
   -      4    A    08        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:16|lsmi:20|xi:38|Xi~3 (|lsm32:237|lsm8:16|lsmi:20|xi:38|~36~3)
   -      5    A    08        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:20|xi:38|Xi~4 (|lsm32:237|lsm8:16|lsmi:20|xi:38|~36~4)
   -      7    A    08        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:20|xi:38|Xi (|lsm32:237|lsm8:16|lsmi:20|xi:38|:36)
   -      8    A    08        OR2        !     3    0    0    2  |lsm32:237|lsm8:16|lsmi:20|yi:39|Yi (|lsm32:237|lsm8:16|lsmi:20|yi:39|:15)
   -      7    B    17        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:21|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:16|lsmi:21|c_i_plus_1:27|:23)
   -      6    B    17        OR2        !     0    3    1    1  |lsm32:237|lsm8:16|lsmi:21|sum_xor2:26|Di (|lsm32:237|lsm8:16|lsmi:21|sum_xor2:26|:12)
   -      4    B    17        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:21|xi:38|Xi~1 (|lsm32:237|lsm8:16|lsmi:21|xi:38|~36~1)
   -      5    B    17        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:21|xi:38|Xi~2 (|lsm32:237|lsm8:16|lsmi:21|xi:38|~36~2)
   -      8    B    17        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:16|lsmi:21|xi:38|Xi~3 (|lsm32:237|lsm8:16|lsmi:21|xi:38|~36~3)
   -      3    B    17        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:21|xi:38|Xi~4 (|lsm32:237|lsm8:16|lsmi:21|xi:38|~36~4)
   -      2    B    17        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:21|xi:38|Xi (|lsm32:237|lsm8:16|lsmi:21|xi:38|:36)
   -      1    B    17        OR2        !     3    0    0    2  |lsm32:237|lsm8:16|lsmi:21|yi:39|Yi (|lsm32:237|lsm8:16|lsmi:21|yi:39|:15)
   -      3    B    18        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:23|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:16|lsmi:23|c_i_plus_1:27|:23)
   -      2    B    15        OR2        !     0    3    1    1  |lsm32:237|lsm8:16|lsmi:23|sum_xor2:26|Di (|lsm32:237|lsm8:16|lsmi:23|sum_xor2:26|:12)
   -      7    B    10        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:23|xi:38|Xi~1 (|lsm32:237|lsm8:16|lsmi:23|xi:38|~36~1)
   -      7    B    07        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:23|xi:38|Xi~2 (|lsm32:237|lsm8:16|lsmi:23|xi:38|~36~2)
   -      1    B    07        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:16|lsmi:23|xi:38|Xi~3 (|lsm32:237|lsm8:16|lsmi:23|xi:38|~36~3)
   -      8    B    10        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:23|xi:38|Xi~4 (|lsm32:237|lsm8:16|lsmi:23|xi:38|~36~4)
   -      1    B    10        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:23|xi:38|Xi (|lsm32:237|lsm8:16|lsmi:23|xi:38|:36)
   -      7    B    18        OR2        !     3    0    0    2  |lsm32:237|lsm8:16|lsmi:23|yi:39|Yi (|lsm32:237|lsm8:16|lsmi:23|yi:39|:15)
   -      3    B    20        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:25|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:16|lsmi:25|c_i_plus_1:27|:23)
   -      1    B    20        OR2        !     0    3    1    1  |lsm32:237|lsm8:16|lsmi:25|sum_xor2:26|Di (|lsm32:237|lsm8:16|lsmi:25|sum_xor2:26|:12)
   -      2    B    20        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:25|xi:38|Xi~1 (|lsm32:237|lsm8:16|lsmi:25|xi:38|~36~1)
   -      4    B    20        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:25|xi:38|Xi~2 (|lsm32:237|lsm8:16|lsmi:25|xi:38|~36~2)
   -      5    B    20        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:16|lsmi:25|xi:38|Xi~3 (|lsm32:237|lsm8:16|lsmi:25|xi:38|~36~3)
   -      6    B    20        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:25|xi:38|Xi~4 (|lsm32:237|lsm8:16|lsmi:25|xi:38|~36~4)
   -      7    B    20        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:25|xi:38|Xi (|lsm32:237|lsm8:16|lsmi:25|xi:38|:36)
   -      8    B    20        OR2        !     3    0    0    2  |lsm32:237|lsm8:16|lsmi:25|yi:39|Yi (|lsm32:237|lsm8:16|lsmi:25|yi:39|:15)
   -      5    B    12        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:26|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:16|lsmi:26|c_i_plus_1:27|:23)
   -      1    B    12        OR2        !     0    3    1    1  |lsm32:237|lsm8:16|lsmi:26|sum_xor2:26|Di (|lsm32:237|lsm8:16|lsmi:26|sum_xor2:26|:12)
   -      8    B    06        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:26|xi:38|Xi~1 (|lsm32:237|lsm8:16|lsmi:26|xi:38|~36~1)
   -      6    B    06        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:26|xi:38|Xi~2 (|lsm32:237|lsm8:16|lsmi:26|xi:38|~36~2)
   -      4    B    06        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:16|lsmi:26|xi:38|Xi~3 (|lsm32:237|lsm8:16|lsmi:26|xi:38|~36~3)
   -      5    B    06        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:26|xi:38|Xi~4 (|lsm32:237|lsm8:16|lsmi:26|xi:38|~36~4)
   -      7    B    06        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:26|xi:38|Xi (|lsm32:237|lsm8:16|lsmi:26|xi:38|:36)
   -      4    B    12        OR2        !     3    0    0    2  |lsm32:237|lsm8:16|lsmi:26|yi:39|Yi (|lsm32:237|lsm8:16|lsmi:26|yi:39|:15)
   -      3    B    12        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:27|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:16|lsmi:27|c_i_plus_1:27|:23)
   -      6    B    12        OR2        !     0    3    1    1  |lsm32:237|lsm8:16|lsmi:27|sum_xor2:26|Di (|lsm32:237|lsm8:16|lsmi:27|sum_xor2:26|:12)
   -      2    B    19        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:27|xi:38|Xi~1 (|lsm32:237|lsm8:16|lsmi:27|xi:38|~36~1)
   -      4    B    19        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:27|xi:38|Xi~2 (|lsm32:237|lsm8:16|lsmi:27|xi:38|~36~2)
   -      7    B    19        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:16|lsmi:27|xi:38|Xi~3 (|lsm32:237|lsm8:16|lsmi:27|xi:38|~36~3)
   -      3    B    19        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:27|xi:38|Xi~4 (|lsm32:237|lsm8:16|lsmi:27|xi:38|~36~4)
   -      6    B    19        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:27|xi:38|Xi (|lsm32:237|lsm8:16|lsmi:27|xi:38|:36)
   -      2    B    12        OR2        !     3    0    0    2  |lsm32:237|lsm8:16|lsmi:27|yi:39|Yi (|lsm32:237|lsm8:16|lsmi:27|yi:39|:15)
   -      7    B    21        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:28|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:16|lsmi:28|c_i_plus_1:27|:23)
   -      1    B    21        OR2        !     0    3    1    1  |lsm32:237|lsm8:16|lsmi:28|sum_xor2:26|Di (|lsm32:237|lsm8:16|lsmi:28|sum_xor2:26|:12)
   -      8    B    21        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:28|xi:38|Xi~1 (|lsm32:237|lsm8:16|lsmi:28|xi:38|~36~1)
   -      6    B    21        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:28|xi:38|Xi~2 (|lsm32:237|lsm8:16|lsmi:28|xi:38|~36~2)
   -      5    B    21        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:16|lsmi:28|xi:38|Xi~3 (|lsm32:237|lsm8:16|lsmi:28|xi:38|~36~3)
   -      4    B    21        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:28|xi:38|Xi~4 (|lsm32:237|lsm8:16|lsmi:28|xi:38|~36~4)
   -      3    B    21        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:28|xi:38|Xi (|lsm32:237|lsm8:16|lsmi:28|xi:38|:36)
   -      2    B    21        OR2        !     3    0    0    2  |lsm32:237|lsm8:16|lsmi:28|yi:39|Yi (|lsm32:237|lsm8:16|lsmi:28|yi:39|:15)
   -      4    B    16        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:29|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:16|lsmi:29|c_i_plus_1:27|:23)
   -      6    B    16        OR2        !     0    3    1    1  |lsm32:237|lsm8:16|lsmi:29|sum_xor2:26|Di (|lsm32:237|lsm8:16|lsmi:29|sum_xor2:26|:12)
   -      2    B    16        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:29|xi:38|Xi~1 (|lsm32:237|lsm8:16|lsmi:29|xi:38|~36~1)
   -      1    B    16        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:29|xi:38|Xi~2 (|lsm32:237|lsm8:16|lsmi:29|xi:38|~36~2)
   -      3    B    16        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:16|lsmi:29|xi:38|Xi~3 (|lsm32:237|lsm8:16|lsmi:29|xi:38|~36~3)
   -      5    B    16        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:16|lsmi:29|xi:38|Xi~4 (|lsm32:237|lsm8:16|lsmi:29|xi:38|~36~4)
   -      7    B    16        OR2        !     1    3    0    2  |lsm32:237|lsm8:16|lsmi:29|xi:38|Xi (|lsm32:237|lsm8:16|lsmi:29|xi:38|:36)
   -      8    B    16        OR2        !     3    0    0    2  |lsm32:237|lsm8:16|lsmi:29|yi:39|Yi (|lsm32:237|lsm8:16|lsmi:29|yi:39|:15)
   -      3    B    02        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:20|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:17|lsmi:20|c_i_plus_1:27|:23)
   -      1    B    02        OR2        !     0    3    1    1  |lsm32:237|lsm8:17|lsmi:20|sum_xor2:26|Di (|lsm32:237|lsm8:17|lsmi:20|sum_xor2:26|:12)
   -      6    B    09        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:20|xi:38|Xi~1 (|lsm32:237|lsm8:17|lsmi:20|xi:38|~36~1)
   -      7    B    14        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:20|xi:38|Xi~2 (|lsm32:237|lsm8:17|lsmi:20|xi:38|~36~2)
   -      1    B    14        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:17|lsmi:20|xi:38|Xi~3 (|lsm32:237|lsm8:17|lsmi:20|xi:38|~36~3)
   -      5    B    09        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:20|xi:38|Xi~4 (|lsm32:237|lsm8:17|lsmi:20|xi:38|~36~4)
   -      7    B    09        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:20|xi:38|Xi (|lsm32:237|lsm8:17|lsmi:20|xi:38|:36)
   -      6    B    02        OR2        !     3    0    0    2  |lsm32:237|lsm8:17|lsmi:20|yi:39|Yi (|lsm32:237|lsm8:17|lsmi:20|yi:39|:15)
   -      8    B    03        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:21|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:17|lsmi:21|c_i_plus_1:27|:23)
   -      2    B    03        OR2        !     0    3    1    1  |lsm32:237|lsm8:17|lsmi:21|sum_xor2:26|Di (|lsm32:237|lsm8:17|lsmi:21|sum_xor2:26|:12)
   -      6    B    07        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:21|xi:38|Xi~1 (|lsm32:237|lsm8:17|lsmi:21|xi:38|~36~1)
   -      4    B    07        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:21|xi:38|Xi~2 (|lsm32:237|lsm8:17|lsmi:21|xi:38|~36~2)
   -      3    B    07        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:17|lsmi:21|xi:38|Xi~3 (|lsm32:237|lsm8:17|lsmi:21|xi:38|~36~3)
   -      2    B    07        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:21|xi:38|Xi~4 (|lsm32:237|lsm8:17|lsmi:21|xi:38|~36~4)
   -      5    B    07        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:21|xi:38|Xi (|lsm32:237|lsm8:17|lsmi:21|xi:38|:36)
   -      7    B    03        OR2        !     3    0    0    2  |lsm32:237|lsm8:17|lsmi:21|yi:39|Yi (|lsm32:237|lsm8:17|lsmi:21|yi:39|:15)
   -      6    B    03        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:23|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:17|lsmi:23|c_i_plus_1:27|:23)
   -      3    B    03        OR2        !     0    3    1    1  |lsm32:237|lsm8:17|lsmi:23|sum_xor2:26|Di (|lsm32:237|lsm8:17|lsmi:23|sum_xor2:26|:12)
   -      2    B    01        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:23|xi:38|Xi~1 (|lsm32:237|lsm8:17|lsmi:23|xi:38|~36~1)
   -      8    B    08        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:23|xi:38|Xi~2 (|lsm32:237|lsm8:17|lsmi:23|xi:38|~36~2)
   -      7    B    08        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:17|lsmi:23|xi:38|Xi~3 (|lsm32:237|lsm8:17|lsmi:23|xi:38|~36~3)
   -      6    B    08        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:23|xi:38|Xi~4 (|lsm32:237|lsm8:17|lsmi:23|xi:38|~36~4)
   -      5    B    08        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:23|xi:38|Xi (|lsm32:237|lsm8:17|lsmi:23|xi:38|:36)
   -      5    B    03        OR2        !     3    0    0    2  |lsm32:237|lsm8:17|lsmi:23|yi:39|Yi (|lsm32:237|lsm8:17|lsmi:23|yi:39|:15)
   -      4    B    03        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:25|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:17|lsmi:25|c_i_plus_1:27|:23)
   -      1    B    03        OR2        !     0    3    1    1  |lsm32:237|lsm8:17|lsmi:25|sum_xor2:26|Di (|lsm32:237|lsm8:17|lsmi:25|sum_xor2:26|:12)
   -      2    B    05        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:25|xi:38|Xi~1 (|lsm32:237|lsm8:17|lsmi:25|xi:38|~36~1)
   -      1    B    05        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:25|xi:38|Xi~2 (|lsm32:237|lsm8:17|lsmi:25|xi:38|~36~2)
   -      3    B    05        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:17|lsmi:25|xi:38|Xi~3 (|lsm32:237|lsm8:17|lsmi:25|xi:38|~36~3)
   -      5    B    05        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:25|xi:38|Xi~4 (|lsm32:237|lsm8:17|lsmi:25|xi:38|~36~4)
   -      7    B    05        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:25|xi:38|Xi (|lsm32:237|lsm8:17|lsmi:25|xi:38|:36)
   -      4    B    18        OR2        !     3    0    0    2  |lsm32:237|lsm8:17|lsmi:25|yi:39|Yi (|lsm32:237|lsm8:17|lsmi:25|yi:39|:15)
   -      5    A    09        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:26|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:17|lsmi:26|c_i_plus_1:27|:23)
   -      1    A    09        OR2        !     0    3    1    1  |lsm32:237|lsm8:17|lsmi:26|sum_xor2:26|Di (|lsm32:237|lsm8:17|lsmi:26|sum_xor2:26|:12)
   -      8    A    09        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:26|xi:38|Xi~1 (|lsm32:237|lsm8:17|lsmi:26|xi:38|~36~1)
   -      7    A    09        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:26|xi:38|Xi~2 (|lsm32:237|lsm8:17|lsmi:26|xi:38|~36~2)
   -      6    A    09        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:17|lsmi:26|xi:38|Xi~3 (|lsm32:237|lsm8:17|lsmi:26|xi:38|~36~3)
   -      4    A    09        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:26|xi:38|Xi~4 (|lsm32:237|lsm8:17|lsmi:26|xi:38|~36~4)
   -      3    A    09        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:26|xi:38|Xi (|lsm32:237|lsm8:17|lsmi:26|xi:38|:36)
   -      2    A    09        OR2        !     3    0    0    2  |lsm32:237|lsm8:17|lsmi:26|yi:39|Yi (|lsm32:237|lsm8:17|lsmi:26|yi:39|:15)
   -      5    B    02        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:27|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:17|lsmi:27|c_i_plus_1:27|:23)
   -      2    B    02        OR2        !     0    3    1    1  |lsm32:237|lsm8:17|lsmi:27|sum_xor2:26|Di (|lsm32:237|lsm8:17|lsmi:27|sum_xor2:26|:12)
   -      3    B    01        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:27|xi:38|Xi~1 (|lsm32:237|lsm8:17|lsmi:27|xi:38|~36~1)
   -      4    B    01        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:27|xi:38|Xi~2 (|lsm32:237|lsm8:17|lsmi:27|xi:38|~36~2)
   -      6    B    01        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:17|lsmi:27|xi:38|Xi~3 (|lsm32:237|lsm8:17|lsmi:27|xi:38|~36~3)
   -      1    B    01        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:27|xi:38|Xi~4 (|lsm32:237|lsm8:17|lsmi:27|xi:38|~36~4)
   -      5    B    01        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:27|xi:38|Xi (|lsm32:237|lsm8:17|lsmi:27|xi:38|:36)
   -      4    B    02        OR2        !     3    0    0    2  |lsm32:237|lsm8:17|lsmi:27|yi:39|Yi (|lsm32:237|lsm8:17|lsmi:27|yi:39|:15)
   -      2    B    11        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:28|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:17|lsmi:28|c_i_plus_1:27|:23)
   -      4    B    11        OR2        !     0    3    1    1  |lsm32:237|lsm8:17|lsmi:28|sum_xor2:26|Di (|lsm32:237|lsm8:17|lsmi:28|sum_xor2:26|:12)
   -      4    B    05        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:28|xi:38|Xi~1 (|lsm32:237|lsm8:17|lsmi:28|xi:38|~36~1)
   -      1    B    08        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:28|xi:38|Xi~2 (|lsm32:237|lsm8:17|lsmi:28|xi:38|~36~2)
   -      3    B    08        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:17|lsmi:28|xi:38|Xi~3 (|lsm32:237|lsm8:17|lsmi:28|xi:38|~36~3)
   -      2    B    08        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:28|xi:38|Xi~4 (|lsm32:237|lsm8:17|lsmi:28|xi:38|~36~4)
   -      4    B    08        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:28|xi:38|Xi (|lsm32:237|lsm8:17|lsmi:28|xi:38|:36)
   -      1    B    18        OR2        !     3    0    0    2  |lsm32:237|lsm8:17|lsmi:28|yi:39|Yi (|lsm32:237|lsm8:17|lsmi:28|yi:39|:15)
   -      3    B    11        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:29|c_i_plus_1:27|C_i_plus_1 (|lsm32:237|lsm8:17|lsmi:29|c_i_plus_1:27|:23)
   -      1    B    11        OR2        !     0    3    1    1  |lsm32:237|lsm8:17|lsmi:29|sum_xor2:26|Di (|lsm32:237|lsm8:17|lsmi:29|sum_xor2:26|:12)
   -      6    B    18        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:29|xi:38|Xi~1 (|lsm32:237|lsm8:17|lsmi:29|xi:38|~36~1)
   -      5    B    11        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:29|xi:38|Xi~2 (|lsm32:237|lsm8:17|lsmi:29|xi:38|~36~2)
   -      6    B    11        OR2    s   !     3    1    0    1  |lsm32:237|lsm8:17|lsmi:29|xi:38|Xi~3 (|lsm32:237|lsm8:17|lsmi:29|xi:38|~36~3)
   -      7    B    11        OR2    s   !     4    0    0    1  |lsm32:237|lsm8:17|lsmi:29|xi:38|Xi~4 (|lsm32:237|lsm8:17|lsmi:29|xi:38|~36~4)
   -      8    B    11        OR2        !     1    3    0    2  |lsm32:237|lsm8:17|lsmi:29|xi:38|Xi (|lsm32:237|lsm8:17|lsmi:29|xi:38|:36)
   -      5    B    18        OR2        !     3    0    0    2  |lsm32:237|lsm8:17|lsmi:29|yi:39|Yi (|lsm32:237|lsm8:17|lsmi:29|yi:39|:15)
   -      6    B    13        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:20|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:14|lsmi:20|c_i_plus_1:27|:23)
   -      2    B    13        OR2        !     0    3    1    1  |lsm32:238|lsm8:14|lsmi:20|sum_xor2:26|Di (|lsm32:238|lsm8:14|lsmi:20|sum_xor2:26|:12)
   -      5    B    14        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:20|xi:38|Xi~1 (|lsm32:238|lsm8:14|lsmi:20|xi:38|~36~1)
   -      6    B    14        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:20|xi:38|Xi~2 (|lsm32:238|lsm8:14|lsmi:20|xi:38|~36~2)
   -      4    B    14        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:20|xi:38|Xi~3 (|lsm32:238|lsm8:14|lsmi:20|xi:38|~36~3)
   -      3    B    14        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:20|xi:38|Xi~4 (|lsm32:238|lsm8:14|lsmi:20|xi:38|~36~4)
   -      2    B    14        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:20|xi:38|Xi (|lsm32:238|lsm8:14|lsmi:20|xi:38|:36)
   -      4    B    13        OR2        !     3    0    0    2  |lsm32:238|lsm8:14|lsmi:20|yi:39|Yi (|lsm32:238|lsm8:14|lsmi:20|yi:39|:15)
   -      5    B    13        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:21|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:14|lsmi:21|c_i_plus_1:27|:23)
   -      1    B    13        OR2        !     0    3    1    1  |lsm32:238|lsm8:14|lsmi:21|sum_xor2:26|Di (|lsm32:238|lsm8:14|lsmi:21|sum_xor2:26|:12)
   -      5    B    10        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:21|xi:38|Xi~1 (|lsm32:238|lsm8:14|lsmi:21|xi:38|~36~1)
   -      6    B    10        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:21|xi:38|Xi~2 (|lsm32:238|lsm8:14|lsmi:21|xi:38|~36~2)
   -      3    B    10        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:21|xi:38|Xi~3 (|lsm32:238|lsm8:14|lsmi:21|xi:38|~36~3)
   -      2    B    10        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:21|xi:38|Xi~4 (|lsm32:238|lsm8:14|lsmi:21|xi:38|~36~4)
   -      4    B    10        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:21|xi:38|Xi (|lsm32:238|lsm8:14|lsmi:21|xi:38|:36)
   -      3    B    13        OR2        !     3    0    0    2  |lsm32:238|lsm8:14|lsmi:21|yi:39|Yi (|lsm32:238|lsm8:14|lsmi:21|yi:39|:15)
   -      3    B    04        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:23|c_i_plus_1:27|C_i_plus_1 (|lsm32:238|lsm8:14|lsmi:23|c_i_plus_1:27|:23)
   -      1    B    04        OR2        !     0    3    1    1  |lsm32:238|lsm8:14|lsmi:23|sum_xor2:26|Di (|lsm32:238|lsm8:14|lsmi:23|sum_xor2:26|:12)
   -      1    B    09        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:23|xi:38|Xi~1 (|lsm32:238|lsm8:14|lsmi:23|xi:38|~36~1)
   -      4    B    09        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:23|xi:38|Xi~2 (|lsm32:238|lsm8:14|lsmi:23|xi:38|~36~2)
   -      3    B    09        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:23|xi:38|Xi~3 (|lsm32:238|lsm8:14|lsmi:23|xi:38|~36~3)
   -      2    B    09        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:23|xi:38|Xi~4 (|lsm32:238|lsm8:14|lsmi:23|xi:38|~36~4)
   -      8    B    09        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:23|xi:38|Xi (|lsm32:238|lsm8:14|lsmi:23|xi:38|:36)
   -      5    B    04        OR2        !     3    0    0    2  |lsm32:238|lsm8:14|lsmi:23|yi:39|Yi (|lsm32:238|lsm8:14|lsmi:23|yi:39|:15)
   -      7    B    04        OR2        !     1    3    1    0  ~PIN002 (|lsm32:238|lsm8:14|lsmi:25|c_i_plus_1:27|:23)
   -      2    B    04        OR2        !     0    3    1    1  |lsm32:238|lsm8:14|lsmi:25|sum_xor2:26|Di (|lsm32:238|lsm8:14|lsmi:25|sum_xor2:26|:12)
   -      2    B    06        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:25|xi:38|Xi~1 (|lsm32:238|lsm8:14|lsmi:25|xi:38|~36~1)
   -      1    B    19        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:25|xi:38|Xi~2 (|lsm32:238|lsm8:14|lsmi:25|xi:38|~36~2)
   -      5    B    19        OR2    s   !     3    1    0    1  |lsm32:238|lsm8:14|lsmi:25|xi:38|Xi~3 (|lsm32:238|lsm8:14|lsmi:25|xi:38|~36~3)
   -      1    B    06        OR2    s   !     4    0    0    1  |lsm32:238|lsm8:14|lsmi:25|xi:38|Xi~4 (|lsm32:238|lsm8:14|lsmi:25|xi:38|~36~4)
   -      3    B    06        OR2        !     1    3    0    2  |lsm32:238|lsm8:14|lsmi:25|xi:38|Xi (|lsm32:238|lsm8:14|lsmi:25|xi:38|:36)
   -      4    B    04        OR2        !     3    0    0    2  |lsm32:238|lsm8:14|lsmi:25|yi:39|Yi (|lsm32:238|lsm8:14|lsmi:25|yi:39|:15)
   -      5    A    14       AND2    s         0    4    0    1  ~241~1
   -      2    A    14       AND2    s         0    4    0    1  ~241~2
   -      3    A    14       AND2    s         0    4    0    1  ~241~3
   -      4    A    14       AND2    s         0    4    0    1  ~241~4
   -      6    A    14       AND2    s         0    4    0    1  ~241~5
   -      4    B    15       AND2    s         0    4    0    1  ~241~6
   -      3    B    15       AND2    s         0    4    0    1  ~241~7
   -      6    B    15       AND2    s         0    4    0    1  ~241~8
   -      7    B    15       AND2    s         0    4    0    1  ~241~9
   -      8    B    15       AND2    s         0    4    0    1  ~241~10
   -      5    B    15       AND2    s         0    4    0    1  ~241~11
   -      1    B    15       AND2    s         1    3    1    0  ~241~12


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm1

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      86/168( 51%)    3/16( 18%)     13/16( 81%)     0/16(  0%)
B:     100/168( 59%)    4/16( 25%)     12/16( 75%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      6/16( 37%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
02:      5/16( 31%)     4/4(100%)      0/4(  0%)       0/4(  0%)
03:      4/16( 25%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
04:      4/16( 25%)     4/4(100%)      0/4(  0%)       0/4(  0%)
05:      4/16( 25%)     4/4(100%)      0/4(  0%)       0/4(  0%)
06:      5/16( 31%)     4/4(100%)      0/4(  0%)       0/4(  0%)
07:      4/16( 25%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
08:      6/16( 37%)     4/4(100%)      0/4(  0%)       0/4(  0%)
09:      6/16( 37%)     4/4(100%)      0/4(  0%)       0/4(  0%)
10:      5/16( 31%)     4/4(100%)      0/4(  0%)       0/4(  0%)
11:      4/16( 25%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
12:      4/16( 25%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
13:      4/16( 25%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
14:      5/16( 31%)     4/4(100%)      0/4(  0%)       0/4(  0%)
15:      4/16( 25%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
16:      4/16( 25%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
17:      4/16( 25%)     2/4( 50%)      2/4( 50%)       0/4(  0%)
18:      3/16( 18%)     2/4( 50%)      2/4( 50%)       0/4(  0%)
19:      4/16( 25%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
20:      4/16( 25%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
21:      3/16( 18%)     2/4( 50%)      1/4( 25%)       0/4(  0%)


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt
lsm1

** EQUATIONS **

D36      : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
P00      : INPUT;
P01      : INPUT;
P02      : INPUT;
P03      : INPUT;
P04      : INPUT;
P05      : INPUT;
P06      : INPUT;
P07      : INPUT;
P08      : INPUT;
P09      : INPUT;
P10      : INPUT;
P11      : INPUT;
P12      : INPUT;
P13      : INPUT;
P14      : INPUT;
P15      : INPUT;
P16      : INPUT;
P17      : INPUT;
P18      : INPUT;
P19      : INPUT;
P20      : INPUT;
P21      : INPUT;
P22      : INPUT;
P23      : INPUT;
P24      : INPUT;
P25      : INPUT;
P26      : INPUT;
P27      : INPUT;
P28      : INPUT;
P29      : INPUT;
P30      : INPUT;
P31      : INPUT;
P32      : INPUT;
P33      : INPUT;
P34      : INPUT;
P35      : INPUT;
Q00      : INPUT;
Q01      : INPUT;
Q02      : INPUT;
Q03      : INPUT;
Q04      : INPUT;
Q05      : INPUT;
Q06      : INPUT;
Q07      : INPUT;
Q08      : INPUT;
Q09      : INPUT;
Q10      : INPUT;
Q11      : INPUT;
Q12      : INPUT;
Q13      : INPUT;
Q14      : INPUT;
Q15      : INPUT;
Q16      : INPUT;
Q17      : INPUT;
Q18      : INPUT;
Q19      : INPUT;
Q20      : INPUT;
Q21      : INPUT;
Q22      : INPUT;
Q23      : INPUT;
Q24      : INPUT;
Q25      : INPUT;
Q26      : INPUT;
Q27      : INPUT;
Q28      : INPUT;
Q29      : INPUT;
Q30      : INPUT;
Q31      : INPUT;
Q32      : INPUT;
Q33      : INPUT;
Q34      : INPUT;
Q35      : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'D00' 
-- Equation name is 'D00', type is output 
D00      =  _LC1_A19;

-- Node name is 'D01' 
-- Equation name is 'D01', type is output 
D01      =  _LC2_A18;

-- Node name is 'D02' 
-- Equation name is 'D02', type is output 
D02      =  _LC1_A5;

-- Node name is 'D03' 
-- Equation name is 'D03', type is output 
D03      =  _LC2_A5;

-- Node name is 'D04' 
-- Equation name is 'D04', type is output 
D04      =  _LC1_A14;

-- Node name is 'D05' 
-- Equation name is 'D05', type is output 
D05      =  _LC2_A10;

-- Node name is 'D06' 
-- Equation name is 'D06', type is output 
D06      =  _LC5_A10;

-- Node name is 'D07' 
-- Equation name is 'D07', type is output 
D07      =  _LC1_A1;

-- Node name is 'D08' 
-- Equation name is 'D08', type is output 
D08      =  _LC8_A1;

-- Node name is 'D09' 
-- Equation name is 'D09', type is output 
D09      =  _LC2_A1;

-- Node name is 'D10' 
-- Equation name is 'D10', type is output 
D10      =  _LC1_A6;

-- Node name is 'D11' 
-- Equation name is 'D11', type is output 
D11      =  _LC2_A6;

-- Node name is 'D12' 
-- Equation name is 'D12', type is output 
D12      =  _LC5_A7;

-- Node name is 'D13' 
-- Equation name is 'D13', type is output 
D13      =  _LC2_A7;

-- Node name is 'D14' 
-- Equation name is 'D14', type is output 
D14      =  _LC8_A17;

-- Node name is 'D15' 
-- Equation name is 'D15', type is output 
D15      =  _LC4_A16;

-- Node name is 'D16' 
-- Equation name is 'D16', type is output 
D16      =  _LC6_A8;

-- Node name is 'D17' 
-- Equation name is 'D17', type is output 
D17      =  _LC6_B17;

-- Node name is 'D18' 
-- Equation name is 'D18', type is output 
D18      =  _LC2_B15;

-- Node name is 'D19' 
-- Equation name is 'D19', type is output 
D19      =  _LC1_B20;

-- Node name is 'D20' 
-- Equation name is 'D20', type is output 
D20      =  _LC6_B16;

-- Node name is 'D21' 
-- Equation name is 'D21', type is output 
D21      =  _LC1_B21;

-- Node name is 'D22' 
-- Equation name is 'D22', type is output 
D22      =  _LC6_B12;

-- Node name is 'D23' 
-- Equation name is 'D23', type is output 
D23      =  _LC1_B12;

-- Node name is 'D24' 
-- Equation name is 'D24', type is output 
D24      =  _LC1_B2;

-- Node name is 'D25' 
-- Equation name is 'D25', type is output 
D25      =  _LC2_B3;

-- Node name is 'D26' 
-- Equation name is 'D26', type is output 
D26      =  _LC3_B3;

-- Node name is 'D27' 
-- Equation name is 'D27', type is output 
D27      =  _LC1_B3;

-- Node name is 'D28' 
-- Equation name is 'D28', type is output 
D28      =  _LC1_B11;

-- Node name is 'D29' 
-- Equation name is 'D29', type is output 
D29      =  _LC4_B11;

-- Node name is 'D30' 
-- Equation name is 'D30', type is output 
D30      =  _LC2_B2;

-- Node name is 'D31' 
-- Equation name is 'D31', type is output 
D31      =  _LC1_A9;

-- Node name is 'D32' 
-- Equation name is 'D32', type is output 
D32      =  _LC2_B13;

-- Node name is 'D33' 
-- Equation name is 'D33', type is output 
D33      =  _LC1_B13;

-- Node name is 'D34' 
-- Equation name is 'D34', type is output 
D34      =  _LC1_B4;

-- Node name is 'D35' 
-- Equation name is 'D35', type is output 
D35      =  _LC2_B4;

-- Node name is '|c0:234|:19' = '|c0:234|C0' 
-- Equation name is '_LC8_A19', type is buried 
!_LC8_A19 = _LC8_A19~NOT;
_LC8_A19~NOT = LCELL( _EQ001);
  _EQ001 =  F3
         # !F2
         # !F0 & !F1
         #  F0 &  F1;

-- Node name is '|lsm32:237|lsm8:14|lsmi:20|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:14|lsmi:20|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC2_A19', type is buried 
!_LC2_A19 = _LC2_A19~NOT;
_LC2_A19~NOT = LCELL( _EQ002);
  _EQ002 = !_LC5_A20 & !_LC7_A19
         # !_LC7_A19 & !_LC8_A19
         # !_LC5_A20 & !_LC8_A19
         # !F2;

-- Node name is '|lsm32:237|lsm8:14|lsmi:20|sum_xor2:26|:12' = '|lsm32:237|lsm8:14|lsmi:20|sum_xor2:26|Di' 
-- Equation name is '_LC1_A19', type is buried 
!_LC1_A19 = _LC1_A19~NOT;
_LC1_A19~NOT = LCELL( _EQ003);
  _EQ003 = !_LC5_A20 & !_LC7_A19 & !_LC8_A19
         #  _LC5_A20 & !_LC7_A19 &  _LC8_A19
         # !_LC5_A20 &  _LC7_A19 &  _LC8_A19
         #  _LC5_A20 &  _LC7_A19 & !_LC8_A19;

-- Node name is '|lsm32:237|lsm8:14|lsmi:20|xi:38|:36' = '|lsm32:237|lsm8:14|lsmi:20|xi:38|Xi' 
-- Equation name is '_LC7_A19', type is buried 
!_LC7_A19 = _LC7_A19~NOT;
_LC7_A19~NOT = LCELL( _EQ004);
  _EQ004 = !_LC3_A19 & !_LC5_A19 & !_LC6_A19
         # !_LC5_A19 & !_LC6_A19 & !P00;

-- Node name is '|lsm32:237|lsm8:14|lsmi:20|xi:38|~36~1' = '|lsm32:237|lsm8:14|lsmi:20|xi:38|Xi~1' 
-- Equation name is '_LC3_A19', type is buried 
-- synthesized logic cell 
!_LC3_A19 = _LC3_A19~NOT;
_LC3_A19~NOT = LCELL( _EQ005);
  _EQ005 =  F0 &  ~PIN000 & !Q00
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:14|lsmi:20|xi:38|~36~2' = '|lsm32:237|lsm8:14|lsmi:20|xi:38|Xi~2' 
-- Equation name is '_LC4_A19', type is buried 
-- synthesized logic cell 
!_LC4_A19 = _LC4_A19~NOT;
_LC4_A19~NOT = LCELL( _EQ006);
  _EQ006 = !F0 &  Q00
         #  P00 &  Q00
         # !F0 &  P00
         #  F1 &  Q00
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:14|lsmi:20|xi:38|~36~3' = '|lsm32:237|lsm8:14|lsmi:20|xi:38|Xi~3' 
-- Equation name is '_LC5_A19', type is buried 
-- synthesized logic cell 
!_LC5_A19 = _LC5_A19~NOT;
_LC5_A19~NOT = LCELL( _EQ007);
  _EQ007 = !F1 &  F3
         #  F2
         # !_LC4_A19;

-- Node name is '|lsm32:237|lsm8:14|lsmi:20|xi:38|~36~4' = '|lsm32:237|lsm8:14|lsmi:20|xi:38|Xi~4' 
-- Equation name is '_LC6_A19', type is buried 
-- synthesized logic cell 
!_LC6_A19 = _LC6_A19~NOT;
_LC6_A19~NOT = LCELL( _EQ008);
  _EQ008 =  P00
         # !F1
         # !Q00
         #  F0;

-- Node name is '|lsm32:237|lsm8:14|lsmi:20|yi:39|:15' = '|lsm32:237|lsm8:14|lsmi:20|yi:39|Yi' 
-- Equation name is '_LC5_A20', type is buried 
!_LC5_A20 = _LC5_A20~NOT;
_LC5_A20~NOT = LCELL( _EQ009);
  _EQ009 =  ~PIN001
         #  F0 &  Q00
         # !F0 & !Q00;

-- Node name is '|lsm32:237|lsm8:14|lsmi:21|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:14|lsmi:21|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC7_A5', type is buried 
!_LC7_A5 = _LC7_A5~NOT;
_LC7_A5~NOT = LCELL( _EQ010);
  _EQ010 = !_LC2_A20 & !_LC7_A15
         # !_LC2_A19 & !_LC7_A15
         # !_LC2_A19 & !_LC2_A20
         # !F2;

-- Node name is '|lsm32:237|lsm8:14|lsmi:21|sum_xor2:26|:12' = '|lsm32:237|lsm8:14|lsmi:21|sum_xor2:26|Di' 
-- Equation name is '_LC2_A18', type is buried 
!_LC2_A18 = _LC2_A18~NOT;
_LC2_A18~NOT = LCELL( _EQ011);
  _EQ011 = !_LC2_A19 & !_LC2_A20 & !_LC7_A15
         #  _LC2_A19 &  _LC2_A20 & !_LC7_A15
         #  _LC2_A19 & !_LC2_A20 &  _LC7_A15
         # !_LC2_A19 &  _LC2_A20 &  _LC7_A15;

-- Node name is '|lsm32:237|lsm8:14|lsmi:21|xi:38|:36' = '|lsm32:237|lsm8:14|lsmi:21|xi:38|Xi' 
-- Equation name is '_LC7_A15', type is buried 
!_LC7_A15 = _LC7_A15~NOT;
_LC7_A15~NOT = LCELL( _EQ012);
  _EQ012 = !_LC2_A15 & !_LC3_A15 & !_LC5_A15
         # !_LC2_A15 & !_LC5_A15 & !P01;

-- Node name is '|lsm32:237|lsm8:14|lsmi:21|xi:38|~36~1' = '|lsm32:237|lsm8:14|lsmi:21|xi:38|Xi~1' 
-- Equation name is '_LC3_A15', type is buried 
-- synthesized logic cell 
!_LC3_A15 = _LC3_A15~NOT;
_LC3_A15~NOT = LCELL( _EQ013);
  _EQ013 =  F0 &  ~PIN000 & !Q01
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:14|lsmi:21|xi:38|~36~2' = '|lsm32:237|lsm8:14|lsmi:21|xi:38|Xi~2' 
-- Equation name is '_LC4_A15', type is buried 
-- synthesized logic cell 
!_LC4_A15 = _LC4_A15~NOT;
_LC4_A15~NOT = LCELL( _EQ014);
  _EQ014 = !F0 &  Q01
         #  P01 &  Q01
         # !F0 &  P01
         #  F1 &  Q01
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:14|lsmi:21|xi:38|~36~3' = '|lsm32:237|lsm8:14|lsmi:21|xi:38|Xi~3' 
-- Equation name is '_LC5_A15', type is buried 
-- synthesized logic cell 
!_LC5_A15 = _LC5_A15~NOT;
_LC5_A15~NOT = LCELL( _EQ015);
  _EQ015 = !F1 &  F3
         #  F2
         # !_LC4_A15;

-- Node name is '|lsm32:237|lsm8:14|lsmi:21|xi:38|~36~4' = '|lsm32:237|lsm8:14|lsmi:21|xi:38|Xi~4' 
-- Equation name is '_LC2_A15', type is buried 
-- synthesized logic cell 
!_LC2_A15 = _LC2_A15~NOT;
_LC2_A15~NOT = LCELL( _EQ016);
  _EQ016 =  P01
         # !F1
         # !Q01
         #  F0;

-- Node name is '|lsm32:237|lsm8:14|lsmi:21|yi:39|:15' = '|lsm32:237|lsm8:14|lsmi:21|yi:39|Yi' 
-- Equation name is '_LC2_A20', type is buried 
!_LC2_A20 = _LC2_A20~NOT;
_LC2_A20~NOT = LCELL( _EQ017);
  _EQ017 =  F0 &  Q01
         # !F0 & !Q01
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:14|lsmi:23|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:14|lsmi:23|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC6_A5', type is buried 
!_LC6_A5 = _LC6_A5~NOT;
_LC6_A5~NOT = LCELL( _EQ018);
  _EQ018 = !_LC1_A18 & !_LC4_A5
         # !_LC4_A5 & !_LC7_A5
         # !_LC1_A18 & !_LC7_A5
         # !F2;

-- Node name is '|lsm32:237|lsm8:14|lsmi:23|sum_xor2:26|:12' = '|lsm32:237|lsm8:14|lsmi:23|sum_xor2:26|Di' 
-- Equation name is '_LC1_A5', type is buried 
!_LC1_A5 = _LC1_A5~NOT;
_LC1_A5~NOT = LCELL( _EQ019);
  _EQ019 = !_LC1_A18 & !_LC4_A5 & !_LC7_A5
         #  _LC1_A18 &  _LC4_A5 & !_LC7_A5
         #  _LC1_A18 & !_LC4_A5 &  _LC7_A5
         # !_LC1_A18 &  _LC4_A5 &  _LC7_A5;

-- Node name is '|lsm32:237|lsm8:14|lsmi:23|xi:38|:36' = '|lsm32:237|lsm8:14|lsmi:23|xi:38|Xi' 
-- Equation name is '_LC1_A18', type is buried 
!_LC1_A18 = _LC1_A18~NOT;
_LC1_A18~NOT = LCELL( _EQ020);
  _EQ020 = !_LC4_A18 & !_LC5_A18 & !_LC6_A18
         # !_LC5_A18 & !_LC6_A18 & !P02;

-- Node name is '|lsm32:237|lsm8:14|lsmi:23|xi:38|~36~1' = '|lsm32:237|lsm8:14|lsmi:23|xi:38|Xi~1' 
-- Equation name is '_LC4_A18', type is buried 
-- synthesized logic cell 
!_LC4_A18 = _LC4_A18~NOT;
_LC4_A18~NOT = LCELL( _EQ021);
  _EQ021 =  F0 &  ~PIN000 & !Q02
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:14|lsmi:23|xi:38|~36~2' = '|lsm32:237|lsm8:14|lsmi:23|xi:38|Xi~2' 
-- Equation name is '_LC3_A18', type is buried 
-- synthesized logic cell 
!_LC3_A18 = _LC3_A18~NOT;
_LC3_A18~NOT = LCELL( _EQ022);
  _EQ022 = !F0 &  Q02
         #  P02 &  Q02
         # !F0 &  P02
         #  F1 &  Q02
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:14|lsmi:23|xi:38|~36~3' = '|lsm32:237|lsm8:14|lsmi:23|xi:38|Xi~3' 
-- Equation name is '_LC5_A18', type is buried 
-- synthesized logic cell 
!_LC5_A18 = _LC5_A18~NOT;
_LC5_A18~NOT = LCELL( _EQ023);
  _EQ023 = !F1 &  F3
         #  F2
         # !_LC3_A18;

-- Node name is '|lsm32:237|lsm8:14|lsmi:23|xi:38|~36~4' = '|lsm32:237|lsm8:14|lsmi:23|xi:38|Xi~4' 
-- Equation name is '_LC6_A18', type is buried 
-- synthesized logic cell 
!_LC6_A18 = _LC6_A18~NOT;
_LC6_A18~NOT = LCELL( _EQ024);
  _EQ024 =  P02
         # !F1
         # !Q02
         #  F0;

-- Node name is '|lsm32:237|lsm8:14|lsmi:23|yi:39|:15' = '|lsm32:237|lsm8:14|lsmi:23|yi:39|Yi' 
-- Equation name is '_LC4_A5', type is buried 
!_LC4_A5 = _LC4_A5~NOT;
_LC4_A5~NOT = LCELL( _EQ025);
  _EQ025 =  F0 &  Q02
         # !F0 & !Q02
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:14|lsmi:25|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:14|lsmi:25|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_A5', type is buried 
!_LC3_A5 = _LC3_A5~NOT;
_LC3_A5~NOT = LCELL( _EQ026);
  _EQ026 = !_LC1_A12 & !_LC5_A5
         # !_LC5_A5 & !_LC6_A5
         # !_LC1_A12 & !_LC6_A5
         # !F2;

-- Node name is '|lsm32:237|lsm8:14|lsmi:25|sum_xor2:26|:12' = '|lsm32:237|lsm8:14|lsmi:25|sum_xor2:26|Di' 
-- Equation name is '_LC2_A5', type is buried 
!_LC2_A5 = _LC2_A5~NOT;
_LC2_A5~NOT = LCELL( _EQ027);
  _EQ027 = !_LC1_A12 & !_LC5_A5 & !_LC6_A5
         #  _LC1_A12 &  _LC5_A5 & !_LC6_A5
         #  _LC1_A12 & !_LC5_A5 &  _LC6_A5
         # !_LC1_A12 &  _LC5_A5 &  _LC6_A5;

-- Node name is '|lsm32:237|lsm8:14|lsmi:25|xi:38|:36' = '|lsm32:237|lsm8:14|lsmi:25|xi:38|Xi' 
-- Equation name is '_LC1_A12', type is buried 
!_LC1_A12 = _LC1_A12~NOT;
_LC1_A12~NOT = LCELL( _EQ028);
  _EQ028 = !_LC2_A12 & !_LC5_A12 & !_LC5_A21
         # !_LC2_A12 & !_LC5_A12 & !P03;

-- Node name is '|lsm32:237|lsm8:14|lsmi:25|xi:38|~36~1' = '|lsm32:237|lsm8:14|lsmi:25|xi:38|Xi~1' 
-- Equation name is '_LC5_A21', type is buried 
-- synthesized logic cell 
!_LC5_A21 = _LC5_A21~NOT;
_LC5_A21~NOT = LCELL( _EQ029);
  _EQ029 =  F0 &  ~PIN000 & !Q03
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:14|lsmi:25|xi:38|~36~2' = '|lsm32:237|lsm8:14|lsmi:25|xi:38|Xi~2' 
-- Equation name is '_LC3_A12', type is buried 
-- synthesized logic cell 
!_LC3_A12 = _LC3_A12~NOT;
_LC3_A12~NOT = LCELL( _EQ030);
  _EQ030 = !F0 &  Q03
         #  P03 &  Q03
         # !F0 &  P03
         #  F1 &  Q03
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:14|lsmi:25|xi:38|~36~3' = '|lsm32:237|lsm8:14|lsmi:25|xi:38|Xi~3' 
-- Equation name is '_LC2_A12', type is buried 
-- synthesized logic cell 
!_LC2_A12 = _LC2_A12~NOT;
_LC2_A12~NOT = LCELL( _EQ031);
  _EQ031 = !F1 &  F3
         #  F2
         # !_LC3_A12;

-- Node name is '|lsm32:237|lsm8:14|lsmi:25|xi:38|~36~4' = '|lsm32:237|lsm8:14|lsmi:25|xi:38|Xi~4' 
-- Equation name is '_LC5_A12', type is buried 
-- synthesized logic cell 
!_LC5_A12 = _LC5_A12~NOT;
_LC5_A12~NOT = LCELL( _EQ032);
  _EQ032 =  P03
         # !F1
         # !Q03
         #  F0;

-- Node name is '|lsm32:237|lsm8:14|lsmi:25|yi:39|:15' = '|lsm32:237|lsm8:14|lsmi:25|yi:39|Yi' 
-- Equation name is '_LC5_A5', type is buried 
!_LC5_A5 = _LC5_A5~NOT;
_LC5_A5~NOT = LCELL( _EQ033);
  _EQ033 =  F0 &  Q03
         # !F0 & !Q03
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:14|lsmi:26|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:14|lsmi:26|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC4_A1', type is buried 
!_LC4_A1 = _LC4_A1~NOT;
_LC4_A1~NOT = LCELL( _EQ034);
  _EQ034 = !_LC3_A1 & !_LC4_A4
         # !_LC1_A10 & !_LC3_A1
         # !_LC1_A10 & !_LC4_A4
         # !F2;

-- Node name is '|lsm32:237|lsm8:14|lsmi:26|sum_xor2:26|:12' = '|lsm32:237|lsm8:14|lsmi:26|sum_xor2:26|Di' 
-- Equation name is '_LC1_A1', type is buried 
!_LC1_A1 = _LC1_A1~NOT;
_LC1_A1~NOT = LCELL( _EQ035);
  _EQ035 = !_LC1_A10 & !_LC3_A1 & !_LC4_A4
         # !_LC1_A10 &  _LC3_A1 &  _LC4_A4
         #  _LC1_A10 & !_LC3_A1 &  _LC4_A4
         #  _LC1_A10 &  _LC3_A1 & !_LC4_A4;

-- Node name is '|lsm32:237|lsm8:14|lsmi:26|xi:38|:36' = '|lsm32:237|lsm8:14|lsmi:26|xi:38|Xi' 
-- Equation name is '_LC4_A4', type is buried 
!_LC4_A4 = _LC4_A4~NOT;
_LC4_A4~NOT = LCELL( _EQ036);
  _EQ036 = !_LC1_A4 & !_LC3_A4 & !_LC6_A4
         # !_LC1_A4 & !_LC3_A4 & !P07;

-- Node name is '|lsm32:237|lsm8:14|lsmi:26|xi:38|~36~1' = '|lsm32:237|lsm8:14|lsmi:26|xi:38|Xi~1' 
-- Equation name is '_LC6_A4', type is buried 
-- synthesized logic cell 
!_LC6_A4 = _LC6_A4~NOT;
_LC6_A4~NOT = LCELL( _EQ037);
  _EQ037 =  F0 &  ~PIN000 & !Q07
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:14|lsmi:26|xi:38|~36~2' = '|lsm32:237|lsm8:14|lsmi:26|xi:38|Xi~2' 
-- Equation name is '_LC5_A4', type is buried 
-- synthesized logic cell 
!_LC5_A4 = _LC5_A4~NOT;
_LC5_A4~NOT = LCELL( _EQ038);
  _EQ038 = !F0 &  Q07
         #  P07 &  Q07
         # !F0 &  P07
         #  F1 &  Q07
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:14|lsmi:26|xi:38|~36~3' = '|lsm32:237|lsm8:14|lsmi:26|xi:38|Xi~3' 
-- Equation name is '_LC3_A4', type is buried 
-- synthesized logic cell 
!_LC3_A4 = _LC3_A4~NOT;
_LC3_A4~NOT = LCELL( _EQ039);
  _EQ039 = !F1 &  F3
         #  F2
         # !_LC5_A4;

-- Node name is '|lsm32:237|lsm8:14|lsmi:26|xi:38|~36~4' = '|lsm32:237|lsm8:14|lsmi:26|xi:38|Xi~4' 
-- Equation name is '_LC1_A4', type is buried 
-- synthesized logic cell 
!_LC1_A4 = _LC1_A4~NOT;
_LC1_A4~NOT = LCELL( _EQ040);
  _EQ040 =  P07
         # !F1
         # !Q07
         #  F0;

-- Node name is '|lsm32:237|lsm8:14|lsmi:26|yi:39|:15' = '|lsm32:237|lsm8:14|lsmi:26|yi:39|Yi' 
-- Equation name is '_LC3_A1', type is buried 
!_LC3_A1 = _LC3_A1~NOT;
_LC3_A1~NOT = LCELL( _EQ041);
  _EQ041 =  F0 &  Q07
         # !F0 & !Q07
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:14|lsmi:27|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:14|lsmi:27|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC1_A10', type is buried 
!_LC1_A10 = _LC1_A10~NOT;
_LC1_A10~NOT = LCELL( _EQ042);
  _EQ042 = !_LC1_A3 & !_LC3_A10
         # !_LC3_A10 & !_LC4_A10
         # !_LC1_A3 & !_LC4_A10
         # !F2;

-- Node name is '|lsm32:237|lsm8:14|lsmi:27|sum_xor2:26|:12' = '|lsm32:237|lsm8:14|lsmi:27|sum_xor2:26|Di' 
-- Equation name is '_LC5_A10', type is buried 
!_LC5_A10 = _LC5_A10~NOT;
_LC5_A10~NOT = LCELL( _EQ043);
  _EQ043 = !_LC1_A3 & !_LC3_A10 & !_LC4_A10
         #  _LC1_A3 &  _LC3_A10 & !_LC4_A10
         #  _LC1_A3 & !_LC3_A10 &  _LC4_A10
         # !_LC1_A3 &  _LC3_A10 &  _LC4_A10;

-- Node name is '|lsm32:237|lsm8:14|lsmi:27|xi:38|:36' = '|lsm32:237|lsm8:14|lsmi:27|xi:38|Xi' 
-- Equation name is '_LC1_A3', type is buried 
!_LC1_A3 = _LC1_A3~NOT;
_LC1_A3~NOT = LCELL( _EQ044);
  _EQ044 = !_LC3_A3 & !_LC4_A3 & !_LC8_A15
         # !_LC4_A3 & !_LC8_A15 & !P06;

-- Node name is '|lsm32:237|lsm8:14|lsmi:27|xi:38|~36~1' = '|lsm32:237|lsm8:14|lsmi:27|xi:38|Xi~1' 
-- Equation name is '_LC3_A3', type is buried 
-- synthesized logic cell 
!_LC3_A3 = _LC3_A3~NOT;
_LC3_A3~NOT = LCELL( _EQ045);
  _EQ045 =  F0 &  ~PIN000 & !Q06
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:14|lsmi:27|xi:38|~36~2' = '|lsm32:237|lsm8:14|lsmi:27|xi:38|Xi~2' 
-- Equation name is '_LC1_A15', type is buried 
-- synthesized logic cell 
!_LC1_A15 = _LC1_A15~NOT;
_LC1_A15~NOT = LCELL( _EQ046);
  _EQ046 = !F0 &  Q06
         #  P06 &  Q06
         # !F0 &  P06
         #  F1 &  Q06
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:14|lsmi:27|xi:38|~36~3' = '|lsm32:237|lsm8:14|lsmi:27|xi:38|Xi~3' 
-- Equation name is '_LC8_A15', type is buried 
-- synthesized logic cell 
!_LC8_A15 = _LC8_A15~NOT;
_LC8_A15~NOT = LCELL( _EQ047);
  _EQ047 = !F1 &  F3
         #  F2
         # !_LC1_A15;

-- Node name is '|lsm32:237|lsm8:14|lsmi:27|xi:38|~36~4' = '|lsm32:237|lsm8:14|lsmi:27|xi:38|Xi~4' 
-- Equation name is '_LC4_A3', type is buried 
-- synthesized logic cell 
!_LC4_A3 = _LC4_A3~NOT;
_LC4_A3~NOT = LCELL( _EQ048);
  _EQ048 =  P06
         # !F1
         # !Q06
         #  F0;

-- Node name is '|lsm32:237|lsm8:14|lsmi:27|yi:39|:15' = '|lsm32:237|lsm8:14|lsmi:27|yi:39|Yi' 
-- Equation name is '_LC3_A10', type is buried 
!_LC3_A10 = _LC3_A10~NOT;
_LC3_A10~NOT = LCELL( _EQ049);
  _EQ049 =  F0 &  Q06
         # !F0 & !Q06
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:14|lsmi:28|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:14|lsmi:28|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC4_A10', type is buried 
!_LC4_A10 = _LC4_A10~NOT;
_LC4_A10~NOT = LCELL( _EQ050);
  _EQ050 = !_LC2_A3 & !_LC6_A10
         # !_LC6_A10 & !_LC7_A10
         # !_LC2_A3 & !_LC7_A10
         # !F2;

-- Node name is '|lsm32:237|lsm8:14|lsmi:28|sum_xor2:26|:12' = '|lsm32:237|lsm8:14|lsmi:28|sum_xor2:26|Di' 
-- Equation name is '_LC2_A10', type is buried 
!_LC2_A10 = _LC2_A10~NOT;
_LC2_A10~NOT = LCELL( _EQ051);
  _EQ051 = !_LC2_A3 & !_LC6_A10 & !_LC7_A10
         #  _LC2_A3 &  _LC6_A10 & !_LC7_A10
         #  _LC2_A3 & !_LC6_A10 &  _LC7_A10
         # !_LC2_A3 &  _LC6_A10 &  _LC7_A10;

-- Node name is '|lsm32:237|lsm8:14|lsmi:28|xi:38|:36' = '|lsm32:237|lsm8:14|lsmi:28|xi:38|Xi' 
-- Equation name is '_LC2_A3', type is buried 
!_LC2_A3 = _LC2_A3~NOT;
_LC2_A3~NOT = LCELL( _EQ052);
  _EQ052 = !_LC5_A3 & !_LC7_A3 & !_LC8_A3
         # !_LC7_A3 & !_LC8_A3 & !P05;

-- Node name is '|lsm32:237|lsm8:14|lsmi:28|xi:38|~36~1' = '|lsm32:237|lsm8:14|lsmi:28|xi:38|Xi~1' 
-- Equation name is '_LC5_A3', type is buried 
-- synthesized logic cell 
!_LC5_A3 = _LC5_A3~NOT;
_LC5_A3~NOT = LCELL( _EQ053);
  _EQ053 =  F0 &  ~PIN000 & !Q05
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:14|lsmi:28|xi:38|~36~2' = '|lsm32:237|lsm8:14|lsmi:28|xi:38|Xi~2' 
-- Equation name is '_LC6_A3', type is buried 
-- synthesized logic cell 
!_LC6_A3 = _LC6_A3~NOT;
_LC6_A3~NOT = LCELL( _EQ054);
  _EQ054 = !F0 &  Q05
         #  P05 &  Q05
         # !F0 &  P05
         #  F1 &  Q05
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:14|lsmi:28|xi:38|~36~3' = '|lsm32:237|lsm8:14|lsmi:28|xi:38|Xi~3' 
-- Equation name is '_LC7_A3', type is buried 
-- synthesized logic cell 
!_LC7_A3 = _LC7_A3~NOT;
_LC7_A3~NOT = LCELL( _EQ055);
  _EQ055 = !F1 &  F3
         #  F2
         # !_LC6_A3;

-- Node name is '|lsm32:237|lsm8:14|lsmi:28|xi:38|~36~4' = '|lsm32:237|lsm8:14|lsmi:28|xi:38|Xi~4' 
-- Equation name is '_LC8_A3', type is buried 
-- synthesized logic cell 
!_LC8_A3 = _LC8_A3~NOT;
_LC8_A3~NOT = LCELL( _EQ056);
  _EQ056 =  P05
         # !F1
         # !Q05
         #  F0;

-- Node name is '|lsm32:237|lsm8:14|lsmi:28|yi:39|:15' = '|lsm32:237|lsm8:14|lsmi:28|yi:39|Yi' 
-- Equation name is '_LC6_A10', type is buried 
!_LC6_A10 = _LC6_A10~NOT;
_LC6_A10~NOT = LCELL( _EQ057);
  _EQ057 =  F0 &  Q05
         # !F0 & !Q05
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:14|lsmi:29|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:14|lsmi:29|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC7_A10', type is buried 
!_LC7_A10 = _LC7_A10~NOT;
_LC7_A10~NOT = LCELL( _EQ058);
  _EQ058 = !_LC1_A2 & !_LC3_A20
         # !_LC3_A5 & !_LC3_A20
         # !_LC1_A2 & !_LC3_A5
         # !F2;

-- Node name is '|lsm32:237|lsm8:14|lsmi:29|sum_xor2:26|:12' = '|lsm32:237|lsm8:14|lsmi:29|sum_xor2:26|Di' 
-- Equation name is '_LC1_A14', type is buried 
!_LC1_A14 = _LC1_A14~NOT;
_LC1_A14~NOT = LCELL( _EQ059);
  _EQ059 = !_LC1_A2 & !_LC3_A5 & !_LC3_A20
         #  _LC1_A2 & !_LC3_A5 &  _LC3_A20
         #  _LC1_A2 &  _LC3_A5 & !_LC3_A20
         # !_LC1_A2 &  _LC3_A5 &  _LC3_A20;

-- Node name is '|lsm32:237|lsm8:14|lsmi:29|xi:38|:36' = '|lsm32:237|lsm8:14|lsmi:29|xi:38|Xi' 
-- Equation name is '_LC1_A2', type is buried 
!_LC1_A2 = _LC1_A2~NOT;
_LC1_A2~NOT = LCELL( _EQ060);
  _EQ060 = !_LC2_A4 & !_LC7_A2 & !_LC8_A2
         # !_LC2_A4 & !_LC8_A2 & !P04;

-- Node name is '|lsm32:237|lsm8:14|lsmi:29|xi:38|~36~1' = '|lsm32:237|lsm8:14|lsmi:29|xi:38|Xi~1' 
-- Equation name is '_LC7_A2', type is buried 
-- synthesized logic cell 
!_LC7_A2 = _LC7_A2~NOT;
_LC7_A2~NOT = LCELL( _EQ061);
  _EQ061 =  F0 &  ~PIN000 & !Q04
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:14|lsmi:29|xi:38|~36~2' = '|lsm32:237|lsm8:14|lsmi:29|xi:38|Xi~2' 
-- Equation name is '_LC7_A4', type is buried 
-- synthesized logic cell 
!_LC7_A4 = _LC7_A4~NOT;
_LC7_A4~NOT = LCELL( _EQ062);
  _EQ062 = !F0 &  Q04
         #  P04 &  Q04
         # !F0 &  P04
         #  F1 &  Q04
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:14|lsmi:29|xi:38|~36~3' = '|lsm32:237|lsm8:14|lsmi:29|xi:38|Xi~3' 
-- Equation name is '_LC2_A4', type is buried 
-- synthesized logic cell 
!_LC2_A4 = _LC2_A4~NOT;
_LC2_A4~NOT = LCELL( _EQ063);
  _EQ063 = !F1 &  F3
         #  F2
         # !_LC7_A4;

-- Node name is '|lsm32:237|lsm8:14|lsmi:29|xi:38|~36~4' = '|lsm32:237|lsm8:14|lsmi:29|xi:38|Xi~4' 
-- Equation name is '_LC8_A2', type is buried 
-- synthesized logic cell 
!_LC8_A2 = _LC8_A2~NOT;
_LC8_A2~NOT = LCELL( _EQ064);
  _EQ064 =  P04
         # !F1
         # !Q04
         #  F0;

-- Node name is '|lsm32:237|lsm8:14|lsmi:29|yi:39|:15' = '|lsm32:237|lsm8:14|lsmi:29|yi:39|Yi' 
-- Equation name is '_LC3_A20', type is buried 
!_LC3_A20 = _LC3_A20~NOT;
_LC3_A20~NOT = LCELL( _EQ065);
  _EQ065 =  F0 &  Q04
         # !F0 & !Q04
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:15|lsmi:20|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:15|lsmi:20|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC7_A1', type is buried 
!_LC7_A1 = _LC7_A1~NOT;
_LC7_A1~NOT = LCELL( _EQ066);
  _EQ066 = !_LC4_A21 & !_LC6_A11
         # !_LC4_A1 & !_LC6_A11
         # !_LC4_A1 & !_LC4_A21
         # !F2;

-- Node name is '|lsm32:237|lsm8:15|lsmi:20|sum_xor2:26|:12' = '|lsm32:237|lsm8:15|lsmi:20|sum_xor2:26|Di' 
-- Equation name is '_LC8_A1', type is buried 
!_LC8_A1 = _LC8_A1~NOT;
_LC8_A1~NOT = LCELL( _EQ067);
  _EQ067 = !_LC4_A1 & !_LC4_A21 & !_LC6_A11
         # !_LC4_A1 &  _LC4_A21 &  _LC6_A11
         #  _LC4_A1 &  _LC4_A21 & !_LC6_A11
         #  _LC4_A1 & !_LC4_A21 &  _LC6_A11;

-- Node name is '|lsm32:237|lsm8:15|lsmi:20|xi:38|:36' = '|lsm32:237|lsm8:15|lsmi:20|xi:38|Xi' 
-- Equation name is '_LC4_A21', type is buried 
!_LC4_A21 = _LC4_A21~NOT;
_LC4_A21~NOT = LCELL( _EQ068);
  _EQ068 = !_LC1_A21 & !_LC2_A21 & !_LC6_A21
         # !_LC1_A21 & !_LC2_A21 & !P08;

-- Node name is '|lsm32:237|lsm8:15|lsmi:20|xi:38|~36~1' = '|lsm32:237|lsm8:15|lsmi:20|xi:38|Xi~1' 
-- Equation name is '_LC6_A21', type is buried 
-- synthesized logic cell 
!_LC6_A21 = _LC6_A21~NOT;
_LC6_A21~NOT = LCELL( _EQ069);
  _EQ069 =  F0 &  ~PIN000 & !Q08
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:15|lsmi:20|xi:38|~36~2' = '|lsm32:237|lsm8:15|lsmi:20|xi:38|Xi~2' 
-- Equation name is '_LC3_A21', type is buried 
-- synthesized logic cell 
!_LC3_A21 = _LC3_A21~NOT;
_LC3_A21~NOT = LCELL( _EQ070);
  _EQ070 = !F0 &  Q08
         #  P08 &  Q08
         # !F0 &  P08
         #  F1 &  Q08
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:15|lsmi:20|xi:38|~36~3' = '|lsm32:237|lsm8:15|lsmi:20|xi:38|Xi~3' 
-- Equation name is '_LC2_A21', type is buried 
-- synthesized logic cell 
!_LC2_A21 = _LC2_A21~NOT;
_LC2_A21~NOT = LCELL( _EQ071);
  _EQ071 = !F1 &  F3
         #  F2
         # !_LC3_A21;

-- Node name is '|lsm32:237|lsm8:15|lsmi:20|xi:38|~36~4' = '|lsm32:237|lsm8:15|lsmi:20|xi:38|Xi~4' 
-- Equation name is '_LC1_A21', type is buried 
-- synthesized logic cell 
!_LC1_A21 = _LC1_A21~NOT;
_LC1_A21~NOT = LCELL( _EQ072);
  _EQ072 =  P08
         # !F1
         # !Q08
         #  F0;

-- Node name is '|lsm32:237|lsm8:15|lsmi:20|yi:39|:15' = '|lsm32:237|lsm8:15|lsmi:20|yi:39|Yi' 
-- Equation name is '_LC6_A11', type is buried 
!_LC6_A11 = _LC6_A11~NOT;
_LC6_A11~NOT = LCELL( _EQ073);
  _EQ073 =  F0 &  Q08
         # !F0 & !Q08
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:15|lsmi:21|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:15|lsmi:21|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC6_A1', type is buried 
!_LC6_A1 = _LC6_A1~NOT;
_LC6_A1~NOT = LCELL( _EQ074);
  _EQ074 = !_LC4_A2 & !_LC5_A1
         # !_LC5_A1 & !_LC7_A1
         # !_LC4_A2 & !_LC7_A1
         # !F2;

-- Node name is '|lsm32:237|lsm8:15|lsmi:21|sum_xor2:26|:12' = '|lsm32:237|lsm8:15|lsmi:21|sum_xor2:26|Di' 
-- Equation name is '_LC2_A1', type is buried 
!_LC2_A1 = _LC2_A1~NOT;
_LC2_A1~NOT = LCELL( _EQ075);
  _EQ075 = !_LC4_A2 & !_LC5_A1 & !_LC7_A1
         #  _LC4_A2 &  _LC5_A1 & !_LC7_A1
         #  _LC4_A2 & !_LC5_A1 &  _LC7_A1
         # !_LC4_A2 &  _LC5_A1 &  _LC7_A1;

-- Node name is '|lsm32:237|lsm8:15|lsmi:21|xi:38|:36' = '|lsm32:237|lsm8:15|lsmi:21|xi:38|Xi' 
-- Equation name is '_LC4_A2', type is buried 
!_LC4_A2 = _LC4_A2~NOT;
_LC4_A2~NOT = LCELL( _EQ076);
  _EQ076 = !_LC2_A2 & !_LC5_A2 & !_LC6_A2
         # !_LC5_A2 & !_LC6_A2 & !P09;

-- Node name is '|lsm32:237|lsm8:15|lsmi:21|xi:38|~36~1' = '|lsm32:237|lsm8:15|lsmi:21|xi:38|Xi~1' 
-- Equation name is '_LC2_A2', type is buried 
-- synthesized logic cell 
!_LC2_A2 = _LC2_A2~NOT;
_LC2_A2~NOT = LCELL( _EQ077);
  _EQ077 =  F0 &  ~PIN000 & !Q09
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:15|lsmi:21|xi:38|~36~2' = '|lsm32:237|lsm8:15|lsmi:21|xi:38|Xi~2' 
-- Equation name is '_LC3_A2', type is buried 
-- synthesized logic cell 
!_LC3_A2 = _LC3_A2~NOT;
_LC3_A2~NOT = LCELL( _EQ078);
  _EQ078 = !F0 &  Q09
         #  P09 &  Q09
         # !F0 &  P09
         #  F1 &  Q09
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:15|lsmi:21|xi:38|~36~3' = '|lsm32:237|lsm8:15|lsmi:21|xi:38|Xi~3' 
-- Equation name is '_LC5_A2', type is buried 
-- synthesized logic cell 
!_LC5_A2 = _LC5_A2~NOT;
_LC5_A2~NOT = LCELL( _EQ079);
  _EQ079 = !F1 &  F3
         #  F2
         # !_LC3_A2;

-- Node name is '|lsm32:237|lsm8:15|lsmi:21|xi:38|~36~4' = '|lsm32:237|lsm8:15|lsmi:21|xi:38|Xi~4' 
-- Equation name is '_LC6_A2', type is buried 
-- synthesized logic cell 
!_LC6_A2 = _LC6_A2~NOT;
_LC6_A2~NOT = LCELL( _EQ080);
  _EQ080 =  P09
         # !F1
         # !Q09
         #  F0;

-- Node name is '|lsm32:237|lsm8:15|lsmi:21|yi:39|:15' = '|lsm32:237|lsm8:15|lsmi:21|yi:39|Yi' 
-- Equation name is '_LC5_A1', type is buried 
!_LC5_A1 = _LC5_A1~NOT;
_LC5_A1~NOT = LCELL( _EQ081);
  _EQ081 =  F0 &  Q09
         # !F0 & !Q09
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:15|lsmi:23|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:15|lsmi:23|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_A6', type is buried 
!_LC3_A6 = _LC3_A6~NOT;
_LC3_A6~NOT = LCELL( _EQ082);
  _EQ082 = !_LC4_A6 & !_LC4_A12
         # !_LC4_A6 & !_LC6_A1
         # !_LC4_A12 & !_LC6_A1
         # !F2;

-- Node name is '|lsm32:237|lsm8:15|lsmi:23|sum_xor2:26|:12' = '|lsm32:237|lsm8:15|lsmi:23|sum_xor2:26|Di' 
-- Equation name is '_LC1_A6', type is buried 
!_LC1_A6 = _LC1_A6~NOT;
_LC1_A6~NOT = LCELL( _EQ083);
  _EQ083 = !_LC4_A6 & !_LC4_A12 & !_LC6_A1
         #  _LC4_A6 &  _LC4_A12 & !_LC6_A1
         # !_LC4_A6 &  _LC4_A12 &  _LC6_A1
         #  _LC4_A6 & !_LC4_A12 &  _LC6_A1;

-- Node name is '|lsm32:237|lsm8:15|lsmi:23|xi:38|:36' = '|lsm32:237|lsm8:15|lsmi:23|xi:38|Xi' 
-- Equation name is '_LC4_A12', type is buried 
!_LC4_A12 = _LC4_A12~NOT;
_LC4_A12~NOT = LCELL( _EQ084);
  _EQ084 = !_LC6_A20 & !_LC7_A12 & !_LC8_A12
         # !_LC7_A12 & !_LC8_A12 & !P10;

-- Node name is '|lsm32:237|lsm8:15|lsmi:23|xi:38|~36~1' = '|lsm32:237|lsm8:15|lsmi:23|xi:38|Xi~1' 
-- Equation name is '_LC6_A20', type is buried 
-- synthesized logic cell 
!_LC6_A20 = _LC6_A20~NOT;
_LC6_A20~NOT = LCELL( _EQ085);
  _EQ085 =  F0 &  ~PIN000 & !Q10
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:15|lsmi:23|xi:38|~36~2' = '|lsm32:237|lsm8:15|lsmi:23|xi:38|Xi~2' 
-- Equation name is '_LC6_A12', type is buried 
-- synthesized logic cell 
!_LC6_A12 = _LC6_A12~NOT;
_LC6_A12~NOT = LCELL( _EQ086);
  _EQ086 = !F0 &  Q10
         #  P10 &  Q10
         # !F0 &  P10
         #  F1 &  Q10
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:15|lsmi:23|xi:38|~36~3' = '|lsm32:237|lsm8:15|lsmi:23|xi:38|Xi~3' 
-- Equation name is '_LC7_A12', type is buried 
-- synthesized logic cell 
!_LC7_A12 = _LC7_A12~NOT;
_LC7_A12~NOT = LCELL( _EQ087);
  _EQ087 = !F1 &  F3
         #  F2
         # !_LC6_A12;

-- Node name is '|lsm32:237|lsm8:15|lsmi:23|xi:38|~36~4' = '|lsm32:237|lsm8:15|lsmi:23|xi:38|Xi~4' 
-- Equation name is '_LC8_A12', type is buried 
-- synthesized logic cell 
!_LC8_A12 = _LC8_A12~NOT;
_LC8_A12~NOT = LCELL( _EQ088);
  _EQ088 =  P10
         # !F1
         # !Q10
         #  F0;

-- Node name is '|lsm32:237|lsm8:15|lsmi:23|yi:39|:15' = '|lsm32:237|lsm8:15|lsmi:23|yi:39|Yi' 
-- Equation name is '_LC4_A6', type is buried 
!_LC4_A6 = _LC4_A6~NOT;
_LC4_A6~NOT = LCELL( _EQ089);
  _EQ089 =  F0 &  Q10
         # !F0 & !Q10
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:15|lsmi:25|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:15|lsmi:25|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC5_A6', type is buried 
!_LC5_A6 = _LC5_A6~NOT;
_LC5_A6~NOT = LCELL( _EQ090);
  _EQ090 = !_LC2_A11 & !_LC6_A6
         # !_LC3_A6 & !_LC6_A6
         # !_LC2_A11 & !_LC3_A6
         # !F2;

-- Node name is '|lsm32:237|lsm8:15|lsmi:25|sum_xor2:26|:12' = '|lsm32:237|lsm8:15|lsmi:25|sum_xor2:26|Di' 
-- Equation name is '_LC2_A6', type is buried 
!_LC2_A6 = _LC2_A6~NOT;
_LC2_A6~NOT = LCELL( _EQ091);
  _EQ091 = !_LC2_A11 & !_LC3_A6 & !_LC6_A6
         #  _LC2_A11 & !_LC3_A6 &  _LC6_A6
         #  _LC2_A11 &  _LC3_A6 & !_LC6_A6
         # !_LC2_A11 &  _LC3_A6 &  _LC6_A6;

-- Node name is '|lsm32:237|lsm8:15|lsmi:25|xi:38|:36' = '|lsm32:237|lsm8:15|lsmi:25|xi:38|Xi' 
-- Equation name is '_LC2_A11', type is buried 
!_LC2_A11 = _LC2_A11~NOT;
_LC2_A11~NOT = LCELL( _EQ092);
  _EQ092 = !_LC1_A11 & !_LC4_A11 & !_LC5_A11
         # !_LC4_A11 & !_LC5_A11 & !P11;

-- Node name is '|lsm32:237|lsm8:15|lsmi:25|xi:38|~36~1' = '|lsm32:237|lsm8:15|lsmi:25|xi:38|Xi~1' 
-- Equation name is '_LC1_A11', type is buried 
-- synthesized logic cell 
!_LC1_A11 = _LC1_A11~NOT;
_LC1_A11~NOT = LCELL( _EQ093);
  _EQ093 =  F0 &  ~PIN000 & !Q11
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:15|lsmi:25|xi:38|~36~2' = '|lsm32:237|lsm8:15|lsmi:25|xi:38|Xi~2' 
-- Equation name is '_LC3_A11', type is buried 
-- synthesized logic cell 
!_LC3_A11 = _LC3_A11~NOT;
_LC3_A11~NOT = LCELL( _EQ094);
  _EQ094 = !F0 &  Q11
         #  P11 &  Q11
         # !F0 &  P11
         #  F1 &  Q11
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:15|lsmi:25|xi:38|~36~3' = '|lsm32:237|lsm8:15|lsmi:25|xi:38|Xi~3' 
-- Equation name is '_LC4_A11', type is buried 
-- synthesized logic cell 
!_LC4_A11 = _LC4_A11~NOT;
_LC4_A11~NOT = LCELL( _EQ095);
  _EQ095 = !F1 &  F3
         #  F2
         # !_LC3_A11;

-- Node name is '|lsm32:237|lsm8:15|lsmi:25|xi:38|~36~4' = '|lsm32:237|lsm8:15|lsmi:25|xi:38|Xi~4' 
-- Equation name is '_LC5_A11', type is buried 
-- synthesized logic cell 
!_LC5_A11 = _LC5_A11~NOT;
_LC5_A11~NOT = LCELL( _EQ096);
  _EQ096 =  P11
         # !F1
         # !Q11
         #  F0;

-- Node name is '|lsm32:237|lsm8:15|lsmi:25|yi:39|:15' = '|lsm32:237|lsm8:15|lsmi:25|yi:39|Yi' 
-- Equation name is '_LC6_A6', type is buried 
!_LC6_A6 = _LC6_A6~NOT;
_LC6_A6~NOT = LCELL( _EQ097);
  _EQ097 =  F0 &  Q11
         # !F0 & !Q11
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:15|lsmi:26|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:15|lsmi:26|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC1_A16', type is buried 
!_LC1_A16 = _LC1_A16~NOT;
_LC1_A16~NOT = LCELL( _EQ098);
  _EQ098 = !_LC7_A16 & !_LC8_A16
         # !_LC3_A17 & !_LC8_A16
         # !_LC3_A17 & !_LC7_A16
         # !F2;

-- Node name is '|lsm32:237|lsm8:15|lsmi:26|sum_xor2:26|:12' = '|lsm32:237|lsm8:15|lsmi:26|sum_xor2:26|Di' 
-- Equation name is '_LC4_A16', type is buried 
!_LC4_A16 = _LC4_A16~NOT;
_LC4_A16~NOT = LCELL( _EQ099);
  _EQ099 = !_LC3_A17 & !_LC7_A16 & !_LC8_A16
         # !_LC3_A17 &  _LC7_A16 &  _LC8_A16
         #  _LC3_A17 &  _LC7_A16 & !_LC8_A16
         #  _LC3_A17 & !_LC7_A16 &  _LC8_A16;

-- Node name is '|lsm32:237|lsm8:15|lsmi:26|xi:38|:36' = '|lsm32:237|lsm8:15|lsmi:26|xi:38|Xi' 
-- Equation name is '_LC7_A16', type is buried 
!_LC7_A16 = _LC7_A16~NOT;
_LC7_A16~NOT = LCELL( _EQ100);
  _EQ100 = !_LC2_A16 & !_LC5_A16 & !_LC6_A16
         # !_LC5_A16 & !_LC6_A16 & !P15;

-- Node name is '|lsm32:237|lsm8:15|lsmi:26|xi:38|~36~1' = '|lsm32:237|lsm8:15|lsmi:26|xi:38|Xi~1' 
-- Equation name is '_LC2_A16', type is buried 
-- synthesized logic cell 
!_LC2_A16 = _LC2_A16~NOT;
_LC2_A16~NOT = LCELL( _EQ101);
  _EQ101 =  F0 &  ~PIN000 & !Q15
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:15|lsmi:26|xi:38|~36~2' = '|lsm32:237|lsm8:15|lsmi:26|xi:38|Xi~2' 
-- Equation name is '_LC3_A16', type is buried 
-- synthesized logic cell 
!_LC3_A16 = _LC3_A16~NOT;
_LC3_A16~NOT = LCELL( _EQ102);
  _EQ102 = !F0 &  Q15
         #  P15 &  Q15
         # !F0 &  P15
         #  F1 &  Q15
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:15|lsmi:26|xi:38|~36~3' = '|lsm32:237|lsm8:15|lsmi:26|xi:38|Xi~3' 
-- Equation name is '_LC5_A16', type is buried 
-- synthesized logic cell 
!_LC5_A16 = _LC5_A16~NOT;
_LC5_A16~NOT = LCELL( _EQ103);
  _EQ103 = !F1 &  F3
         #  F2
         # !_LC3_A16;

-- Node name is '|lsm32:237|lsm8:15|lsmi:26|xi:38|~36~4' = '|lsm32:237|lsm8:15|lsmi:26|xi:38|Xi~4' 
-- Equation name is '_LC6_A16', type is buried 
-- synthesized logic cell 
!_LC6_A16 = _LC6_A16~NOT;
_LC6_A16~NOT = LCELL( _EQ104);
  _EQ104 =  P15
         # !F1
         # !Q15
         #  F0;

-- Node name is '|lsm32:237|lsm8:15|lsmi:26|yi:39|:15' = '|lsm32:237|lsm8:15|lsmi:26|yi:39|Yi' 
-- Equation name is '_LC8_A16', type is buried 
!_LC8_A16 = _LC8_A16~NOT;
_LC8_A16~NOT = LCELL( _EQ105);
  _EQ105 =  F0 &  Q15
         # !F0 & !Q15
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:15|lsmi:27|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:15|lsmi:27|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_A17', type is buried 
!_LC3_A17 = _LC3_A17~NOT;
_LC3_A17~NOT = LCELL( _EQ106);
  _EQ106 = !_LC1_A17 & !_LC2_A17
         # !_LC1_A7 & !_LC2_A17
         # !_LC1_A7 & !_LC1_A17
         # !F2;

-- Node name is '|lsm32:237|lsm8:15|lsmi:27|sum_xor2:26|:12' = '|lsm32:237|lsm8:15|lsmi:27|sum_xor2:26|Di' 
-- Equation name is '_LC8_A17', type is buried 
!_LC8_A17 = _LC8_A17~NOT;
_LC8_A17~NOT = LCELL( _EQ107);
  _EQ107 = !_LC1_A7 & !_LC1_A17 & !_LC2_A17
         # !_LC1_A7 &  _LC1_A17 &  _LC2_A17
         #  _LC1_A7 &  _LC1_A17 & !_LC2_A17
         #  _LC1_A7 & !_LC1_A17 &  _LC2_A17;

-- Node name is '|lsm32:237|lsm8:15|lsmi:27|xi:38|:36' = '|lsm32:237|lsm8:15|lsmi:27|xi:38|Xi' 
-- Equation name is '_LC1_A17', type is buried 
!_LC1_A17 = _LC1_A17~NOT;
_LC1_A17~NOT = LCELL( _EQ108);
  _EQ108 = !_LC4_A17 & !_LC5_A17 & !_LC7_A17
         # !_LC4_A17 & !_LC5_A17 & !P14;

-- Node name is '|lsm32:237|lsm8:15|lsmi:27|xi:38|~36~1' = '|lsm32:237|lsm8:15|lsmi:27|xi:38|Xi~1' 
-- Equation name is '_LC7_A17', type is buried 
-- synthesized logic cell 
!_LC7_A17 = _LC7_A17~NOT;
_LC7_A17~NOT = LCELL( _EQ109);
  _EQ109 =  F0 &  ~PIN000 & !Q14
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:15|lsmi:27|xi:38|~36~2' = '|lsm32:237|lsm8:15|lsmi:27|xi:38|Xi~2' 
-- Equation name is '_LC6_A17', type is buried 
-- synthesized logic cell 
!_LC6_A17 = _LC6_A17~NOT;
_LC6_A17~NOT = LCELL( _EQ110);
  _EQ110 = !F0 &  Q14
         #  P14 &  Q14
         # !F0 &  P14
         #  F1 &  Q14
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:15|lsmi:27|xi:38|~36~3' = '|lsm32:237|lsm8:15|lsmi:27|xi:38|Xi~3' 
-- Equation name is '_LC5_A17', type is buried 
-- synthesized logic cell 
!_LC5_A17 = _LC5_A17~NOT;
_LC5_A17~NOT = LCELL( _EQ111);
  _EQ111 = !F1 &  F3
         #  F2
         # !_LC6_A17;

-- Node name is '|lsm32:237|lsm8:15|lsmi:27|xi:38|~36~4' = '|lsm32:237|lsm8:15|lsmi:27|xi:38|Xi~4' 
-- Equation name is '_LC4_A17', type is buried 
-- synthesized logic cell 
!_LC4_A17 = _LC4_A17~NOT;
_LC4_A17~NOT = LCELL( _EQ112);
  _EQ112 =  P14
         # !F1
         # !Q14
         #  F0;

-- Node name is '|lsm32:237|lsm8:15|lsmi:27|yi:39|:15' = '|lsm32:237|lsm8:15|lsmi:27|yi:39|Yi' 
-- Equation name is '_LC2_A17', type is buried 
!_LC2_A17 = _LC2_A17~NOT;
_LC2_A17~NOT = LCELL( _EQ113);
  _EQ113 =  F0 &  Q14
         # !F0 & !Q14
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:15|lsmi:28|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:15|lsmi:28|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC1_A7', type is buried 
!_LC1_A7 = _LC1_A7~NOT;
_LC1_A7~NOT = LCELL( _EQ114);
  _EQ114 = !_LC4_A7 & !_LC6_A7
         # !_LC6_A7 & !_LC7_A7
         # !_LC4_A7 & !_LC7_A7
         # !F2;

-- Node name is '|lsm32:237|lsm8:15|lsmi:28|sum_xor2:26|:12' = '|lsm32:237|lsm8:15|lsmi:28|sum_xor2:26|Di' 
-- Equation name is '_LC2_A7', type is buried 
!_LC2_A7 = _LC2_A7~NOT;
_LC2_A7~NOT = LCELL( _EQ115);
  _EQ115 = !_LC4_A7 & !_LC6_A7 & !_LC7_A7
         #  _LC4_A7 &  _LC6_A7 & !_LC7_A7
         #  _LC4_A7 & !_LC6_A7 &  _LC7_A7
         # !_LC4_A7 &  _LC6_A7 &  _LC7_A7;

-- Node name is '|lsm32:237|lsm8:15|lsmi:28|xi:38|:36' = '|lsm32:237|lsm8:15|lsmi:28|xi:38|Xi' 
-- Equation name is '_LC4_A7', type is buried 
!_LC4_A7 = _LC4_A7~NOT;
_LC4_A7~NOT = LCELL( _EQ116);
  _EQ116 = !_LC3_A7 & !_LC7_A13 & !_LC8_A20
         # !_LC3_A7 & !_LC7_A13 & !P13;

-- Node name is '|lsm32:237|lsm8:15|lsmi:28|xi:38|~36~1' = '|lsm32:237|lsm8:15|lsmi:28|xi:38|Xi~1' 
-- Equation name is '_LC8_A20', type is buried 
-- synthesized logic cell 
!_LC8_A20 = _LC8_A20~NOT;
_LC8_A20~NOT = LCELL( _EQ117);
  _EQ117 =  F0 &  ~PIN000 & !Q13
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:15|lsmi:28|xi:38|~36~2' = '|lsm32:237|lsm8:15|lsmi:28|xi:38|Xi~2' 
-- Equation name is '_LC1_A13', type is buried 
-- synthesized logic cell 
!_LC1_A13 = _LC1_A13~NOT;
_LC1_A13~NOT = LCELL( _EQ118);
  _EQ118 = !F0 &  Q13
         #  P13 &  Q13
         # !F0 &  P13
         #  F1 &  Q13
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:15|lsmi:28|xi:38|~36~3' = '|lsm32:237|lsm8:15|lsmi:28|xi:38|Xi~3' 
-- Equation name is '_LC7_A13', type is buried 
-- synthesized logic cell 
!_LC7_A13 = _LC7_A13~NOT;
_LC7_A13~NOT = LCELL( _EQ119);
  _EQ119 = !F1 &  F3
         #  F2
         # !_LC1_A13;

-- Node name is '|lsm32:237|lsm8:15|lsmi:28|xi:38|~36~4' = '|lsm32:237|lsm8:15|lsmi:28|xi:38|Xi~4' 
-- Equation name is '_LC3_A7', type is buried 
-- synthesized logic cell 
!_LC3_A7 = _LC3_A7~NOT;
_LC3_A7~NOT = LCELL( _EQ120);
  _EQ120 =  P13
         # !F1
         # !Q13
         #  F0;

-- Node name is '|lsm32:237|lsm8:15|lsmi:28|yi:39|:15' = '|lsm32:237|lsm8:15|lsmi:28|yi:39|Yi' 
-- Equation name is '_LC6_A7', type is buried 
!_LC6_A7 = _LC6_A7~NOT;
_LC6_A7~NOT = LCELL( _EQ121);
  _EQ121 =  F0 &  Q13
         # !F0 & !Q13
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:15|lsmi:29|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:15|lsmi:29|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC7_A7', type is buried 
!_LC7_A7 = _LC7_A7~NOT;
_LC7_A7~NOT = LCELL( _EQ122);
  _EQ122 = !_LC5_A13 & !_LC8_A7
         # !_LC5_A6 & !_LC8_A7
         # !_LC5_A6 & !_LC5_A13
         # !F2;

-- Node name is '|lsm32:237|lsm8:15|lsmi:29|sum_xor2:26|:12' = '|lsm32:237|lsm8:15|lsmi:29|sum_xor2:26|Di' 
-- Equation name is '_LC5_A7', type is buried 
!_LC5_A7 = _LC5_A7~NOT;
_LC5_A7~NOT = LCELL( _EQ123);
  _EQ123 = !_LC5_A6 & !_LC5_A13 & !_LC8_A7
         # !_LC5_A6 &  _LC5_A13 &  _LC8_A7
         #  _LC5_A6 &  _LC5_A13 & !_LC8_A7
         #  _LC5_A6 & !_LC5_A13 &  _LC8_A7;

-- Node name is '|lsm32:237|lsm8:15|lsmi:29|xi:38|:36' = '|lsm32:237|lsm8:15|lsmi:29|xi:38|Xi' 
-- Equation name is '_LC5_A13', type is buried 
!_LC5_A13 = _LC5_A13~NOT;
_LC5_A13~NOT = LCELL( _EQ124);
  _EQ124 = !_LC2_A13 & !_LC4_A13 & !_LC6_A13
         # !_LC4_A13 & !_LC6_A13 & !P12;

-- Node name is '|lsm32:237|lsm8:15|lsmi:29|xi:38|~36~1' = '|lsm32:237|lsm8:15|lsmi:29|xi:38|Xi~1' 
-- Equation name is '_LC2_A13', type is buried 
-- synthesized logic cell 
!_LC2_A13 = _LC2_A13~NOT;
_LC2_A13~NOT = LCELL( _EQ125);
  _EQ125 =  F0 &  ~PIN000 & !Q12
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:15|lsmi:29|xi:38|~36~2' = '|lsm32:237|lsm8:15|lsmi:29|xi:38|Xi~2' 
-- Equation name is '_LC3_A13', type is buried 
-- synthesized logic cell 
!_LC3_A13 = _LC3_A13~NOT;
_LC3_A13~NOT = LCELL( _EQ126);
  _EQ126 = !F0 &  Q12
         #  P12 &  Q12
         # !F0 &  P12
         #  F1 &  Q12
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:15|lsmi:29|xi:38|~36~3' = '|lsm32:237|lsm8:15|lsmi:29|xi:38|Xi~3' 
-- Equation name is '_LC4_A13', type is buried 
-- synthesized logic cell 
!_LC4_A13 = _LC4_A13~NOT;
_LC4_A13~NOT = LCELL( _EQ127);
  _EQ127 = !F1 &  F3
         #  F2
         # !_LC3_A13;

-- Node name is '|lsm32:237|lsm8:15|lsmi:29|xi:38|~36~4' = '|lsm32:237|lsm8:15|lsmi:29|xi:38|Xi~4' 
-- Equation name is '_LC6_A13', type is buried 
-- synthesized logic cell 
!_LC6_A13 = _LC6_A13~NOT;
_LC6_A13~NOT = LCELL( _EQ128);
  _EQ128 =  P12
         # !F1
         # !Q12
         #  F0;

-- Node name is '|lsm32:237|lsm8:15|lsmi:29|yi:39|:15' = '|lsm32:237|lsm8:15|lsmi:29|yi:39|Yi' 
-- Equation name is '_LC8_A7', type is buried 
!_LC8_A7 = _LC8_A7~NOT;
_LC8_A7~NOT = LCELL( _EQ129);
  _EQ129 =  F0 &  Q12
         # !F0 & !Q12
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:16|lsmi:20|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:16|lsmi:20|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC1_A8', type is buried 
!_LC1_A8 = _LC1_A8~NOT;
_LC1_A8~NOT = LCELL( _EQ130);
  _EQ130 = !_LC7_A8 & !_LC8_A8
         # !_LC1_A16 & !_LC8_A8
         # !_LC1_A16 & !_LC7_A8
         # !F2;

-- Node name is '|lsm32:237|lsm8:16|lsmi:20|sum_xor2:26|:12' = '|lsm32:237|lsm8:16|lsmi:20|sum_xor2:26|Di' 
-- Equation name is '_LC6_A8', type is buried 
!_LC6_A8 = _LC6_A8~NOT;
_LC6_A8~NOT = LCELL( _EQ131);
  _EQ131 = !_LC1_A16 & !_LC7_A8 & !_LC8_A8
         # !_LC1_A16 &  _LC7_A8 &  _LC8_A8
         #  _LC1_A16 &  _LC7_A8 & !_LC8_A8
         #  _LC1_A16 & !_LC7_A8 &  _LC8_A8;

-- Node name is '|lsm32:237|lsm8:16|lsmi:20|xi:38|:36' = '|lsm32:237|lsm8:16|lsmi:20|xi:38|Xi' 
-- Equation name is '_LC7_A8', type is buried 
!_LC7_A8 = _LC7_A8~NOT;
_LC7_A8~NOT = LCELL( _EQ132);
  _EQ132 = !_LC2_A8 & !_LC4_A8 & !_LC5_A8
         # !_LC4_A8 & !_LC5_A8 & !P16;

-- Node name is '|lsm32:237|lsm8:16|lsmi:20|xi:38|~36~1' = '|lsm32:237|lsm8:16|lsmi:20|xi:38|Xi~1' 
-- Equation name is '_LC2_A8', type is buried 
-- synthesized logic cell 
!_LC2_A8 = _LC2_A8~NOT;
_LC2_A8~NOT = LCELL( _EQ133);
  _EQ133 =  F0 &  ~PIN000 & !Q16
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:16|lsmi:20|xi:38|~36~2' = '|lsm32:237|lsm8:16|lsmi:20|xi:38|Xi~2' 
-- Equation name is '_LC3_A8', type is buried 
-- synthesized logic cell 
!_LC3_A8 = _LC3_A8~NOT;
_LC3_A8~NOT = LCELL( _EQ134);
  _EQ134 = !F0 &  Q16
         #  P16 &  Q16
         # !F0 &  P16
         #  F1 &  Q16
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:16|lsmi:20|xi:38|~36~3' = '|lsm32:237|lsm8:16|lsmi:20|xi:38|Xi~3' 
-- Equation name is '_LC4_A8', type is buried 
-- synthesized logic cell 
!_LC4_A8 = _LC4_A8~NOT;
_LC4_A8~NOT = LCELL( _EQ135);
  _EQ135 = !F1 &  F3
         #  F2
         # !_LC3_A8;

-- Node name is '|lsm32:237|lsm8:16|lsmi:20|xi:38|~36~4' = '|lsm32:237|lsm8:16|lsmi:20|xi:38|Xi~4' 
-- Equation name is '_LC5_A8', type is buried 
-- synthesized logic cell 
!_LC5_A8 = _LC5_A8~NOT;
_LC5_A8~NOT = LCELL( _EQ136);
  _EQ136 =  P16
         # !F1
         # !Q16
         #  F0;

-- Node name is '|lsm32:237|lsm8:16|lsmi:20|yi:39|:15' = '|lsm32:237|lsm8:16|lsmi:20|yi:39|Yi' 
-- Equation name is '_LC8_A8', type is buried 
!_LC8_A8 = _LC8_A8~NOT;
_LC8_A8~NOT = LCELL( _EQ137);
  _EQ137 =  F0 &  Q16
         # !F0 & !Q16
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:16|lsmi:21|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:16|lsmi:21|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC7_B17', type is buried 
!_LC7_B17 = _LC7_B17~NOT;
_LC7_B17~NOT = LCELL( _EQ138);
  _EQ138 = !_LC1_B17 & !_LC2_B17
         # !_LC1_A8 & !_LC1_B17
         # !_LC1_A8 & !_LC2_B17
         # !F2;

-- Node name is '|lsm32:237|lsm8:16|lsmi:21|sum_xor2:26|:12' = '|lsm32:237|lsm8:16|lsmi:21|sum_xor2:26|Di' 
-- Equation name is '_LC6_B17', type is buried 
!_LC6_B17 = _LC6_B17~NOT;
_LC6_B17~NOT = LCELL( _EQ139);
  _EQ139 = !_LC1_A8 & !_LC1_B17 & !_LC2_B17
         # !_LC1_A8 &  _LC1_B17 &  _LC2_B17
         #  _LC1_A8 & !_LC1_B17 &  _LC2_B17
         #  _LC1_A8 &  _LC1_B17 & !_LC2_B17;

-- Node name is '|lsm32:237|lsm8:16|lsmi:21|xi:38|:36' = '|lsm32:237|lsm8:16|lsmi:21|xi:38|Xi' 
-- Equation name is '_LC2_B17', type is buried 
!_LC2_B17 = _LC2_B17~NOT;
_LC2_B17~NOT = LCELL( _EQ140);
  _EQ140 = !_LC3_B17 & !_LC4_B17 & !_LC8_B17
         # !_LC3_B17 & !_LC8_B17 & !P17;

-- Node name is '|lsm32:237|lsm8:16|lsmi:21|xi:38|~36~1' = '|lsm32:237|lsm8:16|lsmi:21|xi:38|Xi~1' 
-- Equation name is '_LC4_B17', type is buried 
-- synthesized logic cell 
!_LC4_B17 = _LC4_B17~NOT;
_LC4_B17~NOT = LCELL( _EQ141);
  _EQ141 =  F0 &  ~PIN000 & !Q17
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:16|lsmi:21|xi:38|~36~2' = '|lsm32:237|lsm8:16|lsmi:21|xi:38|Xi~2' 
-- Equation name is '_LC5_B17', type is buried 
-- synthesized logic cell 
!_LC5_B17 = _LC5_B17~NOT;
_LC5_B17~NOT = LCELL( _EQ142);
  _EQ142 = !F0 &  Q17
         #  P17 &  Q17
         # !F0 &  P17
         #  F1 &  Q17
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:16|lsmi:21|xi:38|~36~3' = '|lsm32:237|lsm8:16|lsmi:21|xi:38|Xi~3' 
-- Equation name is '_LC8_B17', type is buried 
-- synthesized logic cell 
!_LC8_B17 = _LC8_B17~NOT;
_LC8_B17~NOT = LCELL( _EQ143);
  _EQ143 = !F1 &  F3
         #  F2
         # !_LC5_B17;

-- Node name is '|lsm32:237|lsm8:16|lsmi:21|xi:38|~36~4' = '|lsm32:237|lsm8:16|lsmi:21|xi:38|Xi~4' 
-- Equation name is '_LC3_B17', type is buried 
-- synthesized logic cell 
!_LC3_B17 = _LC3_B17~NOT;
_LC3_B17~NOT = LCELL( _EQ144);
  _EQ144 =  P17
         # !F1
         # !Q17
         #  F0;

-- Node name is '|lsm32:237|lsm8:16|lsmi:21|yi:39|:15' = '|lsm32:237|lsm8:16|lsmi:21|yi:39|Yi' 
-- Equation name is '_LC1_B17', type is buried 
!_LC1_B17 = _LC1_B17~NOT;
_LC1_B17~NOT = LCELL( _EQ145);
  _EQ145 =  F0 &  Q17
         # !F0 & !Q17
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:16|lsmi:23|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:16|lsmi:23|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_B18', type is buried 
!_LC3_B18 = _LC3_B18~NOT;
_LC3_B18~NOT = LCELL( _EQ146);
  _EQ146 = !_LC1_B10 & !_LC7_B18
         # !_LC7_B17 & !_LC7_B18
         # !_LC1_B10 & !_LC7_B17
         # !F2;

-- Node name is '|lsm32:237|lsm8:16|lsmi:23|sum_xor2:26|:12' = '|lsm32:237|lsm8:16|lsmi:23|sum_xor2:26|Di' 
-- Equation name is '_LC2_B15', type is buried 
!_LC2_B15 = _LC2_B15~NOT;
_LC2_B15~NOT = LCELL( _EQ147);
  _EQ147 = !_LC1_B10 & !_LC7_B17 & !_LC7_B18
         #  _LC1_B10 & !_LC7_B17 &  _LC7_B18
         #  _LC1_B10 &  _LC7_B17 & !_LC7_B18
         # !_LC1_B10 &  _LC7_B17 &  _LC7_B18;

-- Node name is '|lsm32:237|lsm8:16|lsmi:23|xi:38|:36' = '|lsm32:237|lsm8:16|lsmi:23|xi:38|Xi' 
-- Equation name is '_LC1_B10', type is buried 
!_LC1_B10 = _LC1_B10~NOT;
_LC1_B10~NOT = LCELL( _EQ148);
  _EQ148 = !_LC1_B7 & !_LC7_B10 & !_LC8_B10
         # !_LC1_B7 & !_LC8_B10 & !P18;

-- Node name is '|lsm32:237|lsm8:16|lsmi:23|xi:38|~36~1' = '|lsm32:237|lsm8:16|lsmi:23|xi:38|Xi~1' 
-- Equation name is '_LC7_B10', type is buried 
-- synthesized logic cell 
!_LC7_B10 = _LC7_B10~NOT;
_LC7_B10~NOT = LCELL( _EQ149);
  _EQ149 =  F0 &  ~PIN000 & !Q18
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:16|lsmi:23|xi:38|~36~2' = '|lsm32:237|lsm8:16|lsmi:23|xi:38|Xi~2' 
-- Equation name is '_LC7_B7', type is buried 
-- synthesized logic cell 
!_LC7_B7 = _LC7_B7~NOT;
_LC7_B7~NOT = LCELL( _EQ150);
  _EQ150 = !F0 &  Q18
         #  P18 &  Q18
         # !F0 &  P18
         #  F1 &  Q18
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:16|lsmi:23|xi:38|~36~3' = '|lsm32:237|lsm8:16|lsmi:23|xi:38|Xi~3' 
-- Equation name is '_LC1_B7', type is buried 
-- synthesized logic cell 
!_LC1_B7 = _LC1_B7~NOT;
_LC1_B7~NOT = LCELL( _EQ151);
  _EQ151 = !F1 &  F3
         #  F2
         # !_LC7_B7;

-- Node name is '|lsm32:237|lsm8:16|lsmi:23|xi:38|~36~4' = '|lsm32:237|lsm8:16|lsmi:23|xi:38|Xi~4' 
-- Equation name is '_LC8_B10', type is buried 
-- synthesized logic cell 
!_LC8_B10 = _LC8_B10~NOT;
_LC8_B10~NOT = LCELL( _EQ152);
  _EQ152 =  P18
         # !F1
         # !Q18
         #  F0;

-- Node name is '|lsm32:237|lsm8:16|lsmi:23|yi:39|:15' = '|lsm32:237|lsm8:16|lsmi:23|yi:39|Yi' 
-- Equation name is '_LC7_B18', type is buried 
!_LC7_B18 = _LC7_B18~NOT;
_LC7_B18~NOT = LCELL( _EQ153);
  _EQ153 =  F0 &  Q18
         # !F0 & !Q18
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:16|lsmi:25|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:16|lsmi:25|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_B20', type is buried 
!_LC3_B20 = _LC3_B20~NOT;
_LC3_B20~NOT = LCELL( _EQ154);
  _EQ154 = !_LC7_B20 & !_LC8_B20
         # !_LC3_B18 & !_LC8_B20
         # !_LC3_B18 & !_LC7_B20
         # !F2;

-- Node name is '|lsm32:237|lsm8:16|lsmi:25|sum_xor2:26|:12' = '|lsm32:237|lsm8:16|lsmi:25|sum_xor2:26|Di' 
-- Equation name is '_LC1_B20', type is buried 
!_LC1_B20 = _LC1_B20~NOT;
_LC1_B20~NOT = LCELL( _EQ155);
  _EQ155 = !_LC3_B18 & !_LC7_B20 & !_LC8_B20
         # !_LC3_B18 &  _LC7_B20 &  _LC8_B20
         #  _LC3_B18 &  _LC7_B20 & !_LC8_B20
         #  _LC3_B18 & !_LC7_B20 &  _LC8_B20;

-- Node name is '|lsm32:237|lsm8:16|lsmi:25|xi:38|:36' = '|lsm32:237|lsm8:16|lsmi:25|xi:38|Xi' 
-- Equation name is '_LC7_B20', type is buried 
!_LC7_B20 = _LC7_B20~NOT;
_LC7_B20~NOT = LCELL( _EQ156);
  _EQ156 = !_LC2_B20 & !_LC5_B20 & !_LC6_B20
         # !_LC5_B20 & !_LC6_B20 & !P19;

-- Node name is '|lsm32:237|lsm8:16|lsmi:25|xi:38|~36~1' = '|lsm32:237|lsm8:16|lsmi:25|xi:38|Xi~1' 
-- Equation name is '_LC2_B20', type is buried 
-- synthesized logic cell 
!_LC2_B20 = _LC2_B20~NOT;
_LC2_B20~NOT = LCELL( _EQ157);
  _EQ157 =  F0 &  ~PIN000 & !Q19
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:16|lsmi:25|xi:38|~36~2' = '|lsm32:237|lsm8:16|lsmi:25|xi:38|Xi~2' 
-- Equation name is '_LC4_B20', type is buried 
-- synthesized logic cell 
!_LC4_B20 = _LC4_B20~NOT;
_LC4_B20~NOT = LCELL( _EQ158);
  _EQ158 = !F0 &  Q19
         #  P19 &  Q19
         # !F0 &  P19
         #  F1 &  Q19
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:16|lsmi:25|xi:38|~36~3' = '|lsm32:237|lsm8:16|lsmi:25|xi:38|Xi~3' 
-- Equation name is '_LC5_B20', type is buried 
-- synthesized logic cell 
!_LC5_B20 = _LC5_B20~NOT;
_LC5_B20~NOT = LCELL( _EQ159);
  _EQ159 = !F1 &  F3
         #  F2
         # !_LC4_B20;

-- Node name is '|lsm32:237|lsm8:16|lsmi:25|xi:38|~36~4' = '|lsm32:237|lsm8:16|lsmi:25|xi:38|Xi~4' 
-- Equation name is '_LC6_B20', type is buried 
-- synthesized logic cell 
!_LC6_B20 = _LC6_B20~NOT;
_LC6_B20~NOT = LCELL( _EQ160);
  _EQ160 =  P19
         # !F1
         # !Q19
         #  F0;

-- Node name is '|lsm32:237|lsm8:16|lsmi:25|yi:39|:15' = '|lsm32:237|lsm8:16|lsmi:25|yi:39|Yi' 
-- Equation name is '_LC8_B20', type is buried 
!_LC8_B20 = _LC8_B20~NOT;
_LC8_B20~NOT = LCELL( _EQ161);
  _EQ161 =  F0 &  Q19
         # !F0 & !Q19
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:16|lsmi:26|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:16|lsmi:26|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC5_B12', type is buried 
!_LC5_B12 = _LC5_B12~NOT;
_LC5_B12~NOT = LCELL( _EQ162);
  _EQ162 = !_LC4_B12 & !_LC7_B6
         # !_LC3_B12 & !_LC4_B12
         # !_LC3_B12 & !_LC7_B6
         # !F2;

-- Node name is '|lsm32:237|lsm8:16|lsmi:26|sum_xor2:26|:12' = '|lsm32:237|lsm8:16|lsmi:26|sum_xor2:26|Di' 
-- Equation name is '_LC1_B12', type is buried 
!_LC1_B12 = _LC1_B12~NOT;
_LC1_B12~NOT = LCELL( _EQ163);
  _EQ163 = !_LC3_B12 & !_LC4_B12 & !_LC7_B6
         # !_LC3_B12 &  _LC4_B12 &  _LC7_B6
         #  _LC3_B12 & !_LC4_B12 &  _LC7_B6
         #  _LC3_B12 &  _LC4_B12 & !_LC7_B6;

-- Node name is '|lsm32:237|lsm8:16|lsmi:26|xi:38|:36' = '|lsm32:237|lsm8:16|lsmi:26|xi:38|Xi' 
-- Equation name is '_LC7_B6', type is buried 
!_LC7_B6 = _LC7_B6~NOT;
_LC7_B6~NOT = LCELL( _EQ164);
  _EQ164 = !_LC4_B6 & !_LC5_B6 & !_LC8_B6
         # !_LC4_B6 & !_LC5_B6 & !P23;

-- Node name is '|lsm32:237|lsm8:16|lsmi:26|xi:38|~36~1' = '|lsm32:237|lsm8:16|lsmi:26|xi:38|Xi~1' 
-- Equation name is '_LC8_B6', type is buried 
-- synthesized logic cell 
!_LC8_B6 = _LC8_B6~NOT;
_LC8_B6~NOT = LCELL( _EQ165);
  _EQ165 =  F0 &  ~PIN000 & !Q23
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:16|lsmi:26|xi:38|~36~2' = '|lsm32:237|lsm8:16|lsmi:26|xi:38|Xi~2' 
-- Equation name is '_LC6_B6', type is buried 
-- synthesized logic cell 
!_LC6_B6 = _LC6_B6~NOT;
_LC6_B6~NOT = LCELL( _EQ166);
  _EQ166 = !F0 &  Q23
         #  P23 &  Q23
         # !F0 &  P23
         #  F1 &  Q23
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:16|lsmi:26|xi:38|~36~3' = '|lsm32:237|lsm8:16|lsmi:26|xi:38|Xi~3' 
-- Equation name is '_LC4_B6', type is buried 
-- synthesized logic cell 
!_LC4_B6 = _LC4_B6~NOT;
_LC4_B6~NOT = LCELL( _EQ167);
  _EQ167 = !F1 &  F3
         #  F2
         # !_LC6_B6;

-- Node name is '|lsm32:237|lsm8:16|lsmi:26|xi:38|~36~4' = '|lsm32:237|lsm8:16|lsmi:26|xi:38|Xi~4' 
-- Equation name is '_LC5_B6', type is buried 
-- synthesized logic cell 
!_LC5_B6 = _LC5_B6~NOT;
_LC5_B6~NOT = LCELL( _EQ168);
  _EQ168 =  P23
         # !F1
         # !Q23
         #  F0;

-- Node name is '|lsm32:237|lsm8:16|lsmi:26|yi:39|:15' = '|lsm32:237|lsm8:16|lsmi:26|yi:39|Yi' 
-- Equation name is '_LC4_B12', type is buried 
!_LC4_B12 = _LC4_B12~NOT;
_LC4_B12~NOT = LCELL( _EQ169);
  _EQ169 =  F0 &  Q23
         # !F0 & !Q23
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:16|lsmi:27|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:16|lsmi:27|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_B12', type is buried 
!_LC3_B12 = _LC3_B12~NOT;
_LC3_B12~NOT = LCELL( _EQ170);
  _EQ170 = !_LC2_B12 & !_LC6_B19
         # !_LC2_B12 & !_LC7_B21
         # !_LC6_B19 & !_LC7_B21
         # !F2;

-- Node name is '|lsm32:237|lsm8:16|lsmi:27|sum_xor2:26|:12' = '|lsm32:237|lsm8:16|lsmi:27|sum_xor2:26|Di' 
-- Equation name is '_LC6_B12', type is buried 
!_LC6_B12 = _LC6_B12~NOT;
_LC6_B12~NOT = LCELL( _EQ171);
  _EQ171 = !_LC2_B12 & !_LC6_B19 & !_LC7_B21
         #  _LC2_B12 &  _LC6_B19 & !_LC7_B21
         # !_LC2_B12 &  _LC6_B19 &  _LC7_B21
         #  _LC2_B12 & !_LC6_B19 &  _LC7_B21;

-- Node name is '|lsm32:237|lsm8:16|lsmi:27|xi:38|:36' = '|lsm32:237|lsm8:16|lsmi:27|xi:38|Xi' 
-- Equation name is '_LC6_B19', type is buried 
!_LC6_B19 = _LC6_B19~NOT;
_LC6_B19~NOT = LCELL( _EQ172);
  _EQ172 = !_LC2_B19 & !_LC3_B19 & !_LC7_B19
         # !_LC3_B19 & !_LC7_B19 & !P22;

-- Node name is '|lsm32:237|lsm8:16|lsmi:27|xi:38|~36~1' = '|lsm32:237|lsm8:16|lsmi:27|xi:38|Xi~1' 
-- Equation name is '_LC2_B19', type is buried 
-- synthesized logic cell 
!_LC2_B19 = _LC2_B19~NOT;
_LC2_B19~NOT = LCELL( _EQ173);
  _EQ173 =  F0 &  ~PIN000 & !Q22
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:16|lsmi:27|xi:38|~36~2' = '|lsm32:237|lsm8:16|lsmi:27|xi:38|Xi~2' 
-- Equation name is '_LC4_B19', type is buried 
-- synthesized logic cell 
!_LC4_B19 = _LC4_B19~NOT;
_LC4_B19~NOT = LCELL( _EQ174);
  _EQ174 = !F0 &  Q22
         #  P22 &  Q22
         # !F0 &  P22
         #  F1 &  Q22
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:16|lsmi:27|xi:38|~36~3' = '|lsm32:237|lsm8:16|lsmi:27|xi:38|Xi~3' 
-- Equation name is '_LC7_B19', type is buried 
-- synthesized logic cell 
!_LC7_B19 = _LC7_B19~NOT;
_LC7_B19~NOT = LCELL( _EQ175);
  _EQ175 = !F1 &  F3
         #  F2
         # !_LC4_B19;

-- Node name is '|lsm32:237|lsm8:16|lsmi:27|xi:38|~36~4' = '|lsm32:237|lsm8:16|lsmi:27|xi:38|Xi~4' 
-- Equation name is '_LC3_B19', type is buried 
-- synthesized logic cell 
!_LC3_B19 = _LC3_B19~NOT;
_LC3_B19~NOT = LCELL( _EQ176);
  _EQ176 =  P22
         # !F1
         # !Q22
         #  F0;

-- Node name is '|lsm32:237|lsm8:16|lsmi:27|yi:39|:15' = '|lsm32:237|lsm8:16|lsmi:27|yi:39|Yi' 
-- Equation name is '_LC2_B12', type is buried 
!_LC2_B12 = _LC2_B12~NOT;
_LC2_B12~NOT = LCELL( _EQ177);
  _EQ177 =  F0 &  Q22
         # !F0 & !Q22
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:16|lsmi:28|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:16|lsmi:28|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC7_B21', type is buried 
!_LC7_B21 = _LC7_B21~NOT;
_LC7_B21~NOT = LCELL( _EQ178);
  _EQ178 = !_LC2_B21 & !_LC3_B21
         # !_LC2_B21 & !_LC4_B16
         # !_LC3_B21 & !_LC4_B16
         # !F2;

-- Node name is '|lsm32:237|lsm8:16|lsmi:28|sum_xor2:26|:12' = '|lsm32:237|lsm8:16|lsmi:28|sum_xor2:26|Di' 
-- Equation name is '_LC1_B21', type is buried 
!_LC1_B21 = _LC1_B21~NOT;
_LC1_B21~NOT = LCELL( _EQ179);
  _EQ179 = !_LC2_B21 & !_LC3_B21 & !_LC4_B16
         #  _LC2_B21 &  _LC3_B21 & !_LC4_B16
         # !_LC2_B21 &  _LC3_B21 &  _LC4_B16
         #  _LC2_B21 & !_LC3_B21 &  _LC4_B16;

-- Node name is '|lsm32:237|lsm8:16|lsmi:28|xi:38|:36' = '|lsm32:237|lsm8:16|lsmi:28|xi:38|Xi' 
-- Equation name is '_LC3_B21', type is buried 
!_LC3_B21 = _LC3_B21~NOT;
_LC3_B21~NOT = LCELL( _EQ180);
  _EQ180 = !_LC4_B21 & !_LC5_B21 & !_LC8_B21
         # !_LC4_B21 & !_LC5_B21 & !P21;

-- Node name is '|lsm32:237|lsm8:16|lsmi:28|xi:38|~36~1' = '|lsm32:237|lsm8:16|lsmi:28|xi:38|Xi~1' 
-- Equation name is '_LC8_B21', type is buried 
-- synthesized logic cell 
!_LC8_B21 = _LC8_B21~NOT;
_LC8_B21~NOT = LCELL( _EQ181);
  _EQ181 =  F0 &  ~PIN000 & !Q21
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:16|lsmi:28|xi:38|~36~2' = '|lsm32:237|lsm8:16|lsmi:28|xi:38|Xi~2' 
-- Equation name is '_LC6_B21', type is buried 
-- synthesized logic cell 
!_LC6_B21 = _LC6_B21~NOT;
_LC6_B21~NOT = LCELL( _EQ182);
  _EQ182 = !F0 &  Q21
         #  P21 &  Q21
         # !F0 &  P21
         #  F1 &  Q21
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:16|lsmi:28|xi:38|~36~3' = '|lsm32:237|lsm8:16|lsmi:28|xi:38|Xi~3' 
-- Equation name is '_LC5_B21', type is buried 
-- synthesized logic cell 
!_LC5_B21 = _LC5_B21~NOT;
_LC5_B21~NOT = LCELL( _EQ183);
  _EQ183 = !F1 &  F3
         #  F2
         # !_LC6_B21;

-- Node name is '|lsm32:237|lsm8:16|lsmi:28|xi:38|~36~4' = '|lsm32:237|lsm8:16|lsmi:28|xi:38|Xi~4' 
-- Equation name is '_LC4_B21', type is buried 
-- synthesized logic cell 
!_LC4_B21 = _LC4_B21~NOT;
_LC4_B21~NOT = LCELL( _EQ184);
  _EQ184 =  P21
         # !F1
         # !Q21
         #  F0;

-- Node name is '|lsm32:237|lsm8:16|lsmi:28|yi:39|:15' = '|lsm32:237|lsm8:16|lsmi:28|yi:39|Yi' 
-- Equation name is '_LC2_B21', type is buried 
!_LC2_B21 = _LC2_B21~NOT;
_LC2_B21~NOT = LCELL( _EQ185);
  _EQ185 =  F0 &  Q21
         # !F0 & !Q21
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:16|lsmi:29|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:16|lsmi:29|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC4_B16', type is buried 
!_LC4_B16 = _LC4_B16~NOT;
_LC4_B16~NOT = LCELL( _EQ186);
  _EQ186 = !_LC7_B16 & !_LC8_B16
         # !_LC3_B20 & !_LC8_B16
         # !_LC3_B20 & !_LC7_B16
         # !F2;

-- Node name is '|lsm32:237|lsm8:16|lsmi:29|sum_xor2:26|:12' = '|lsm32:237|lsm8:16|lsmi:29|sum_xor2:26|Di' 
-- Equation name is '_LC6_B16', type is buried 
!_LC6_B16 = _LC6_B16~NOT;
_LC6_B16~NOT = LCELL( _EQ187);
  _EQ187 = !_LC3_B20 & !_LC7_B16 & !_LC8_B16
         # !_LC3_B20 &  _LC7_B16 &  _LC8_B16
         #  _LC3_B20 &  _LC7_B16 & !_LC8_B16
         #  _LC3_B20 & !_LC7_B16 &  _LC8_B16;

-- Node name is '|lsm32:237|lsm8:16|lsmi:29|xi:38|:36' = '|lsm32:237|lsm8:16|lsmi:29|xi:38|Xi' 
-- Equation name is '_LC7_B16', type is buried 
!_LC7_B16 = _LC7_B16~NOT;
_LC7_B16~NOT = LCELL( _EQ188);
  _EQ188 = !_LC2_B16 & !_LC3_B16 & !_LC5_B16
         # !_LC3_B16 & !_LC5_B16 & !P20;

-- Node name is '|lsm32:237|lsm8:16|lsmi:29|xi:38|~36~1' = '|lsm32:237|lsm8:16|lsmi:29|xi:38|Xi~1' 
-- Equation name is '_LC2_B16', type is buried 
-- synthesized logic cell 
!_LC2_B16 = _LC2_B16~NOT;
_LC2_B16~NOT = LCELL( _EQ189);
  _EQ189 =  F0 &  ~PIN000 & !Q20
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:16|lsmi:29|xi:38|~36~2' = '|lsm32:237|lsm8:16|lsmi:29|xi:38|Xi~2' 
-- Equation name is '_LC1_B16', type is buried 
-- synthesized logic cell 
!_LC1_B16 = _LC1_B16~NOT;
_LC1_B16~NOT = LCELL( _EQ190);
  _EQ190 = !F0 &  Q20
         #  P20 &  Q20
         # !F0 &  P20
         #  F1 &  Q20
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:16|lsmi:29|xi:38|~36~3' = '|lsm32:237|lsm8:16|lsmi:29|xi:38|Xi~3' 
-- Equation name is '_LC3_B16', type is buried 
-- synthesized logic cell 
!_LC3_B16 = _LC3_B16~NOT;
_LC3_B16~NOT = LCELL( _EQ191);
  _EQ191 = !F1 &  F3
         #  F2
         # !_LC1_B16;

-- Node name is '|lsm32:237|lsm8:16|lsmi:29|xi:38|~36~4' = '|lsm32:237|lsm8:16|lsmi:29|xi:38|Xi~4' 
-- Equation name is '_LC5_B16', type is buried 
-- synthesized logic cell 
!_LC5_B16 = _LC5_B16~NOT;
_LC5_B16~NOT = LCELL( _EQ192);
  _EQ192 =  P20
         # !F1
         # !Q20
         #  F0;

-- Node name is '|lsm32:237|lsm8:16|lsmi:29|yi:39|:15' = '|lsm32:237|lsm8:16|lsmi:29|yi:39|Yi' 
-- Equation name is '_LC8_B16', type is buried 
!_LC8_B16 = _LC8_B16~NOT;
_LC8_B16~NOT = LCELL( _EQ193);
  _EQ193 =  F0 &  Q20
         # !F0 & !Q20
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:17|lsmi:20|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:17|lsmi:20|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_B2', type is buried 
!_LC3_B2 = _LC3_B2~NOT;
_LC3_B2~NOT = LCELL( _EQ194);
  _EQ194 = !_LC6_B2 & !_LC7_B9
         # !_LC5_B12 & !_LC6_B2
         # !_LC5_B12 & !_LC7_B9
         # !F2;

-- Node name is '|lsm32:237|lsm8:17|lsmi:20|sum_xor2:26|:12' = '|lsm32:237|lsm8:17|lsmi:20|sum_xor2:26|Di' 
-- Equation name is '_LC1_B2', type is buried 
!_LC1_B2 = _LC1_B2~NOT;
_LC1_B2~NOT = LCELL( _EQ195);
  _EQ195 = !_LC5_B12 & !_LC6_B2 & !_LC7_B9
         # !_LC5_B12 &  _LC6_B2 &  _LC7_B9
         #  _LC5_B12 & !_LC6_B2 &  _LC7_B9
         #  _LC5_B12 &  _LC6_B2 & !_LC7_B9;

-- Node name is '|lsm32:237|lsm8:17|lsmi:20|xi:38|:36' = '|lsm32:237|lsm8:17|lsmi:20|xi:38|Xi' 
-- Equation name is '_LC7_B9', type is buried 
!_LC7_B9 = _LC7_B9~NOT;
_LC7_B9~NOT = LCELL( _EQ196);
  _EQ196 = !_LC1_B14 & !_LC5_B9 & !_LC6_B9
         # !_LC1_B14 & !_LC5_B9 & !P24;

-- Node name is '|lsm32:237|lsm8:17|lsmi:20|xi:38|~36~1' = '|lsm32:237|lsm8:17|lsmi:20|xi:38|Xi~1' 
-- Equation name is '_LC6_B9', type is buried 
-- synthesized logic cell 
!_LC6_B9 = _LC6_B9~NOT;
_LC6_B9~NOT = LCELL( _EQ197);
  _EQ197 =  F0 &  ~PIN000 & !Q24
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:17|lsmi:20|xi:38|~36~2' = '|lsm32:237|lsm8:17|lsmi:20|xi:38|Xi~2' 
-- Equation name is '_LC7_B14', type is buried 
-- synthesized logic cell 
!_LC7_B14 = _LC7_B14~NOT;
_LC7_B14~NOT = LCELL( _EQ198);
  _EQ198 = !F0 &  Q24
         #  P24 &  Q24
         # !F0 &  P24
         #  F1 &  Q24
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:17|lsmi:20|xi:38|~36~3' = '|lsm32:237|lsm8:17|lsmi:20|xi:38|Xi~3' 
-- Equation name is '_LC1_B14', type is buried 
-- synthesized logic cell 
!_LC1_B14 = _LC1_B14~NOT;
_LC1_B14~NOT = LCELL( _EQ199);
  _EQ199 = !F1 &  F3
         #  F2
         # !_LC7_B14;

-- Node name is '|lsm32:237|lsm8:17|lsmi:20|xi:38|~36~4' = '|lsm32:237|lsm8:17|lsmi:20|xi:38|Xi~4' 
-- Equation name is '_LC5_B9', type is buried 
-- synthesized logic cell 
!_LC5_B9 = _LC5_B9~NOT;
_LC5_B9~NOT = LCELL( _EQ200);
  _EQ200 =  P24
         # !F1
         # !Q24
         #  F0;

-- Node name is '|lsm32:237|lsm8:17|lsmi:20|yi:39|:15' = '|lsm32:237|lsm8:17|lsmi:20|yi:39|Yi' 
-- Equation name is '_LC6_B2', type is buried 
!_LC6_B2 = _LC6_B2~NOT;
_LC6_B2~NOT = LCELL( _EQ201);
  _EQ201 =  F0 &  Q24
         # !F0 & !Q24
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:17|lsmi:21|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:17|lsmi:21|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC8_B3', type is buried 
!_LC8_B3 = _LC8_B3~NOT;
_LC8_B3~NOT = LCELL( _EQ202);
  _EQ202 = !_LC5_B7 & !_LC7_B3
         # !_LC3_B2 & !_LC7_B3
         # !_LC3_B2 & !_LC5_B7
         # !F2;

-- Node name is '|lsm32:237|lsm8:17|lsmi:21|sum_xor2:26|:12' = '|lsm32:237|lsm8:17|lsmi:21|sum_xor2:26|Di' 
-- Equation name is '_LC2_B3', type is buried 
!_LC2_B3 = _LC2_B3~NOT;
_LC2_B3~NOT = LCELL( _EQ203);
  _EQ203 = !_LC3_B2 & !_LC5_B7 & !_LC7_B3
         # !_LC3_B2 &  _LC5_B7 &  _LC7_B3
         #  _LC3_B2 &  _LC5_B7 & !_LC7_B3
         #  _LC3_B2 & !_LC5_B7 &  _LC7_B3;

-- Node name is '|lsm32:237|lsm8:17|lsmi:21|xi:38|:36' = '|lsm32:237|lsm8:17|lsmi:21|xi:38|Xi' 
-- Equation name is '_LC5_B7', type is buried 
!_LC5_B7 = _LC5_B7~NOT;
_LC5_B7~NOT = LCELL( _EQ204);
  _EQ204 = !_LC2_B7 & !_LC3_B7 & !_LC6_B7
         # !_LC2_B7 & !_LC3_B7 & !P25;

-- Node name is '|lsm32:237|lsm8:17|lsmi:21|xi:38|~36~1' = '|lsm32:237|lsm8:17|lsmi:21|xi:38|Xi~1' 
-- Equation name is '_LC6_B7', type is buried 
-- synthesized logic cell 
!_LC6_B7 = _LC6_B7~NOT;
_LC6_B7~NOT = LCELL( _EQ205);
  _EQ205 =  F0 &  ~PIN000 & !Q25
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:17|lsmi:21|xi:38|~36~2' = '|lsm32:237|lsm8:17|lsmi:21|xi:38|Xi~2' 
-- Equation name is '_LC4_B7', type is buried 
-- synthesized logic cell 
!_LC4_B7 = _LC4_B7~NOT;
_LC4_B7~NOT = LCELL( _EQ206);
  _EQ206 = !F0 &  Q25
         #  P25 &  Q25
         # !F0 &  P25
         #  F1 &  Q25
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:17|lsmi:21|xi:38|~36~3' = '|lsm32:237|lsm8:17|lsmi:21|xi:38|Xi~3' 
-- Equation name is '_LC3_B7', type is buried 
-- synthesized logic cell 
!_LC3_B7 = _LC3_B7~NOT;
_LC3_B7~NOT = LCELL( _EQ207);
  _EQ207 = !F1 &  F3
         #  F2
         # !_LC4_B7;

-- Node name is '|lsm32:237|lsm8:17|lsmi:21|xi:38|~36~4' = '|lsm32:237|lsm8:17|lsmi:21|xi:38|Xi~4' 
-- Equation name is '_LC2_B7', type is buried 
-- synthesized logic cell 
!_LC2_B7 = _LC2_B7~NOT;
_LC2_B7~NOT = LCELL( _EQ208);
  _EQ208 =  P25
         # !F1
         # !Q25
         #  F0;

-- Node name is '|lsm32:237|lsm8:17|lsmi:21|yi:39|:15' = '|lsm32:237|lsm8:17|lsmi:21|yi:39|Yi' 
-- Equation name is '_LC7_B3', type is buried 
!_LC7_B3 = _LC7_B3~NOT;
_LC7_B3~NOT = LCELL( _EQ209);
  _EQ209 =  F0 &  Q25
         # !F0 & !Q25
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:17|lsmi:23|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:17|lsmi:23|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC6_B3', type is buried 
!_LC6_B3 = _LC6_B3~NOT;
_LC6_B3~NOT = LCELL( _EQ210);
  _EQ210 = !_LC5_B3 & !_LC5_B8
         # !_LC5_B3 & !_LC8_B3
         # !_LC5_B8 & !_LC8_B3
         # !F2;

-- Node name is '|lsm32:237|lsm8:17|lsmi:23|sum_xor2:26|:12' = '|lsm32:237|lsm8:17|lsmi:23|sum_xor2:26|Di' 
-- Equation name is '_LC3_B3', type is buried 
!_LC3_B3 = _LC3_B3~NOT;
_LC3_B3~NOT = LCELL( _EQ211);
  _EQ211 = !_LC5_B3 & !_LC5_B8 & !_LC8_B3
         #  _LC5_B3 &  _LC5_B8 & !_LC8_B3
         # !_LC5_B3 &  _LC5_B8 &  _LC8_B3
         #  _LC5_B3 & !_LC5_B8 &  _LC8_B3;

-- Node name is '|lsm32:237|lsm8:17|lsmi:23|xi:38|:36' = '|lsm32:237|lsm8:17|lsmi:23|xi:38|Xi' 
-- Equation name is '_LC5_B8', type is buried 
!_LC5_B8 = _LC5_B8~NOT;
_LC5_B8~NOT = LCELL( _EQ212);
  _EQ212 = !_LC2_B1 & !_LC6_B8 & !_LC7_B8
         # !_LC6_B8 & !_LC7_B8 & !P26;

-- Node name is '|lsm32:237|lsm8:17|lsmi:23|xi:38|~36~1' = '|lsm32:237|lsm8:17|lsmi:23|xi:38|Xi~1' 
-- Equation name is '_LC2_B1', type is buried 
-- synthesized logic cell 
!_LC2_B1 = _LC2_B1~NOT;
_LC2_B1~NOT = LCELL( _EQ213);
  _EQ213 =  F0 &  ~PIN000 & !Q26
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:17|lsmi:23|xi:38|~36~2' = '|lsm32:237|lsm8:17|lsmi:23|xi:38|Xi~2' 
-- Equation name is '_LC8_B8', type is buried 
-- synthesized logic cell 
!_LC8_B8 = _LC8_B8~NOT;
_LC8_B8~NOT = LCELL( _EQ214);
  _EQ214 = !F0 &  Q26
         #  P26 &  Q26
         # !F0 &  P26
         #  F1 &  Q26
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:17|lsmi:23|xi:38|~36~3' = '|lsm32:237|lsm8:17|lsmi:23|xi:38|Xi~3' 
-- Equation name is '_LC7_B8', type is buried 
-- synthesized logic cell 
!_LC7_B8 = _LC7_B8~NOT;
_LC7_B8~NOT = LCELL( _EQ215);
  _EQ215 = !F1 &  F3
         #  F2
         # !_LC8_B8;

-- Node name is '|lsm32:237|lsm8:17|lsmi:23|xi:38|~36~4' = '|lsm32:237|lsm8:17|lsmi:23|xi:38|Xi~4' 
-- Equation name is '_LC6_B8', type is buried 
-- synthesized logic cell 
!_LC6_B8 = _LC6_B8~NOT;
_LC6_B8~NOT = LCELL( _EQ216);
  _EQ216 =  P26
         # !F1
         # !Q26
         #  F0;

-- Node name is '|lsm32:237|lsm8:17|lsmi:23|yi:39|:15' = '|lsm32:237|lsm8:17|lsmi:23|yi:39|Yi' 
-- Equation name is '_LC5_B3', type is buried 
!_LC5_B3 = _LC5_B3~NOT;
_LC5_B3~NOT = LCELL( _EQ217);
  _EQ217 =  F0 &  Q26
         # !F0 & !Q26
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:17|lsmi:25|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:17|lsmi:25|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC4_B3', type is buried 
!_LC4_B3 = _LC4_B3~NOT;
_LC4_B3~NOT = LCELL( _EQ218);
  _EQ218 = !_LC4_B18 & !_LC7_B5
         # !_LC4_B18 & !_LC6_B3
         # !_LC6_B3 & !_LC7_B5
         # !F2;

-- Node name is '|lsm32:237|lsm8:17|lsmi:25|sum_xor2:26|:12' = '|lsm32:237|lsm8:17|lsmi:25|sum_xor2:26|Di' 
-- Equation name is '_LC1_B3', type is buried 
!_LC1_B3 = _LC1_B3~NOT;
_LC1_B3~NOT = LCELL( _EQ219);
  _EQ219 = !_LC4_B18 & !_LC6_B3 & !_LC7_B5
         #  _LC4_B18 & !_LC6_B3 &  _LC7_B5
         # !_LC4_B18 &  _LC6_B3 &  _LC7_B5
         #  _LC4_B18 &  _LC6_B3 & !_LC7_B5;

-- Node name is '|lsm32:237|lsm8:17|lsmi:25|xi:38|:36' = '|lsm32:237|lsm8:17|lsmi:25|xi:38|Xi' 
-- Equation name is '_LC7_B5', type is buried 
!_LC7_B5 = _LC7_B5~NOT;
_LC7_B5~NOT = LCELL( _EQ220);
  _EQ220 = !_LC2_B5 & !_LC3_B5 & !_LC5_B5
         # !_LC3_B5 & !_LC5_B5 & !P27;

-- Node name is '|lsm32:237|lsm8:17|lsmi:25|xi:38|~36~1' = '|lsm32:237|lsm8:17|lsmi:25|xi:38|Xi~1' 
-- Equation name is '_LC2_B5', type is buried 
-- synthesized logic cell 
!_LC2_B5 = _LC2_B5~NOT;
_LC2_B5~NOT = LCELL( _EQ221);
  _EQ221 =  F0 &  ~PIN000 & !Q27
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:17|lsmi:25|xi:38|~36~2' = '|lsm32:237|lsm8:17|lsmi:25|xi:38|Xi~2' 
-- Equation name is '_LC1_B5', type is buried 
-- synthesized logic cell 
!_LC1_B5 = _LC1_B5~NOT;
_LC1_B5~NOT = LCELL( _EQ222);
  _EQ222 = !F0 &  Q27
         #  P27 &  Q27
         # !F0 &  P27
         #  F1 &  Q27
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:17|lsmi:25|xi:38|~36~3' = '|lsm32:237|lsm8:17|lsmi:25|xi:38|Xi~3' 
-- Equation name is '_LC3_B5', type is buried 
-- synthesized logic cell 
!_LC3_B5 = _LC3_B5~NOT;
_LC3_B5~NOT = LCELL( _EQ223);
  _EQ223 = !F1 &  F3
         #  F2
         # !_LC1_B5;

-- Node name is '|lsm32:237|lsm8:17|lsmi:25|xi:38|~36~4' = '|lsm32:237|lsm8:17|lsmi:25|xi:38|Xi~4' 
-- Equation name is '_LC5_B5', type is buried 
-- synthesized logic cell 
!_LC5_B5 = _LC5_B5~NOT;
_LC5_B5~NOT = LCELL( _EQ224);
  _EQ224 =  P27
         # !F1
         # !Q27
         #  F0;

-- Node name is '|lsm32:237|lsm8:17|lsmi:25|yi:39|:15' = '|lsm32:237|lsm8:17|lsmi:25|yi:39|Yi' 
-- Equation name is '_LC4_B18', type is buried 
!_LC4_B18 = _LC4_B18~NOT;
_LC4_B18~NOT = LCELL( _EQ225);
  _EQ225 =  F0 &  Q27
         # !F0 & !Q27
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:17|lsmi:26|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:17|lsmi:26|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC5_A9', type is buried 
!_LC5_A9 = _LC5_A9~NOT;
_LC5_A9~NOT = LCELL( _EQ226);
  _EQ226 = !_LC2_A9 & !_LC3_A9
         # !_LC2_A9 & !_LC5_B2
         # !_LC3_A9 & !_LC5_B2
         # !F2;

-- Node name is '|lsm32:237|lsm8:17|lsmi:26|sum_xor2:26|:12' = '|lsm32:237|lsm8:17|lsmi:26|sum_xor2:26|Di' 
-- Equation name is '_LC1_A9', type is buried 
!_LC1_A9 = _LC1_A9~NOT;
_LC1_A9~NOT = LCELL( _EQ227);
  _EQ227 = !_LC2_A9 & !_LC3_A9 & !_LC5_B2
         #  _LC2_A9 &  _LC3_A9 & !_LC5_B2
         # !_LC2_A9 &  _LC3_A9 &  _LC5_B2
         #  _LC2_A9 & !_LC3_A9 &  _LC5_B2;

-- Node name is '|lsm32:237|lsm8:17|lsmi:26|xi:38|:36' = '|lsm32:237|lsm8:17|lsmi:26|xi:38|Xi' 
-- Equation name is '_LC3_A9', type is buried 
!_LC3_A9 = _LC3_A9~NOT;
_LC3_A9~NOT = LCELL( _EQ228);
  _EQ228 = !_LC4_A9 & !_LC6_A9 & !_LC8_A9
         # !_LC4_A9 & !_LC6_A9 & !P31;

-- Node name is '|lsm32:237|lsm8:17|lsmi:26|xi:38|~36~1' = '|lsm32:237|lsm8:17|lsmi:26|xi:38|Xi~1' 
-- Equation name is '_LC8_A9', type is buried 
-- synthesized logic cell 
!_LC8_A9 = _LC8_A9~NOT;
_LC8_A9~NOT = LCELL( _EQ229);
  _EQ229 =  F0 &  ~PIN000 & !Q31
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:17|lsmi:26|xi:38|~36~2' = '|lsm32:237|lsm8:17|lsmi:26|xi:38|Xi~2' 
-- Equation name is '_LC7_A9', type is buried 
-- synthesized logic cell 
!_LC7_A9 = _LC7_A9~NOT;
_LC7_A9~NOT = LCELL( _EQ230);
  _EQ230 = !F0 &  Q31
         #  P31 &  Q31
         # !F0 &  P31
         #  F1 &  Q31
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:17|lsmi:26|xi:38|~36~3' = '|lsm32:237|lsm8:17|lsmi:26|xi:38|Xi~3' 
-- Equation name is '_LC6_A9', type is buried 
-- synthesized logic cell 
!_LC6_A9 = _LC6_A9~NOT;
_LC6_A9~NOT = LCELL( _EQ231);
  _EQ231 = !F1 &  F3
         #  F2
         # !_LC7_A9;

-- Node name is '|lsm32:237|lsm8:17|lsmi:26|xi:38|~36~4' = '|lsm32:237|lsm8:17|lsmi:26|xi:38|Xi~4' 
-- Equation name is '_LC4_A9', type is buried 
-- synthesized logic cell 
!_LC4_A9 = _LC4_A9~NOT;
_LC4_A9~NOT = LCELL( _EQ232);
  _EQ232 =  P31
         # !F1
         # !Q31
         #  F0;

-- Node name is '|lsm32:237|lsm8:17|lsmi:26|yi:39|:15' = '|lsm32:237|lsm8:17|lsmi:26|yi:39|Yi' 
-- Equation name is '_LC2_A9', type is buried 
!_LC2_A9 = _LC2_A9~NOT;
_LC2_A9~NOT = LCELL( _EQ233);
  _EQ233 =  F0 &  Q31
         # !F0 & !Q31
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:17|lsmi:27|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:17|lsmi:27|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC5_B2', type is buried 
!_LC5_B2 = _LC5_B2~NOT;
_LC5_B2~NOT = LCELL( _EQ234);
  _EQ234 = !_LC4_B2 & !_LC5_B1
         # !_LC2_B11 & !_LC4_B2
         # !_LC2_B11 & !_LC5_B1
         # !F2;

-- Node name is '|lsm32:237|lsm8:17|lsmi:27|sum_xor2:26|:12' = '|lsm32:237|lsm8:17|lsmi:27|sum_xor2:26|Di' 
-- Equation name is '_LC2_B2', type is buried 
!_LC2_B2 = _LC2_B2~NOT;
_LC2_B2~NOT = LCELL( _EQ235);
  _EQ235 = !_LC2_B11 & !_LC4_B2 & !_LC5_B1
         # !_LC2_B11 &  _LC4_B2 &  _LC5_B1
         #  _LC2_B11 & !_LC4_B2 &  _LC5_B1
         #  _LC2_B11 &  _LC4_B2 & !_LC5_B1;

-- Node name is '|lsm32:237|lsm8:17|lsmi:27|xi:38|:36' = '|lsm32:237|lsm8:17|lsmi:27|xi:38|Xi' 
-- Equation name is '_LC5_B1', type is buried 
!_LC5_B1 = _LC5_B1~NOT;
_LC5_B1~NOT = LCELL( _EQ236);
  _EQ236 = !_LC1_B1 & !_LC3_B1 & !_LC6_B1
         # !_LC1_B1 & !_LC6_B1 & !P30;

-- Node name is '|lsm32:237|lsm8:17|lsmi:27|xi:38|~36~1' = '|lsm32:237|lsm8:17|lsmi:27|xi:38|Xi~1' 
-- Equation name is '_LC3_B1', type is buried 
-- synthesized logic cell 
!_LC3_B1 = _LC3_B1~NOT;
_LC3_B1~NOT = LCELL( _EQ237);
  _EQ237 =  F0 &  ~PIN000 & !Q30
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:17|lsmi:27|xi:38|~36~2' = '|lsm32:237|lsm8:17|lsmi:27|xi:38|Xi~2' 
-- Equation name is '_LC4_B1', type is buried 
-- synthesized logic cell 
!_LC4_B1 = _LC4_B1~NOT;
_LC4_B1~NOT = LCELL( _EQ238);
  _EQ238 = !F0 &  Q30
         #  P30 &  Q30
         # !F0 &  P30
         #  F1 &  Q30
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:17|lsmi:27|xi:38|~36~3' = '|lsm32:237|lsm8:17|lsmi:27|xi:38|Xi~3' 
-- Equation name is '_LC6_B1', type is buried 
-- synthesized logic cell 
!_LC6_B1 = _LC6_B1~NOT;
_LC6_B1~NOT = LCELL( _EQ239);
  _EQ239 = !F1 &  F3
         #  F2
         # !_LC4_B1;

-- Node name is '|lsm32:237|lsm8:17|lsmi:27|xi:38|~36~4' = '|lsm32:237|lsm8:17|lsmi:27|xi:38|Xi~4' 
-- Equation name is '_LC1_B1', type is buried 
-- synthesized logic cell 
!_LC1_B1 = _LC1_B1~NOT;
_LC1_B1~NOT = LCELL( _EQ240);
  _EQ240 =  P30
         # !F1
         # !Q30
         #  F0;

-- Node name is '|lsm32:237|lsm8:17|lsmi:27|yi:39|:15' = '|lsm32:237|lsm8:17|lsmi:27|yi:39|Yi' 
-- Equation name is '_LC4_B2', type is buried 
!_LC4_B2 = _LC4_B2~NOT;
_LC4_B2~NOT = LCELL( _EQ241);
  _EQ241 =  F0 &  Q30
         # !F0 & !Q30
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:17|lsmi:28|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:17|lsmi:28|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC2_B11', type is buried 
!_LC2_B11 = _LC2_B11~NOT;
_LC2_B11~NOT = LCELL( _EQ242);
  _EQ242 = !_LC1_B18 & !_LC4_B8
         # !_LC1_B18 & !_LC3_B11
         # !_LC3_B11 & !_LC4_B8
         # !F2;

-- Node name is '|lsm32:237|lsm8:17|lsmi:28|sum_xor2:26|:12' = '|lsm32:237|lsm8:17|lsmi:28|sum_xor2:26|Di' 
-- Equation name is '_LC4_B11', type is buried 
!_LC4_B11 = _LC4_B11~NOT;
_LC4_B11~NOT = LCELL( _EQ243);
  _EQ243 = !_LC1_B18 & !_LC3_B11 & !_LC4_B8
         #  _LC1_B18 & !_LC3_B11 &  _LC4_B8
         # !_LC1_B18 &  _LC3_B11 &  _LC4_B8
         #  _LC1_B18 &  _LC3_B11 & !_LC4_B8;

-- Node name is '|lsm32:237|lsm8:17|lsmi:28|xi:38|:36' = '|lsm32:237|lsm8:17|lsmi:28|xi:38|Xi' 
-- Equation name is '_LC4_B8', type is buried 
!_LC4_B8 = _LC4_B8~NOT;
_LC4_B8~NOT = LCELL( _EQ244);
  _EQ244 = !_LC2_B8 & !_LC3_B8 & !_LC4_B5
         # !_LC2_B8 & !_LC3_B8 & !P29;

-- Node name is '|lsm32:237|lsm8:17|lsmi:28|xi:38|~36~1' = '|lsm32:237|lsm8:17|lsmi:28|xi:38|Xi~1' 
-- Equation name is '_LC4_B5', type is buried 
-- synthesized logic cell 
!_LC4_B5 = _LC4_B5~NOT;
_LC4_B5~NOT = LCELL( _EQ245);
  _EQ245 =  F0 &  ~PIN000 & !Q29
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:17|lsmi:28|xi:38|~36~2' = '|lsm32:237|lsm8:17|lsmi:28|xi:38|Xi~2' 
-- Equation name is '_LC1_B8', type is buried 
-- synthesized logic cell 
!_LC1_B8 = _LC1_B8~NOT;
_LC1_B8~NOT = LCELL( _EQ246);
  _EQ246 = !F0 &  Q29
         #  P29 &  Q29
         # !F0 &  P29
         #  F1 &  Q29
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:17|lsmi:28|xi:38|~36~3' = '|lsm32:237|lsm8:17|lsmi:28|xi:38|Xi~3' 
-- Equation name is '_LC3_B8', type is buried 
-- synthesized logic cell 
!_LC3_B8 = _LC3_B8~NOT;
_LC3_B8~NOT = LCELL( _EQ247);
  _EQ247 = !F1 &  F3
         #  F2
         # !_LC1_B8;

-- Node name is '|lsm32:237|lsm8:17|lsmi:28|xi:38|~36~4' = '|lsm32:237|lsm8:17|lsmi:28|xi:38|Xi~4' 
-- Equation name is '_LC2_B8', type is buried 
-- synthesized logic cell 
!_LC2_B8 = _LC2_B8~NOT;
_LC2_B8~NOT = LCELL( _EQ248);
  _EQ248 =  P29
         # !F1
         # !Q29
         #  F0;

-- Node name is '|lsm32:237|lsm8:17|lsmi:28|yi:39|:15' = '|lsm32:237|lsm8:17|lsmi:28|yi:39|Yi' 
-- Equation name is '_LC1_B18', type is buried 
!_LC1_B18 = _LC1_B18~NOT;
_LC1_B18~NOT = LCELL( _EQ249);
  _EQ249 =  F0 &  Q29
         # !F0 & !Q29
         #  ~PIN001;

-- Node name is '|lsm32:237|lsm8:17|lsmi:29|c_i_plus_1:27|:23' = '|lsm32:237|lsm8:17|lsmi:29|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_B11', type is buried 
!_LC3_B11 = _LC3_B11~NOT;
_LC3_B11~NOT = LCELL( _EQ250);
  _EQ250 = !_LC5_B18 & !_LC8_B11
         # !_LC4_B3 & !_LC5_B18
         # !_LC4_B3 & !_LC8_B11
         # !F2;

-- Node name is '|lsm32:237|lsm8:17|lsmi:29|sum_xor2:26|:12' = '|lsm32:237|lsm8:17|lsmi:29|sum_xor2:26|Di' 
-- Equation name is '_LC1_B11', type is buried 
!_LC1_B11 = _LC1_B11~NOT;
_LC1_B11~NOT = LCELL( _EQ251);
  _EQ251 = !_LC4_B3 & !_LC5_B18 & !_LC8_B11
         # !_LC4_B3 &  _LC5_B18 &  _LC8_B11
         #  _LC4_B3 & !_LC5_B18 &  _LC8_B11
         #  _LC4_B3 &  _LC5_B18 & !_LC8_B11;

-- Node name is '|lsm32:237|lsm8:17|lsmi:29|xi:38|:36' = '|lsm32:237|lsm8:17|lsmi:29|xi:38|Xi' 
-- Equation name is '_LC8_B11', type is buried 
!_LC8_B11 = _LC8_B11~NOT;
_LC8_B11~NOT = LCELL( _EQ252);
  _EQ252 = !_LC6_B11 & !_LC6_B18 & !_LC7_B11
         # !_LC6_B11 & !_LC7_B11 & !P28;

-- Node name is '|lsm32:237|lsm8:17|lsmi:29|xi:38|~36~1' = '|lsm32:237|lsm8:17|lsmi:29|xi:38|Xi~1' 
-- Equation name is '_LC6_B18', type is buried 
-- synthesized logic cell 
!_LC6_B18 = _LC6_B18~NOT;
_LC6_B18~NOT = LCELL( _EQ253);
  _EQ253 =  F0 &  ~PIN000 & !Q28
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:237|lsm8:17|lsmi:29|xi:38|~36~2' = '|lsm32:237|lsm8:17|lsmi:29|xi:38|Xi~2' 
-- Equation name is '_LC5_B11', type is buried 
-- synthesized logic cell 
!_LC5_B11 = _LC5_B11~NOT;
_LC5_B11~NOT = LCELL( _EQ254);
  _EQ254 = !F0 &  Q28
         #  P28 &  Q28
         # !F0 &  P28
         #  F1 &  Q28
         # !F0 &  F1;

-- Node name is '|lsm32:237|lsm8:17|lsmi:29|xi:38|~36~3' = '|lsm32:237|lsm8:17|lsmi:29|xi:38|Xi~3' 
-- Equation name is '_LC6_B11', type is buried 
-- synthesized logic cell 
!_LC6_B11 = _LC6_B11~NOT;
_LC6_B11~NOT = LCELL( _EQ255);
  _EQ255 = !F1 &  F3
         #  F2
         # !_LC5_B11;

-- Node name is '|lsm32:237|lsm8:17|lsmi:29|xi:38|~36~4' = '|lsm32:237|lsm8:17|lsmi:29|xi:38|Xi~4' 
-- Equation name is '_LC7_B11', type is buried 
-- synthesized logic cell 
!_LC7_B11 = _LC7_B11~NOT;
_LC7_B11~NOT = LCELL( _EQ256);
  _EQ256 =  P28
         # !F1
         # !Q28
         #  F0;

-- Node name is '|lsm32:237|lsm8:17|lsmi:29|yi:39|:15' = '|lsm32:237|lsm8:17|lsmi:29|yi:39|Yi' 
-- Equation name is '_LC5_B18', type is buried 
!_LC5_B18 = _LC5_B18~NOT;
_LC5_B18~NOT = LCELL( _EQ257);
  _EQ257 =  F0 &  Q28
         # !F0 & !Q28
         #  ~PIN001;

-- Node name is '|lsm32:238|lsm8:14|lsmi:20|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:14|lsmi:20|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC6_B13', type is buried 
!_LC6_B13 = _LC6_B13~NOT;
_LC6_B13~NOT = LCELL( _EQ258);
  _EQ258 = !_LC2_B14 & !_LC4_B13
         # !_LC4_B13 & !_LC5_A9
         # !_LC2_B14 & !_LC5_A9
         # !F2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:20|sum_xor2:26|:12' = '|lsm32:238|lsm8:14|lsmi:20|sum_xor2:26|Di' 
-- Equation name is '_LC2_B13', type is buried 
!_LC2_B13 = _LC2_B13~NOT;
_LC2_B13~NOT = LCELL( _EQ259);
  _EQ259 = !_LC2_B14 & !_LC4_B13 & !_LC5_A9
         #  _LC2_B14 &  _LC4_B13 & !_LC5_A9
         #  _LC2_B14 & !_LC4_B13 &  _LC5_A9
         # !_LC2_B14 &  _LC4_B13 &  _LC5_A9;

-- Node name is '|lsm32:238|lsm8:14|lsmi:20|xi:38|:36' = '|lsm32:238|lsm8:14|lsmi:20|xi:38|Xi' 
-- Equation name is '_LC2_B14', type is buried 
!_LC2_B14 = _LC2_B14~NOT;
_LC2_B14~NOT = LCELL( _EQ260);
  _EQ260 = !_LC3_B14 & !_LC4_B14 & !_LC5_B14
         # !_LC3_B14 & !_LC4_B14 & !P32;

-- Node name is '|lsm32:238|lsm8:14|lsmi:20|xi:38|~36~1' = '|lsm32:238|lsm8:14|lsmi:20|xi:38|Xi~1' 
-- Equation name is '_LC5_B14', type is buried 
-- synthesized logic cell 
!_LC5_B14 = _LC5_B14~NOT;
_LC5_B14~NOT = LCELL( _EQ261);
  _EQ261 =  F0 &  ~PIN000 & !Q32
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:238|lsm8:14|lsmi:20|xi:38|~36~2' = '|lsm32:238|lsm8:14|lsmi:20|xi:38|Xi~2' 
-- Equation name is '_LC6_B14', type is buried 
-- synthesized logic cell 
!_LC6_B14 = _LC6_B14~NOT;
_LC6_B14~NOT = LCELL( _EQ262);
  _EQ262 = !F0 &  Q32
         #  P32 &  Q32
         # !F0 &  P32
         #  F1 &  Q32
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:14|lsmi:20|xi:38|~36~3' = '|lsm32:238|lsm8:14|lsmi:20|xi:38|Xi~3' 
-- Equation name is '_LC4_B14', type is buried 
-- synthesized logic cell 
!_LC4_B14 = _LC4_B14~NOT;
_LC4_B14~NOT = LCELL( _EQ263);
  _EQ263 = !F1 &  F3
         #  F2
         # !_LC6_B14;

-- Node name is '|lsm32:238|lsm8:14|lsmi:20|xi:38|~36~4' = '|lsm32:238|lsm8:14|lsmi:20|xi:38|Xi~4' 
-- Equation name is '_LC3_B14', type is buried 
-- synthesized logic cell 
!_LC3_B14 = _LC3_B14~NOT;
_LC3_B14~NOT = LCELL( _EQ264);
  _EQ264 =  P32
         # !F1
         # !Q32
         #  F0;

-- Node name is '|lsm32:238|lsm8:14|lsmi:20|yi:39|:15' = '|lsm32:238|lsm8:14|lsmi:20|yi:39|Yi' 
-- Equation name is '_LC4_B13', type is buried 
!_LC4_B13 = _LC4_B13~NOT;
_LC4_B13~NOT = LCELL( _EQ265);
  _EQ265 =  F0 &  Q32
         # !F0 & !Q32
         #  ~PIN001;

-- Node name is '|lsm32:238|lsm8:14|lsmi:21|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:14|lsmi:21|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC5_B13', type is buried 
!_LC5_B13 = _LC5_B13~NOT;
_LC5_B13~NOT = LCELL( _EQ266);
  _EQ266 = !_LC3_B13 & !_LC4_B10
         # !_LC3_B13 & !_LC6_B13
         # !_LC4_B10 & !_LC6_B13
         # !F2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:21|sum_xor2:26|:12' = '|lsm32:238|lsm8:14|lsmi:21|sum_xor2:26|Di' 
-- Equation name is '_LC1_B13', type is buried 
!_LC1_B13 = _LC1_B13~NOT;
_LC1_B13~NOT = LCELL( _EQ267);
  _EQ267 = !_LC3_B13 & !_LC4_B10 & !_LC6_B13
         #  _LC3_B13 &  _LC4_B10 & !_LC6_B13
         # !_LC3_B13 &  _LC4_B10 &  _LC6_B13
         #  _LC3_B13 & !_LC4_B10 &  _LC6_B13;

-- Node name is '|lsm32:238|lsm8:14|lsmi:21|xi:38|:36' = '|lsm32:238|lsm8:14|lsmi:21|xi:38|Xi' 
-- Equation name is '_LC4_B10', type is buried 
!_LC4_B10 = _LC4_B10~NOT;
_LC4_B10~NOT = LCELL( _EQ268);
  _EQ268 = !_LC2_B10 & !_LC3_B10 & !_LC5_B10
         # !_LC2_B10 & !_LC3_B10 & !P33;

-- Node name is '|lsm32:238|lsm8:14|lsmi:21|xi:38|~36~1' = '|lsm32:238|lsm8:14|lsmi:21|xi:38|Xi~1' 
-- Equation name is '_LC5_B10', type is buried 
-- synthesized logic cell 
!_LC5_B10 = _LC5_B10~NOT;
_LC5_B10~NOT = LCELL( _EQ269);
  _EQ269 =  F0 &  ~PIN000 & !Q33
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:238|lsm8:14|lsmi:21|xi:38|~36~2' = '|lsm32:238|lsm8:14|lsmi:21|xi:38|Xi~2' 
-- Equation name is '_LC6_B10', type is buried 
-- synthesized logic cell 
!_LC6_B10 = _LC6_B10~NOT;
_LC6_B10~NOT = LCELL( _EQ270);
  _EQ270 = !F0 &  Q33
         #  P33 &  Q33
         # !F0 &  P33
         #  F1 &  Q33
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:14|lsmi:21|xi:38|~36~3' = '|lsm32:238|lsm8:14|lsmi:21|xi:38|Xi~3' 
-- Equation name is '_LC3_B10', type is buried 
-- synthesized logic cell 
!_LC3_B10 = _LC3_B10~NOT;
_LC3_B10~NOT = LCELL( _EQ271);
  _EQ271 = !F1 &  F3
         #  F2
         # !_LC6_B10;

-- Node name is '|lsm32:238|lsm8:14|lsmi:21|xi:38|~36~4' = '|lsm32:238|lsm8:14|lsmi:21|xi:38|Xi~4' 
-- Equation name is '_LC2_B10', type is buried 
-- synthesized logic cell 
!_LC2_B10 = _LC2_B10~NOT;
_LC2_B10~NOT = LCELL( _EQ272);
  _EQ272 =  P33
         # !F1
         # !Q33
         #  F0;

-- Node name is '|lsm32:238|lsm8:14|lsmi:21|yi:39|:15' = '|lsm32:238|lsm8:14|lsmi:21|yi:39|Yi' 
-- Equation name is '_LC3_B13', type is buried 
!_LC3_B13 = _LC3_B13~NOT;
_LC3_B13~NOT = LCELL( _EQ273);
  _EQ273 =  F0 &  Q33
         # !F0 & !Q33
         #  ~PIN001;

-- Node name is '|lsm32:238|lsm8:14|lsmi:23|c_i_plus_1:27|:23' = '|lsm32:238|lsm8:14|lsmi:23|c_i_plus_1:27|C_i_plus_1' 
-- Equation name is '_LC3_B4', type is buried 
!_LC3_B4 = _LC3_B4~NOT;
_LC3_B4~NOT = LCELL( _EQ274);
  _EQ274 = !_LC5_B4 & !_LC8_B9
         # !_LC5_B4 & !_LC5_B13
         # !_LC5_B13 & !_LC8_B9
         # !F2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:23|sum_xor2:26|:12' = '|lsm32:238|lsm8:14|lsmi:23|sum_xor2:26|Di' 
-- Equation name is '_LC1_B4', type is buried 
!_LC1_B4 = _LC1_B4~NOT;
_LC1_B4~NOT = LCELL( _EQ275);
  _EQ275 = !_LC5_B4 & !_LC5_B13 & !_LC8_B9
         #  _LC5_B4 & !_LC5_B13 &  _LC8_B9
         # !_LC5_B4 &  _LC5_B13 &  _LC8_B9
         #  _LC5_B4 &  _LC5_B13 & !_LC8_B9;

-- Node name is '|lsm32:238|lsm8:14|lsmi:23|xi:38|:36' = '|lsm32:238|lsm8:14|lsmi:23|xi:38|Xi' 
-- Equation name is '_LC8_B9', type is buried 
!_LC8_B9 = _LC8_B9~NOT;
_LC8_B9~NOT = LCELL( _EQ276);
  _EQ276 = !_LC1_B9 & !_LC2_B9 & !_LC3_B9
         # !_LC2_B9 & !_LC3_B9 & !P34;

-- Node name is '|lsm32:238|lsm8:14|lsmi:23|xi:38|~36~1' = '|lsm32:238|lsm8:14|lsmi:23|xi:38|Xi~1' 
-- Equation name is '_LC1_B9', type is buried 
-- synthesized logic cell 
!_LC1_B9 = _LC1_B9~NOT;
_LC1_B9~NOT = LCELL( _EQ277);
  _EQ277 =  F0 &  ~PIN000 & !Q34
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:238|lsm8:14|lsmi:23|xi:38|~36~2' = '|lsm32:238|lsm8:14|lsmi:23|xi:38|Xi~2' 
-- Equation name is '_LC4_B9', type is buried 
-- synthesized logic cell 
!_LC4_B9 = _LC4_B9~NOT;
_LC4_B9~NOT = LCELL( _EQ278);
  _EQ278 = !F0 &  Q34
         #  P34 &  Q34
         # !F0 &  P34
         #  F1 &  Q34
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:14|lsmi:23|xi:38|~36~3' = '|lsm32:238|lsm8:14|lsmi:23|xi:38|Xi~3' 
-- Equation name is '_LC3_B9', type is buried 
-- synthesized logic cell 
!_LC3_B9 = _LC3_B9~NOT;
_LC3_B9~NOT = LCELL( _EQ279);
  _EQ279 = !F1 &  F3
         #  F2
         # !_LC4_B9;

-- Node name is '|lsm32:238|lsm8:14|lsmi:23|xi:38|~36~4' = '|lsm32:238|lsm8:14|lsmi:23|xi:38|Xi~4' 
-- Equation name is '_LC2_B9', type is buried 
-- synthesized logic cell 
!_LC2_B9 = _LC2_B9~NOT;
_LC2_B9~NOT = LCELL( _EQ280);
  _EQ280 =  P34
         # !F1
         # !Q34
         #  F0;

-- Node name is '|lsm32:238|lsm8:14|lsmi:23|yi:39|:15' = '|lsm32:238|lsm8:14|lsmi:23|yi:39|Yi' 
-- Equation name is '_LC5_B4', type is buried 
!_LC5_B4 = _LC5_B4~NOT;
_LC5_B4~NOT = LCELL( _EQ281);
  _EQ281 =  F0 &  Q34
         # !F0 & !Q34
         #  ~PIN001;

-- Node name is '|lsm32:238|lsm8:14|lsmi:25|sum_xor2:26|:12' = '|lsm32:238|lsm8:14|lsmi:25|sum_xor2:26|Di' 
-- Equation name is '_LC2_B4', type is buried 
!_LC2_B4 = _LC2_B4~NOT;
_LC2_B4~NOT = LCELL( _EQ282);
  _EQ282 = !_LC3_B4 & !_LC3_B6 & !_LC4_B4
         # !_LC3_B4 &  _LC3_B6 &  _LC4_B4
         #  _LC3_B4 &  _LC3_B6 & !_LC4_B4
         #  _LC3_B4 & !_LC3_B6 &  _LC4_B4;

-- Node name is '|lsm32:238|lsm8:14|lsmi:25|xi:38|:36' = '|lsm32:238|lsm8:14|lsmi:25|xi:38|Xi' 
-- Equation name is '_LC3_B6', type is buried 
!_LC3_B6 = _LC3_B6~NOT;
_LC3_B6~NOT = LCELL( _EQ283);
  _EQ283 = !_LC1_B6 & !_LC2_B6 & !_LC5_B19
         # !_LC1_B6 & !_LC5_B19 & !P35;

-- Node name is '|lsm32:238|lsm8:14|lsmi:25|xi:38|~36~1' = '|lsm32:238|lsm8:14|lsmi:25|xi:38|Xi~1' 
-- Equation name is '_LC2_B6', type is buried 
-- synthesized logic cell 
!_LC2_B6 = _LC2_B6~NOT;
_LC2_B6~NOT = LCELL( _EQ284);
  _EQ284 =  F0 &  ~PIN000 & !Q35
         # !F3 &  ~PIN000;

-- Node name is '|lsm32:238|lsm8:14|lsmi:25|xi:38|~36~2' = '|lsm32:238|lsm8:14|lsmi:25|xi:38|Xi~2' 
-- Equation name is '_LC1_B19', type is buried 
-- synthesized logic cell 
!_LC1_B19 = _LC1_B19~NOT;
_LC1_B19~NOT = LCELL( _EQ285);
  _EQ285 = !F0 &  Q35
         #  P35 &  Q35
         # !F0 &  P35
         #  F1 &  Q35
         # !F0 &  F1;

-- Node name is '|lsm32:238|lsm8:14|lsmi:25|xi:38|~36~3' = '|lsm32:238|lsm8:14|lsmi:25|xi:38|Xi~3' 
-- Equation name is '_LC5_B19', type is buried 
-- synthesized logic cell 
!_LC5_B19 = _LC5_B19~NOT;
_LC5_B19~NOT = LCELL( _EQ286);
  _EQ286 = !F1 &  F3
         #  F2
         # !_LC1_B19;

-- Node name is '|lsm32:238|lsm8:14|lsmi:25|xi:38|~36~4' = '|lsm32:238|lsm8:14|lsmi:25|xi:38|Xi~4' 
-- Equation name is '_LC1_B6', type is buried 
-- synthesized logic cell 
!_LC1_B6 = _LC1_B6~NOT;
_LC1_B6~NOT = LCELL( _EQ287);
  _EQ287 =  P35
         # !F1
         # !Q35
         #  F0;

-- Node name is '|lsm32:238|lsm8:14|lsmi:25|yi:39|:15' = '|lsm32:238|lsm8:14|lsmi:25|yi:39|Yi' 
-- Equation name is '_LC4_B4', type is buried 
!_LC4_B4 = _LC4_B4~NOT;
_LC4_B4~NOT = LCELL( _EQ288);
  _EQ288 =  F0 &  Q35
         # !F0 & !Q35
         #  ~PIN001;

-- Node name is '|lsm32:238|lsm8:14|lsmi:25|c_i_plus_1:27|:23' = '~PIN002' 
-- Equation name is '~PIN002', location is LC7_B4, type is buried.
!~PIN002 = ~PIN002~NOT;
~PIN002~NOT = LCELL( _EQ289);
  _EQ289 = !_LC3_B6 & !_LC4_B4
         # !_LC3_B4 & !_LC4_B4
         # !_LC3_B4 & !_LC3_B6
         # !F2;

-- Node name is '|lsm32:238|lsm8:14|lsmi:25|c_i_plus_1:27|:23' 
-- Equation name is '|lsm32:238|lsm8:14|lsmi:25|c_i_plus_1:27|:23', type is output 
~PIN002  = !~PIN002;

-- Node name is '~241~1' 
-- Equation name is '~241~1', location is LC5_A14, type is buried.
-- synthesized logic cell 
_LC5_A14 = LCELL( _EQ290);
  _EQ290 = !_LC1_A5 & !_LC1_A19 & !_LC2_A5 & !_LC2_A18;

-- Node name is '~241~2' 
-- Equation name is '~241~2', location is LC2_A14, type is buried.
-- synthesized logic cell 
_LC2_A14 = LCELL( _EQ291);
  _EQ291 = !_LC1_A14 & !_LC2_A10 & !_LC5_A10 &  _LC5_A14;

-- Node name is '~241~3' 
-- Equation name is '~241~3', location is LC3_A14, type is buried.
-- synthesized logic cell 
_LC3_A14 = LCELL( _EQ292);
  _EQ292 = !_LC1_A1 & !_LC2_A1 &  _LC2_A14 & !_LC8_A1;

-- Node name is '~241~4' 
-- Equation name is '~241~4', location is LC4_A14, type is buried.
-- synthesized logic cell 
_LC4_A14 = LCELL( _EQ293);
  _EQ293 = !_LC1_A6 & !_LC2_A6 &  _LC3_A14 & !_LC5_A7;

-- Node name is '~241~5' 
-- Equation name is '~241~5', location is LC6_A14, type is buried.
-- synthesized logic cell 
_LC6_A14 = LCELL( _EQ294);
  _EQ294 = !_LC2_A7 &  _LC4_A14 & !_LC4_A16 & !_LC8_A17;

-- Node name is '~241~6' 
-- Equation name is '~241~6', location is LC4_B15, type is buried.
-- synthesized logic cell 
_LC4_B15 = LCELL( _EQ295);
  _EQ295 = !_LC2_B15 & !_LC6_A8 &  _LC6_A14 & !_LC6_B17;

-- Node name is '~241~7' 
-- Equation name is '~241~7', location is LC3_B15, type is buried.
-- synthesized logic cell 
_LC3_B15 = LCELL( _EQ296);
  _EQ296 = !_LC1_B20 & !_LC1_B21 &  _LC4_B15 & !_LC6_B16;

-- Node name is '~241~8' 
-- Equation name is '~241~8', location is LC6_B15, type is buried.
-- synthesized logic cell 
_LC6_B15 = LCELL( _EQ297);
  _EQ297 = !_LC1_B2 & !_LC1_B12 &  _LC3_B15 & !_LC6_B12;

-- Node name is '~241~9' 
-- Equation name is '~241~9', location is LC7_B15, type is buried.
-- synthesized logic cell 
_LC7_B15 = LCELL( _EQ298);
  _EQ298 = !_LC1_B3 & !_LC2_B3 & !_LC3_B3 &  _LC6_B15;

-- Node name is '~241~10' 
-- Equation name is '~241~10', location is LC8_B15, type is buried.
-- synthesized logic cell 
_LC8_B15 = LCELL( _EQ299);
  _EQ299 = !_LC1_B11 & !_LC2_B2 & !_LC4_B11 &  _LC7_B15;

-- Node name is '~241~11' 
-- Equation name is '~241~11', location is LC5_B15, type is buried.
-- synthesized logic cell 
_LC5_B15 = LCELL( _EQ300);
  _EQ300 = !_LC1_A9 & !_LC1_B13 & !_LC2_B13 &  _LC8_B15;

-- Node name is '~241~12' 
-- Equation name is '~241~12', type is output 
~241~12  =  _LC1_B15;

-- Node name is '~241~12' 
-- Equation name is '~241~12', location is LC1_B15, type is buried.
-- synthesized logic cell 
_LC1_B15 = LCELL( _EQ301);
  _EQ301 = !D36 & !_LC1_B4 & !_LC2_B4 &  _LC5_B15;



Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX8000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:01
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:09


Memory Allocated
-----------------

Peak memory allocated during compilation  = 14,132K
