
---------- Begin Simulation Statistics ----------
final_tick                                  725463000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78993                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867420                       # Number of bytes of host memory used
host_op_rate                                    81137                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.66                       # Real time elapsed on the host
host_tick_rate                               57305194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1027168                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000725                       # Number of seconds simulated
sim_ticks                                   725463000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.142035                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363380                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               465025                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29751                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            594577                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1803                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3101                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1298                       # Number of indirect misses.
system.cpu.branchPred.lookups                  613516                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7577                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          243                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    887909                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   897240                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             29141                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     247012                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7727                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          513543                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1002022                       # Number of instructions committed
system.cpu.commit.committedOps                1029189                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1308396                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.786604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.508667                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       950757     72.67%     72.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        87346      6.68%     79.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        73753      5.64%     84.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        37634      2.88%     87.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       143230     10.95%     98.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3534      0.27%     99.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1876      0.14%     99.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2539      0.19%     99.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         7727      0.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1308396                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                    800492                       # Number of committed integer instructions.
system.cpu.commit.loads                         35378                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756594     73.51%     73.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.04%     73.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.01%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.01%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35378      3.44%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         236587     22.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1029189                       # Class of committed instruction
system.cpu.commit.refs                         271965                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1027168                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.450929                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.450929                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                861095                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   639                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               323143                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2157409                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   175215                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    220296                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  29633                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2213                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 90773                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      613516                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     47343                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1227711                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3111                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2478088                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           110                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   60516                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.422843                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             118840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             372760                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.707931                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1377012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.831621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.690481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   881626     64.02%     64.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5836      0.42%     64.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5734      0.42%     64.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7310      0.53%     65.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   323705     23.51%     88.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     6923      0.50%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3612      0.26%     89.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     6305      0.46%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   135961      9.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1377012                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           73918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31385                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   317712                       # Number of branches executed
system.cpu.iew.exec_nop                         25815                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.962958                       # Inst execution rate
system.cpu.iew.exec_refs                       325675                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     279350                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   39436                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 50636                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                226                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3043                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               287591                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1557562                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 46325                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58595                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1397185                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6436                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  29633                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  6393                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         16196                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2488                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          927                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        15258                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        51001                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        28743                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2642                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1681444                       # num instructions consuming a value
system.cpu.iew.wb_count                       1377967                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.422531                       # average fanout of values written-back
system.cpu.iew.wb_producers                    710462                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.949713                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1393224                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1723392                       # number of integer regfile reads
system.cpu.int_regfile_writes                  807531                       # number of integer regfile writes
system.cpu.ipc                               0.689214                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.689214                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                18      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1123915     77.20%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  399      0.03%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   113      0.01%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 45      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   17      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  75      0.01%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                49099      3.37%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              282064     19.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1455783                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        4171                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002865                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1324     31.74%     31.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.02%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1635     39.20%     70.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1210     29.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1456804                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4287278                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1375511                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2031662                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1531521                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1455783                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 226                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          504566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               992                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       239047                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1377012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.057204                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.665209                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              911759     66.21%     66.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               59337      4.31%     70.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              106727      7.75%     78.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               76878      5.58%     83.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              178802     12.98%     96.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               30039      2.18%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                8722      0.63%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3361      0.24%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1387      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1377012                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.003345                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   3132                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               6460                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2456                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              4691                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1904                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1262                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                50636                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              287591                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  935462                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                          1450930                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   45870                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1240714                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     28                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   224201                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1371                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3596526                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1941998                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2432550                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    260137                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 794212                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  29633                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                797082                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1191806                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2251954                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20089                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                950                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    362910                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            224                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3361                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2837356                       # The number of ROB reads
system.cpu.rob.rob_writes                     3154228                       # The number of ROB writes
system.cpu.timesIdled                            2337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2394                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     176                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27439                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        29431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        60145                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1005                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26346                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1005                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1750528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1750528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27432                       # Request fanout histogram
system.membus.reqLayer0.occupancy            37263500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          142716750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3765                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26345                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4021                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          264                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 90856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       498304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3333824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3832128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               8                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30722                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000423                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020567                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30709     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30722                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           59319500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39954000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6031500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 3167                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  114                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3281                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3167                       # number of overall hits
system.l2.overall_hits::.cpu.data                 114                       # number of overall hits
system.l2.overall_hits::total                    3281                       # number of overall hits
system.l2.demand_misses::.cpu.inst                854                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              26498                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27352                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               854                       # number of overall misses
system.l2.overall_misses::.cpu.data             26498                       # number of overall misses
system.l2.overall_misses::total                 27352                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1987456000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2054538000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67082000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1987456000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2054538000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26612                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30633                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26612                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30633                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.212385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995716                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892893                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.212385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995716                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892893                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78550.351288                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75004.000302                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75114.726528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78550.351288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75004.000302                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75114.726528                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         26498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27352                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        26498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27352                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58542000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1722486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1781028000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58542000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1722486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1781028000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.212385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.212385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892893                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68550.351288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65004.377689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65115.092132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68550.351288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65004.377689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65115.092132                       # average overall mshr miss latency
system.l2.replacements                              8                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25482                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25482                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3754                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3754                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3754                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3754                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26347                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1974481500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1974481500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         26348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74941.416480                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74941.416480                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        26347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1711021500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1711021500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64941.796030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64941.796030                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67082000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67082000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.212385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.212385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78550.351288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78550.351288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58542000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58542000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.212385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.212385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68550.351288                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68550.351288                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12974500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12974500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.571970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.571970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85923.841060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85923.841060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11464500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11464500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.571970                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.571970                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75923.841060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75923.841060                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1523500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1523500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18808.641975                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18808.641975                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12304.874156                       # Cycle average of tags in use
system.l2.tags.total_refs                       60051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27432                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.189086                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.684820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       807.683070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11432.506266                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.348892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.375515                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         27424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          423                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        23231                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    508496                       # Number of tag accesses
system.l2.tags.data_accesses                   508496                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          54656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1695808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1750464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          75339473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2337552708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2412892181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     75339473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         75339473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          88220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                88220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          88220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         75339473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2337552708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2412980400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     26497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000634000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               54827                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27351                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27351                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    141714250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  136755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               654545500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5181.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23931.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25330                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27351                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    866.393264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   715.246632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.864637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          136      6.74%      6.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           99      4.90%     11.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           62      3.07%     14.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      1.63%     16.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      1.63%     17.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      1.39%     19.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      1.44%     20.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.59%     21.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1587     78.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2019                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1750464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1750464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2412.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2412.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     725401500                       # Total gap between requests
system.mem_ctrls.avgGap                      26520.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1695808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 75339472.860779941082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2337552707.719070434570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        26497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23387500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    631158000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27385.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23819.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7518420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3996135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            99895740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     57161520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        204904170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        106027200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          479503185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        660.961600                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    268600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     24180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    432683000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6911520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3665970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            95390400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     57161520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        207692040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        103679520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          474500970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.066396                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    262524250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     24180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    438758750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        42653                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            42653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        42653                       # number of overall hits
system.cpu.icache.overall_hits::total           42653                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4690                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4690                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4690                       # number of overall misses
system.cpu.icache.overall_misses::total          4690                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    130169500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130169500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    130169500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130169500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        47343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        47343                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        47343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        47343                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.099064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.099064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.099064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.099064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27754.690832                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27754.690832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27754.690832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27754.690832                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          644                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.882353                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3765                       # number of writebacks
system.cpu.icache.writebacks::total              3765                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          669                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          669                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          669                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          669                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4021                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4021                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4021                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4021                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106663000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106663000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106663000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106663000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.084933                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.084933                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.084933                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.084933                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26526.485949                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26526.485949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26526.485949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26526.485949                       # average overall mshr miss latency
system.cpu.icache.replacements                   3765                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        42653                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           42653                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4690                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4690                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    130169500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130169500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        47343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        47343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.099064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.099064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27754.690832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27754.690832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          669                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          669                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4021                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4021                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106663000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106663000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.084933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.084933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26526.485949                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26526.485949                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           252.221807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4021                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.607560                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.221807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             98707                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            98707                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        67736                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            67736                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        67867                       # number of overall hits
system.cpu.dcache.overall_hits::total           67867                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       210757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         210757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       210764                       # number of overall misses
system.cpu.dcache.overall_misses::total        210764                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13125460314                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13125460314                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13125460314                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13125460314                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       278493                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       278493                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       278631                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       278631                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.756777                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.756777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.756427                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.756427                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62277.695706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62277.695706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62275.627308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62275.627308                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       807198                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20937                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.553661                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25482                       # number of writebacks
system.cpu.dcache.writebacks::total             25482                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       184072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       184072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       184072                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       184072                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26692                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2038458464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2038458464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2038986464                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2038986464                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.095819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.095819                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.095797                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.095797                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76389.674499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76389.674499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76389.422449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76389.422449                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25666                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        41475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           41475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          556                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           556                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31032000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31032000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        42031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        42031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55812.949640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55812.949640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          300                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13950500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13950500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54494.140625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54494.140625                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       210143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       210143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13092590845                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13092590845                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       236360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       236360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.889080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.889080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62303.245147                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62303.245147                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       183772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       183772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2022728495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2022728495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.111571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.111571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76702.760419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76702.760419                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       528000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       528000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1837469                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1837469                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31680.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31680.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1779469                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1779469                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30680.500000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30680.500000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          160                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012346                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012346                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006173                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006173                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           886.447541                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               94855                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26690                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.553953                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   886.447541                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.865671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.865671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          601                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            584552                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           584552                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    725463000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    725463000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
