{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652824902851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652824902857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 00:01:42 2022 " "Processing started: Wed May 18 00:01:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652824902857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824902857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acelerometro -c acelerometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off acelerometro -c acelerometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824902857 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1652824903226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/master_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/master_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_spi-rtl " "Found design unit 1: master_spi-rtl" {  } { { "../hdl/master_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/master_spi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912535 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_spi " "Found entity 1: master_spi" {  } { { "../hdl/master_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/master_spi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824912535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/estimador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/estimador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estimador-rtl " "Found design unit 1: estimador-rtl" {  } { { "../hdl/estimador.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/estimador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912537 ""} { "Info" "ISGN_ENTITY_NAME" "1 estimador " "Found entity 1: estimador" {  } { { "../hdl/estimador.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/estimador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824912537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/cuantificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/cuantificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuantificador-rtl " "Found design unit 1: cuantificador-rtl" {  } { { "../hdl/cuantificador.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/cuantificador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912538 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuantificador " "Found entity 1: cuantificador" {  } { { "../hdl/cuantificador.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/cuantificador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824912538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/controlador_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/controlador_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_spi-rtl " "Found design unit 1: controlador_spi-rtl" {  } { { "../hdl/controlador_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/controlador_spi.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912540 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_spi " "Found entity 1: controlador_spi" {  } { { "../hdl/controlador_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/controlador_spi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824912540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/calc_offset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/calc_offset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calc_offset-rtl " "Found design unit 1: calc_offset-rtl" {  } { { "../hdl/calc_offset.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/calc_offset.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912541 ""} { "Info" "ISGN_ENTITY_NAME" "1 calc_offset " "Found entity 1: calc_offset" {  } { { "../hdl/calc_offset.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/calc_offset.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824912541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/auxiliar.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/auxiliar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auxiliar " "Found design unit 1: auxiliar" {  } { { "../hdl/auxiliar.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/auxiliar.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auxiliar-body " "Found design unit 2: auxiliar-body" {  } { { "../hdl/auxiliar.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/auxiliar.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824912544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/acelerometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/acelerometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acelerometro-estructural " "Found design unit 1: acelerometro-estructural" {  } { { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912545 ""} { "Info" "ISGN_ENTITY_NAME" "1 acelerometro " "Found entity 1: acelerometro" {  } { { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824912545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824912545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "acelerometro " "Elaborating entity \"acelerometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652824912587 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPC acelerometro.vhd(23) " "Verilog HDL or VHDL warning at acelerometro.vhd(23): object \"SPC\" assigned a value but never read" {  } { { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652824912593 "|acelerometro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDI acelerometro.vhd(24) " "Verilog HDL or VHDL warning at acelerometro.vhd(24): object \"SDI\" assigned a value but never read" {  } { { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652824912593 "|acelerometro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDO acelerometro.vhd(25) " "VHDL Signal Declaration warning at acelerometro.vhd(25): used implicit default value for signal \"SDO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652824912593 "|acelerometro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlador_spi controlador_spi:controlador A:rtl " "Elaborating entity \"controlador_spi\" using architecture \"A:rtl\" for hierarchy \"controlador_spi:controlador\"" {  } { { "../hdl/acelerometro.vhd" "controlador" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652824912615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dato_lectura controlador_spi.vhd(31) " "Verilog HDL or VHDL warning at controlador_spi.vhd(31): object \"dato_lectura\" assigned a value but never read" {  } { { "../hdl/controlador_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/controlador_spi.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652824912616 "|acelerometro|controlador_spi:controlador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena_medida_offset controlador_spi.vhd(33) " "Verilog HDL or VHDL warning at controlador_spi.vhd(33): object \"ena_medida_offset\" assigned a value but never read" {  } { { "../hdl/controlador_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/controlador_spi.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652824912616 "|acelerometro|controlador_spi:controlador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "master_spi master_spi:master A:rtl " "Elaborating entity \"master_spi\" using architecture \"A:rtl\" for hierarchy \"master_spi:master\"" {  } { { "../hdl/acelerometro.vhd" "master" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652824912629 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDI master_spi.vhd(163) " "Inferred latch for \"SDI\" at master_spi.vhd(163)" {  } { { "../hdl/master_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/master_spi.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824912632 "|acelerometro|master_spi:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "calc_offset calc_offset:calc_offset A:rtl " "Elaborating entity \"calc_offset\" using architecture \"A:rtl\" for hierarchy \"calc_offset:calc_offset\"" {  } { { "../hdl/acelerometro.vhd" "calc_offset" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652824912641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "estimador estimador:estimador A:rtl " "Elaborating entity \"estimador\" using architecture \"A:rtl\" for hierarchy \"estimador:estimador\"" {  } { { "../hdl/acelerometro.vhd" "estimador" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652824912653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cuantificador cuantificador:cuantificador A:rtl " "Elaborating entity \"cuantificador\" using architecture \"A:rtl\" for hierarchy \"cuantificador:cuantificador\"" {  } { { "../hdl/acelerometro.vhd" "cuantificador" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652824912685 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "estimador:estimador\|reg_muestra_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"estimador:estimador\|reg_muestra_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652824913185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652824913185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 20 " "Parameter WIDTH set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652824913185 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652824913185 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652824913185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "estimador:estimador\|altshift_taps:reg_muestra_rtl_0 " "Elaborated megafunction instantiation \"estimador:estimador\|altshift_taps:reg_muestra_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652824913444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "estimador:estimador\|altshift_taps:reg_muestra_rtl_0 " "Instantiated megafunction \"estimador:estimador\|altshift_taps:reg_muestra_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652824913445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652824913445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 20 " "Parameter \"WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652824913445 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652824913445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0im.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0im.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0im " "Found entity 1: shift_taps_0im" {  } { { "db/shift_taps_0im.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/shift_taps_0im.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824913502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824913502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfa1 " "Found entity 1: altsyncram_kfa1" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/altsyncram_kfa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824913554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824913554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5f " "Found entity 1: cntr_g5f" {  } { { "db/cntr_g5f.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/cntr_g5f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824913615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824913615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824913662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824913662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6lg " "Found entity 1: cntr_6lg" {  } { { "db/cntr_6lg.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/cntr_6lg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652824913704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824913704 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/cuantificador.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/cuantificador.vhd" 89 -1 0 } } { "db/shift_taps_0im.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/shift_taps_0im.tdf" 40 2 0 } } { "../hdl/master_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/master_spi.vhd" 100 -1 0 } } { "../hdl/controlador_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/controlador_spi.vhd" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652824913941 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652824913941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[7\] GND " "Pin \"disp\[7\]\" is stuck at GND" {  } { { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652824914063 "|acelerometro|disp[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652824914063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652824914130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652824914635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652824914842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652824914842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "364 " "Implemented 364 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652824914994 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652824914994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "317 " "Implemented 317 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652824914994 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652824914994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652824914994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5024 " "Peak virtual memory: 5024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652824915007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 00:01:55 2022 " "Processing ended: Wed May 18 00:01:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652824915007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652824915007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652824915007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652824915007 ""}
