INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/exam01_combinational_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module half_adder_structural
INFO: [VRFC 10-311] analyzing module half_adder_behavioral
INFO: [VRFC 10-311] analyzing module half_adder_dataflow
INFO: [VRFC 10-311] analyzing module full_adder_structural
INFO: [VRFC 10-311] analyzing module full_adder_behavioral
INFO: [VRFC 10-311] analyzing module full_adder_dataflow
INFO: [VRFC 10-311] analyzing module fadder_4bits_s
INFO: [VRFC 10-311] analyzing module fadder_4bit_d
INFO: [VRFC 10-311] analyzing module fadd_sub_4bit_s
INFO: [VRFC 10-311] analyzing module fadd_sub_4bits_d
INFO: [VRFC 10-311] analyzing module comparator_dataflow
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module comparator_n_bits_test
INFO: [VRFC 10-311] analyzing module comparator_N_bits_b
INFO: [VRFC 10-311] analyzing module decoder_2x4_b
INFO: [VRFC 10-311] analyzing module decoder_2x4_d
INFO: [VRFC 10-311] analyzing module decoder_7seg
INFO: [VRFC 10-311] analyzing module encoder_4x2_b
INFO: [VRFC 10-311] analyzing module encoder_4x2_d
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-311] analyzing module mux_8_1
INFO: [VRFC 10-311] analyzing module demux_1_4
INFO: [VRFC 10-311] analyzing module mux_demux_test
INFO: [VRFC 10-311] analyzing module bin_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/exam02_sequential_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_flip_flop_n
INFO: [VRFC 10-311] analyzing module D_flip_flop_p
INFO: [VRFC 10-311] analyzing module T_flip_flop_n
INFO: [VRFC 10-311] analyzing module T_flip_flop_p
INFO: [VRFC 10-311] analyzing module up_counter_asyc
INFO: [VRFC 10-311] analyzing module down_counter_asyc
INFO: [VRFC 10-311] analyzing module upcounter_p
INFO: [VRFC 10-311] analyzing module upcounter_n
INFO: [VRFC 10-311] analyzing module downcounter_p
INFO: [VRFC 10-311] analyzing module downcounter_n
INFO: [VRFC 10-311] analyzing module bcd_upcounter_p
INFO: [VRFC 10-311] analyzing module bcd_downcounter_p
INFO: [VRFC 10-311] analyzing module updowncounter_p
INFO: [VRFC 10-311] analyzing module bcd_updowncounter_p
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-311] analyzing module ring_counter_led
INFO: [VRFC 10-311] analyzing module edge_detector_p
INFO: [VRFC 10-311] analyzing module edge_detector_n
INFO: [VRFC 10-311] analyzing module shift_register_SISO_n
INFO: [VRFC 10-311] analyzing module shift_register_SISO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_SISO_Nbit_msb_n
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_n
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO_Nbit_n
INFO: [VRFC 10-311] analyzing module shift_register_PIPO_n
INFO: [VRFC 10-311] analyzing module shift_register_PIPO_Nbit_n
INFO: [VRFC 10-311] analyzing module sram_8bit_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/clock_library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_100
INFO: [VRFC 10-311] analyzing module clock_div_1000
INFO: [VRFC 10-311] analyzing module clock_div_60
INFO: [VRFC 10-311] analyzing module counter_bcd_60
INFO: [VRFC 10-311] analyzing module loadable_counter_bcd_60
INFO: [VRFC 10-311] analyzing module loadable_downcounter_bcd_60
INFO: [VRFC 10-311] analyzing module counter_bcd_60_clear
INFO: [VRFC 10-311] analyzing module clock_div_10
INFO: [VRFC 10-311] analyzing module counter_bcd_100_clear
INFO: [VRFC 10-311] analyzing module clock_div_58
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_led_switch_test_top
INFO: [VRFC 10-311] analyzing module led_top_test
INFO: [VRFC 10-311] analyzing module fnd_test_top
INFO: [VRFC 10-311] analyzing module ring_counter_fnd
INFO: [VRFC 10-311] analyzing module watch_top
INFO: [VRFC 10-311] analyzing module loadable_watch_top
INFO: [VRFC 10-2458] undeclared symbol set_sec_1, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:154]
INFO: [VRFC 10-2458] undeclared symbol set_sec_10, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:154]
INFO: [VRFC 10-2458] undeclared symbol watch_sec_1, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:155]
INFO: [VRFC 10-2458] undeclared symbol watch_sec_10, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:155]
INFO: [VRFC 10-2458] undeclared symbol set_min_1, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:158]
INFO: [VRFC 10-2458] undeclared symbol set_min_10, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:158]
INFO: [VRFC 10-2458] undeclared symbol watch_min_1, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:159]
INFO: [VRFC 10-2458] undeclared symbol watch_min_10, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:159]
WARNING: [VRFC 10-2938] 'watch_sec_1' is already implicitly declared on line 155 [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:170]
WARNING: [VRFC 10-2938] 'set_sec_1' is already implicitly declared on line 154 [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:171]
INFO: [VRFC 10-311] analyzing module stop_watch_top
INFO: [VRFC 10-311] analyzing module detail_stop_watch_top
INFO: [VRFC 10-311] analyzing module cook_timer_top
INFO: [VRFC 10-311] analyzing module keypad_test_top
INFO: [VRFC 10-311] analyzing module dht11_test_top
INFO: [VRFC 10-311] analyzing module sr04_test_top
INFO: [VRFC 10-311] analyzing module led_pwm_top
INFO: [VRFC 10-311] analyzing module rgbled_pwm_top
INFO: [VRFC 10-311] analyzing module dc_motor_pwm_top
INFO: [VRFC 10-311] analyzing module servo_motor_pwm_top
INFO: [VRFC 10-2458] undeclared symbol btn_M, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:536]
INFO: [VRFC 10-2458] undeclared symbol btn_L, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:537]
INFO: [VRFC 10-2458] undeclared symbol btn_R, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:538]
INFO: [VRFC 10-2458] undeclared symbol btn_set, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/test_top.v:539]
INFO: [VRFC 10-311] analyzing module survo_motor_auto_top
INFO: [VRFC 10-311] analyzing module adc_ch6_top
INFO: [VRFC 10-311] analyzing module adc_sequence2_top
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-311] analyzing module i2c_txtlcd_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_cntrl
INFO: [VRFC 10-311] analyzing module button_cntrl
INFO: [VRFC 10-311] analyzing module key_pad_cntrl
INFO: [VRFC 10-311] analyzing module keypad_cntrl_FSM
INFO: [VRFC 10-311] analyzing module dht11_cntrl
INFO: [VRFC 10-311] analyzing module SR04_cntrl
WARNING: [VRFC 10-3676] redeclaration of ansi port 'distance_cm' is not allowed [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/controller.v:391]
INFO: [VRFC 10-311] analyzing module pwm_100step
INFO: [VRFC 10-311] analyzing module pwm_Nstep_freq
INFO: [VRFC 10-311] analyzing module I2C_master
INFO: [VRFC 10-311] analyzing module i2c_lcd_send_byte
INFO: [VRFC 10-2458] undeclared symbol send_nedge, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/controller.v:771]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/Verilog_project1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP_watch
INFO: [VRFC 10-2458] undeclared symbol stopwatch_led_start, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/Verilog_project1.v:48]
INFO: [VRFC 10-2458] undeclared symbol stopwatch_led_lap, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/Verilog_project1.v:48]
INFO: [VRFC 10-2458] undeclared symbol cooktimer_led_alarm, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/Verilog_project1.v:52]
INFO: [VRFC 10-2458] undeclared symbol cooktimer_led_start, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/Verilog_project1.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_mode
INFO: [VRFC 10-2458] undeclared symbol btn_mode_pedge, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:29]
INFO: [VRFC 10-311] analyzing module loadable_watch_project
INFO: [VRFC 10-2458] undeclared symbol btn_mode_set_watch, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:63]
INFO: [VRFC 10-2458] undeclared symbol btn_sec, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:64]
INFO: [VRFC 10-2458] undeclared symbol btn_min, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:65]
INFO: [VRFC 10-2458] undeclared symbol set_sec_1, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:86]
INFO: [VRFC 10-2458] undeclared symbol set_sec_10, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:86]
INFO: [VRFC 10-2458] undeclared symbol watch_sec_1, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:87]
INFO: [VRFC 10-2458] undeclared symbol watch_sec_10, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:87]
INFO: [VRFC 10-2458] undeclared symbol set_min_1, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:90]
INFO: [VRFC 10-2458] undeclared symbol set_min_10, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:90]
INFO: [VRFC 10-2458] undeclared symbol watch_min_1, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:91]
INFO: [VRFC 10-2458] undeclared symbol watch_min_10, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:91]
WARNING: [VRFC 10-2938] 'watch_sec_1' is already implicitly declared on line 87 [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:101]
WARNING: [VRFC 10-2938] 'set_sec_1' is already implicitly declared on line 86 [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:102]
INFO: [VRFC 10-311] analyzing module stop_watch_project
INFO: [VRFC 10-2458] undeclared symbol btn_start, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:145]
INFO: [VRFC 10-2458] undeclared symbol btn_lap, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:146]
INFO: [VRFC 10-2458] undeclared symbol btn_clear, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:147]
INFO: [VRFC 10-311] analyzing module cook_timer_project
INFO: [VRFC 10-2458] undeclared symbol btn_start_timer, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:206]
INFO: [VRFC 10-2458] undeclared symbol btn_sec_timer, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:207]
INFO: [VRFC 10-2458] undeclared symbol btn_min_timer, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:208]
INFO: [VRFC 10-2458] undeclared symbol btn_alarm_off, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/project1_module2.v:209]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/FAN_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_cntr
INFO: [VRFC 10-311] analyzing module button_cntr
INFO: [VRFC 10-311] analyzing module dht11_fan
INFO: [VRFC 10-311] analyzing module fan_white_led
INFO: [VRFC 10-311] analyzing module camp_yellow_led
INFO: [VRFC 10-311] analyzing module T_flip_flop_p_reset
INFO: [VRFC 10-311] analyzing module dc_motor_pwm_mode
INFO: [VRFC 10-2458] undeclared symbol btn_fan_step, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/FAN_module.v:240]
INFO: [VRFC 10-2458] undeclared symbol btn_fan_rotation, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/FAN_module.v:241]
INFO: [VRFC 10-2458] undeclared symbol on_off, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/FAN_module.v:295]
INFO: [VRFC 10-311] analyzing module loadable_down_counter_state
INFO: [VRFC 10-2458] undeclared symbol next_timer, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/FAN_module.v:354]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/CAMP_FAN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAMP_FAN_TOP
INFO: [VRFC 10-2458] undeclared symbol w_led, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/CAMP_FAN_TOP.v:47]
INFO: [VRFC 10-2458] undeclared symbol y_led, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/CAMP_FAN_TOP.v:48]
INFO: [VRFC 10-2458] undeclared symbol camp_std, assumed default net type wire [C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/CAMP_FAN_TOP.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sim_1/new/tb_shift_register_SISO_Nbits_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SISO_Nbits_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sim_1/new/tb_shift_register_SISO_NBits_msb_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SISO_NBits_msb_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sim_1/new/tb_shift_register_SIPO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_SIPO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sim_1/new/tb_shift_register_PISO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_PISO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sim_1/new/tb_shift_register_PIPO_Nbit_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_PIPO_Nbit_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JAEWOO_SoC/Vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sim_1/new/tb_dht11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dht11_cntrl
