###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 26 15:55:17 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U2/\ALU_OUT_reg[1] /CK 
Endpoint:   U2/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.381
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.529
= Slack Time                   17.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.126 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.958 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.850 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.586 | 
     | U2/\ALU_OUT_reg[1]  | RN ^       | SDFFRQX1M | 1.075 | 0.069 |   2.529 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.126 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.058 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.938 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.890 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.889 | 
     | U2/\ALU_OUT_reg[1] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.889 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U2/\ALU_OUT_reg[0] /CK 
Endpoint:   U2/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.526
= Slack Time                   17.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.129 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.961 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.853 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.589 | 
     | U2/\ALU_OUT_reg[0]  | RN ^       | SDFFRQX1M | 1.076 | 0.065 |   2.526 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.129 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.061 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.941 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.893 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.893 | 
     | U2/\ALU_OUT_reg[0] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.893 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U2/\ALU_OUT_reg[5] /CK 
Endpoint:   U2/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.524
= Slack Time                   17.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.130 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.962 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.855 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   19.591 | 
     | U2/\ALU_OUT_reg[5]  | RN ^       | SDFFRQX1M | 1.076 | 0.064 |   2.524 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.130 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.062 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.943 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.235 |  -16.895 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.894 | 
     | U2/\ALU_OUT_reg[5] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.894 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U2/\ALU_OUT_reg[2] /CK 
Endpoint:   U2/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.654
- Arrival Time                  2.521
= Slack Time                   17.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.133 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.965 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.858 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.594 | 
     | U2/\ALU_OUT_reg[2]  | RN ^       | SDFFRQX1M | 1.076 | 0.060 |   2.521 |   19.654 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.133 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.066 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.946 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.898 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.897 | 
     | U2/\ALU_OUT_reg[2] | CK ^       | SDFFRQX1M                          | 0.047 | 0.000 |   0.236 |  -16.897 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U2/\ALU_OUT_reg[15] /CK 
Endpoint:   U2/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.518
= Slack Time                   17.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.137 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.969 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.861 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.597 | 
     | U2/\ALU_OUT_reg[15] | RN ^       | SDFFRQX1M | 1.076 | 0.058 |   2.518 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.137 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.069 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.949 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.901 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.900 | 
     | U2/\ALU_OUT_reg[15] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.900 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U2/\ALU_OUT_reg[8] /CK 
Endpoint:   U2/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.518
= Slack Time                   17.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.137 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.969 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.861 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.597 | 
     | U2/\ALU_OUT_reg[8]  | RN ^       | SDFFRQX1M | 1.076 | 0.057 |   2.518 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.137 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.069 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.949 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.235 |  -16.901 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.901 | 
     | U2/\ALU_OUT_reg[8] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.901 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U2/\ALU_OUT_reg[9] /CK 
Endpoint:   U2/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.518
= Slack Time                   17.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.137 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.969 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.861 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   19.597 | 
     | U2/\ALU_OUT_reg[9]  | RN ^       | SDFFRQX1M | 1.076 | 0.057 |   2.518 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.137 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.069 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.949 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.901 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.900 | 
     | U2/\ALU_OUT_reg[9] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.900 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U2/\ALU_OUT_reg[7] /CK 
Endpoint:   U2/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.518
= Slack Time                   17.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.137 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.969 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.861 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   19.597 | 
     | U2/\ALU_OUT_reg[7]  | RN ^       | SDFFRQX1M | 1.076 | 0.057 |   2.518 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.137 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.069 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.949 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.235 |  -16.901 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.901 | 
     | U2/\ALU_OUT_reg[7] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.901 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U2/\ALU_OUT_reg[6] /CK 
Endpoint:   U2/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.518
= Slack Time                   17.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.137 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.969 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.861 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.597 | 
     | U2/\ALU_OUT_reg[6]  | RN ^       | SDFFRQX1M | 1.076 | 0.057 |   2.518 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.137 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.069 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.949 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.901 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.901 | 
     | U2/\ALU_OUT_reg[6] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.901 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U2/\ALU_OUT_reg[4] /CK 
Endpoint:   U2/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.517
= Slack Time                   17.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.137 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.969 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.861 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.598 | 
     | U2/\ALU_OUT_reg[4]  | RN ^       | SDFFRQX1M | 1.076 | 0.057 |   2.517 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.137 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.069 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.950 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.235 |  -16.902 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.901 | 
     | U2/\ALU_OUT_reg[4] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.901 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U2/\ALU_OUT_reg[3] /CK 
Endpoint:   U2/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.654
- Arrival Time                  2.516
= Slack Time                   17.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.139 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.971 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.863 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   19.599 | 
     | U2/\ALU_OUT_reg[3]  | RN ^       | SDFFRQX1M | 1.076 | 0.055 |   2.516 |   19.654 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.139 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.071 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.951 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.903 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.903 | 
     | U2/\ALU_OUT_reg[3] | CK ^       | SDFFRQX1M                          | 0.047 | 0.000 |   0.236 |  -16.903 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U2/\ALU_OUT_reg[10] /CK 
Endpoint:   U2/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.510
= Slack Time                   17.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.145 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.977 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.869 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.605 | 
     | U2/\ALU_OUT_reg[10] | RN ^       | SDFFRQX1M | 1.076 | 0.049 |   2.510 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.145 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.077 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.957 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.909 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.909 | 
     | U2/\ALU_OUT_reg[10] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.909 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U2/\ALU_OUT_reg[14] /CK 
Endpoint:   U2/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.509
= Slack Time                   17.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.146 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.978 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.870 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.606 | 
     | U2/\ALU_OUT_reg[14] | RN ^       | SDFFRQX1M | 1.076 | 0.049 |   2.509 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.146 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.078 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.958 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.910 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.909 | 
     | U2/\ALU_OUT_reg[14] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.909 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U2/\ALU_OUT_reg[13] /CK 
Endpoint:   U2/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.509
= Slack Time                   17.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.146 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.978 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.870 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   19.607 | 
     | U2/\ALU_OUT_reg[13] | RN ^       | SDFFRQX1M | 1.076 | 0.048 |   2.509 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.146 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.078 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.959 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.911 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.910 | 
     | U2/\ALU_OUT_reg[13] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.910 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U2/\ALU_OUT_reg[12] /CK 
Endpoint:   U2/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.654
- Arrival Time                  2.508
= Slack Time                   17.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.146 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.978 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.871 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.607 | 
     | U2/\ALU_OUT_reg[12] | RN ^       | SDFFRQX1M | 1.076 | 0.048 |   2.508 |   19.654 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.146 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.078 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.959 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.911 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.910 | 
     | U2/\ALU_OUT_reg[12] | CK ^       | SDFFRQX1M                          | 0.047 | 0.000 |   0.236 |  -16.910 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U2/\ALU_OUT_reg[11] /CK 
Endpoint:   U2/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.655
- Arrival Time                  2.508
= Slack Time                   17.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.147 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.979 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.871 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.607 | 
     | U2/\ALU_OUT_reg[11] | RN ^       | SDFFRQX1M | 1.076 | 0.048 |   2.508 |   19.655 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.146 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.079 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.959 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.911 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.910 | 
     | U2/\ALU_OUT_reg[11] | CK ^       | SDFFRQX1M                          | 0.047 | 0.001 |   0.236 |  -16.910 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U2/ALU_Valid_reg/CK 
Endpoint:   U2/ALU_Valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.663
- Arrival Time                  2.509
= Slack Time                   17.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.154 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   17.986 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   18.878 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   19.615 | 
     | U2/ALU_Valid_reg    | RN ^       | SDFFRQX2M | 1.076 | 0.048 |   2.509 |   19.663 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                   |            |                                    |       |       |  Time   |   Time   | 
     |-------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.154 | 
     | ALU_CLK__L1_I0    | A ^ -> Y v | CLKINVX6M                          | 0.061 | 0.068 |   0.068 |  -17.086 | 
     | ALU_CLK__L2_I0    | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.188 |  -16.966 | 
     | ALU_CLK__L3_I0    | A v -> Y ^ | CLKINVX32M                         | 0.047 | 0.048 |   0.236 |  -16.918 | 
     | U2                | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.918 | 
     | U2/ALU_Valid_reg  | CK ^       | SDFFRQX2M                          | 0.047 | 0.001 |   0.236 |  -16.918 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U5/\Q_reg[0] /CK 
Endpoint:   U5/\Q_reg[0] /RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.326
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  2.149
= Slack Time                   17.916
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | RST ^      |           | 0.000 |       |   0.000 |   17.916 | 
     | M0/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.224 | 0.882 |   0.882 |   18.798 | 
     | M0/FE_PHC7_RST | A ^ -> Y ^ | DLY4X1M   | 0.216 | 0.919 |   1.801 |   19.717 | 
     | M0/U1          | A ^ -> Y ^ | MX2X2M    | 0.364 | 0.346 |   2.147 |   20.062 | 
     | U5/\Q_reg[0]   | RN ^       | SDFFRQX2M | 0.364 | 0.002 |   2.149 |   20.064 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |  -17.916 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |  -17.893 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.048 |  -17.868 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.144 | 0.207 |   0.255 |  -17.661 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   0.411 |  -17.505 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   0.514 |  -17.401 | 
     | REF_CLK_scan__L3_I3 | A v -> Y ^ | CLKINVX40M | 0.062 | 0.073 |   0.587 |  -17.328 | 
     | U5/\Q_reg[0]        | CK ^       | SDFFRQX2M  | 0.062 | 0.003 |   0.590 |  -17.326 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U5/\Q_reg[1] /CK 
Endpoint:   U5/\Q_reg[1] /RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.624
- Setup                         0.323
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.100
- Arrival Time                  2.149
= Slack Time                   17.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | RST ^      |           | 0.000 |       |   0.000 |   17.952 | 
     | M0/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.224 | 0.882 |   0.882 |   18.834 | 
     | M0/FE_PHC7_RST | A ^ -> Y ^ | DLY4X1M   | 0.216 | 0.919 |   1.801 |   19.753 | 
     | M0/U1          | A ^ -> Y ^ | MX2X2M    | 0.364 | 0.346 |   2.147 |   20.098 | 
     | U5/\Q_reg[1]   | RN ^       | SDFFRQX1M | 0.364 | 0.002 |   2.149 |   20.100 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |  -17.952 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |  -17.929 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.048 |  -17.903 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.144 | 0.207 |   0.255 |  -17.697 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   0.411 |  -17.541 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   0.514 |  -17.437 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.105 |   0.619 |  -17.332 | 
     | U5/\Q_reg[1]        | CK ^       | SDFFRQX1M  | 0.115 | 0.005 |   0.624 |  -17.328 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U5/SYNC_RST_reg/CK 
Endpoint:   U5/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.625
- Setup                         0.323
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.101
- Arrival Time                  2.149
= Slack Time                   17.953
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   17.953 | 
     | M0/FE_PHC6_RST  | A ^ -> Y ^ | DLY4X1M   | 0.224 | 0.882 |   0.882 |   18.835 | 
     | M0/FE_PHC7_RST  | A ^ -> Y ^ | DLY4X1M   | 0.216 | 0.919 |   1.801 |   19.754 | 
     | M0/U1           | A ^ -> Y ^ | MX2X2M    | 0.364 | 0.346 |   2.147 |   20.100 | 
     | U5/SYNC_RST_reg | RN ^       | SDFFRQX1M | 0.364 | 0.002 |   2.149 |   20.101 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |  -17.953 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |  -17.931 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.027 | 0.026 |   0.048 |  -17.905 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.144 | 0.207 |   0.255 |  -17.698 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   0.411 |  -17.542 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   0.514 |  -17.439 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.105 |   0.619 |  -17.334 | 
     | U5/SYNC_RST_reg     | CK ^       | SDFFRQX1M  | 0.115 | 0.006 |   0.625 |  -17.328 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0/\ALU_OUT_reg_reg[0] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[0] /SI (v) checked with  leading edge of 'dft_
clk'
Beginpoint: SI[2]                      (v) triggered by  leading edge of 'dft_
clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.415
- Setup                         0.508
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.707
- Arrival Time                 20.058
= Slack Time                   80.649
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time           20.056
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |           |       |       |  Time   |   Time   | 
     |------------------------+---------+-----------+-------+-------+---------+----------| 
     |                        | SI[2] v |           | 0.103 |       |  20.056 |  100.705 | 
     | U0/\ALU_OUT_reg_reg[0] | SI v    | SDFFRQX1M | 0.103 | 0.002 |  20.058 |  100.707 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |  -0.000 |  -80.649 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -80.624 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -80.513 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -80.397 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.366 |  -80.282 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -80.165 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -80.048 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -79.932 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -79.811 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -79.775 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.079 |  -79.569 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -79.413 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -79.310 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^ | CLKINVX40M | 0.062 | 0.073 |   1.412 |  -79.237 | 
     | U0/\ALU_OUT_reg_reg[0] | CK ^       | SDFFRQX1M  | 0.062 | 0.003 |   1.415 |  -79.234 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U8/U0/\mem_reg[1][5] /CK 
Endpoint:   U8/U0/\mem_reg[1][5] /SI (v) checked with  leading edge of 'dft_clk'
Beginpoint: SI[0]                    (v) triggered by  leading edge of 'dft_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.419
- Setup                         0.501
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.718
- Arrival Time                 20.027
= Slack Time                   80.691
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time           20.027
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |         |           |       |       |  Time   |   Time   | 
     |----------------------+---------+-----------+-------+-------+---------+----------| 
     |                      | SI[0] v |           | 0.065 |       |  20.027 |  100.718 | 
     | U8/U0/\mem_reg[1][5] | SI v    | SDFFRQX1M | 0.065 | 0.000 |  20.027 |  100.718 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.691 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -80.666 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -80.555 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -80.439 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -80.324 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -80.207 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -80.090 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -79.974 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -79.853 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -79.817 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -79.611 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -79.455 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -79.352 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.070 |   1.409 |  -79.282 | 
     | U8/U0/\mem_reg[1][5] | CK ^       | SDFFRQX1M  | 0.063 | 0.010 |   1.419 |  -79.272 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U10/div_clk_reg/CK 
Endpoint:   U10/div_clk_reg/RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.232
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.647
- Arrival Time                  2.440
= Slack Time                   97.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.207 | 
     | M2/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.131 | 0.810 |   0.810 |   98.017 | 
     | M2/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.162 | 0.861 |   1.671 |   98.878 | 
     | M2/U1               | B ^ -> Y ^ | CLKMX2X4M | 1.050 | 0.753 |   2.424 |   99.631 | 
     | U10/div_clk_reg     | RN ^       | SDFFSRX1M | 1.050 | 0.016 |   2.440 |   99.647 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.207 | 
     | scan_clk__L1_I0 | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.182 | 
     | scan_clk__L2_I0 | A v -> Y ^ | CLKINVX6M  | 0.029 | 0.030 |   0.055 |  -97.152 | 
     | M4/U1           | B ^ -> Y ^ | MX2X6M     | 0.102 | 0.176 |   0.231 |  -96.976 | 
     | U10/div_clk_reg | CK ^       | SDFFSRX1M  | 0.102 | 0.001 |   0.232 |  -96.975 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U1/\Reg_File_reg[2][5] /CK 
Endpoint:   U1/\Reg_File_reg[2][5] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.437
- Setup                         0.383
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.853
- Arrival Time                  3.411
= Slack Time                   97.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   97.442 | 
     | M1/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.274 | 
     | M1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.167 | 
     | M1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.903 | 
     | FE_OFC1_RST_M_1        | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.746 | 
     | U1/\Reg_File_reg[2][5] | RN ^       | SDFFSRX1M | 1.074 | 0.107 |   3.411 |  100.853 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.442 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.417 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.306 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.190 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.076 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.959 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.841 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.725 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.605 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.568 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.363 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.207 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.103 | 
     | REF_CLK_scan__L3_I1    | A v -> Y ^ | CLKINVX40M | 0.111 | 0.097 |   1.436 |  -96.006 | 
     | U1/\Reg_File_reg[2][5] | CK ^       | SDFFSRX1M  | 0.111 | 0.000 |   1.437 |  -96.006 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin du/\sync_bus_reg[5] /CK 
Endpoint:   du/\sync_bus_reg[5] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.428
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.830
- Arrival Time                  3.379
= Slack Time                   97.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.451 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.283 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.176 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.912 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.755 | 
     | du/\sync_bus_reg[5] | RN ^       | SDFFSRX1M | 1.050 | 0.075 |   3.379 |  100.830 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.451 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.426 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.315 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.199 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.085 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.968 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.850 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.734 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.614 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.955 |  -96.496 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.044 |   0.999 |  -96.452 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.169 |   1.169 |  -96.283 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.093 | 0.123 |   1.292 |  -96.160 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.074 | 0.080 |   1.372 |  -96.079 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.051 | 0.054 |   1.426 |  -96.025 | 
     | du/\sync_bus_reg[5] | CK ^       | SDFFSRX1M  | 0.051 | 0.002 |   1.428 |  -96.023 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin du/\sync_bus_reg[2] /CK 
Endpoint:   du/\sync_bus_reg[2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.428
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.830
- Arrival Time                  3.378
= Slack Time                   97.452
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.452 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.284 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.176 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.912 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.756 | 
     | du/\sync_bus_reg[2] | RN ^       | SDFFSRX1M | 1.050 | 0.074 |   3.378 |  100.830 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.452 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.427 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.316 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.200 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.085 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.968 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.851 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.735 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.614 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.955 |  -96.497 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.044 |   0.999 |  -96.452 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.169 |   1.169 |  -96.283 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.093 | 0.123 |   1.292 |  -96.160 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.074 | 0.080 |   1.372 |  -96.080 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.051 | 0.054 |   1.426 |  -96.026 | 
     | du/\sync_bus_reg[2] | CK ^       | SDFFSRX1M  | 0.051 | 0.002 |   1.428 |  -96.024 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin du/\sync_bus_reg[6] /CK 
Endpoint:   du/\sync_bus_reg[6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.428
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.830
- Arrival Time                  3.377
= Slack Time                   97.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.453 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.285 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.178 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.914 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.757 | 
     | du/\sync_bus_reg[6] | RN ^       | SDFFSRX1M | 1.049 | 0.073 |   3.377 |  100.830 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.453 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.428 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.317 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.201 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.087 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.970 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.852 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.736 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.616 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.955 |  -96.498 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.044 |   0.999 |  -96.454 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.169 |   1.169 |  -96.285 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.093 | 0.123 |   1.292 |  -96.162 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.074 | 0.080 |   1.372 |  -96.082 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.051 | 0.054 |   1.426 |  -96.027 | 
     | du/\sync_bus_reg[6] | CK ^       | SDFFSRX1M  | 0.051 | 0.002 |   1.428 |  -96.025 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U1/\Reg_File_reg[1][7] /CK 
Endpoint:   U1/\Reg_File_reg[1][7] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.450
- Setup                         0.383
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  3.411
= Slack Time                   97.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   97.457 | 
     | M1/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.289 | 
     | M1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.181 | 
     | M1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.918 | 
     | FE_OFC1_RST_M_1        | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.761 | 
     | U1/\Reg_File_reg[1][7] | RN ^       | SDFFSRX1M | 1.074 | 0.107 |   3.411 |  100.868 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.457 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.432 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.321 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.205 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.366 |  -97.091 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.973 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.856 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.740 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.619 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.583 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.079 |  -96.378 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.221 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.118 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.114 | 0.105 |   1.444 |  -96.013 | 
     | U1/\Reg_File_reg[1][7] | CK ^       | SDFFSRX1M  | 0.115 | 0.007 |   1.450 |  -96.007 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U8/U0/\mem_reg[0][3] /CK 
Endpoint:   U8/U0/\mem_reg[0][3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.416
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.835
- Arrival Time                  3.377
= Slack Time                   97.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.458 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.290 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.183 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   99.919 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.750 | 
     | U8/U0/\mem_reg[0][3] | RN ^       | SDFFRQX1M | 1.110 | 0.085 |   3.377 |  100.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.458 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.433 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.322 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.206 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.092 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.975 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.857 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.741 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.621 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.584 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.379 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.223 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.119 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.070 |   1.409 |  -96.050 | 
     | U8/U0/\mem_reg[0][3] | CK ^       | SDFFRQX1M  | 0.063 | 0.007 |   1.416 |  -96.042 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U8/U0/\mem_reg[5][2] /CK 
Endpoint:   U8/U0/\mem_reg[5][2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.416
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.836
- Arrival Time                  3.377
= Slack Time                   97.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.459 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.291 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.183 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   99.919 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.750 | 
     | U8/U0/\mem_reg[5][2] | RN ^       | SDFFRQX1M | 1.109 | 0.086 |   3.377 |  100.836 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.459 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.433 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.323 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.207 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.366 |  -97.092 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.975 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.857 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.741 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.621 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.584 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.079 |  -96.379 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.223 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.120 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.071 |   1.410 |  -96.049 | 
     | U8/U0/\mem_reg[5][2] | CK ^       | SDFFRQX1M  | 0.062 | 0.006 |   1.416 |  -96.042 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U8/U0/\mem_reg[5][3] /CK 
Endpoint:   U8/U0/\mem_reg[5][3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.416
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.836
- Arrival Time                  3.377
= Slack Time                   97.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.459 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.291 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.183 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   99.919 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.750 | 
     | U8/U0/\mem_reg[5][3] | RN ^       | SDFFRQX1M | 1.109 | 0.086 |   3.377 |  100.836 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.459 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.433 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.323 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.207 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.366 |  -97.092 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.975 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.858 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.742 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.621 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.585 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.079 |  -96.379 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.223 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.120 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.071 |   1.410 |  -96.049 | 
     | U8/U0/\mem_reg[5][3] | CK ^       | SDFFRQX1M  | 0.062 | 0.006 |   1.416 |  -96.042 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U1/\Reg_File_reg[0][6] /CK 
Endpoint:   U1/\Reg_File_reg[0][6] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.451
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                  3.411
= Slack Time                   97.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   97.459 | 
     | M1/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.291 | 
     | M1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.183 | 
     | M1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.919 | 
     | FE_OFC1_RST_M_1        | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.763 | 
     | U1/\Reg_File_reg[0][6] | RN ^       | SDFFSRX1M | 1.074 | 0.107 |   3.411 |  100.869 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.459 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.434 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.323 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.207 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.366 |  -97.092 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.975 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.858 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.742 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.621 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.585 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.079 |  -96.379 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.223 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.120 | 
     | REF_CLK_scan__L3_I1    | A v -> Y ^ | CLKINVX40M | 0.111 | 0.097 |   1.436 |  -96.023 | 
     | U1/\Reg_File_reg[0][6] | CK ^       | SDFFSRX1M  | 0.120 | 0.014 |   1.451 |  -96.008 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U8/U0/\mem_reg[0][4] /CK 
Endpoint:   U8/U0/\mem_reg[0][4] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.416
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.835
- Arrival Time                  3.376
= Slack Time                   97.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.459 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.291 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.184 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.920 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.751 | 
     | U8/U0/\mem_reg[0][4] | RN ^       | SDFFRQX1M | 1.109 | 0.084 |   3.376 |  100.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.459 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.434 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.323 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.207 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.093 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.976 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.858 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.742 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.622 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.585 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.380 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.224 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.120 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.070 |   1.409 |  -96.051 | 
     | U8/U0/\mem_reg[0][4] | CK ^       | SDFFRQX1M  | 0.063 | 0.007 |   1.416 |  -96.044 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U1/\Reg_File_reg[0][7] /CK 
Endpoint:   U1/\Reg_File_reg[0][7] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.451
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  3.410
= Slack Time                   97.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   97.460 | 
     | M1/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.292 | 
     | M1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.184 | 
     | M1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.920 | 
     | FE_OFC1_RST_M_1        | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.764 | 
     | U1/\Reg_File_reg[0][7] | RN ^       | SDFFSRX1M | 1.074 | 0.106 |   3.410 |  100.870 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.460 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.434 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.324 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.208 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.093 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.976 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.858 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.743 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.622 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.585 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.380 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.224 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.121 | 
     | REF_CLK_scan__L3_I1    | A v -> Y ^ | CLKINVX40M | 0.111 | 0.097 |   1.436 |  -96.023 | 
     | U1/\Reg_File_reg[0][7] | CK ^       | SDFFSRX1M  | 0.120 | 0.015 |   1.451 |  -96.008 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U8/U0/\mem_reg[0][7] /CK 
Endpoint:   U8/U0/\mem_reg[0][7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.416
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.836
- Arrival Time                  3.376
= Slack Time                   97.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.460 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.292 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.184 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.921 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.752 | 
     | U8/U0/\mem_reg[0][7] | RN ^       | SDFFRQX1M | 1.109 | 0.084 |   3.376 |  100.836 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.460 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.435 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.324 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.208 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.366 |  -97.094 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.976 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.859 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.743 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.622 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.586 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.079 |  -96.381 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.224 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.121 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.071 |   1.410 |  -96.050 | 
     | U8/U0/\mem_reg[0][7] | CK ^       | SDFFRQX1M  | 0.062 | 0.006 |   1.416 |  -96.044 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U8/U0/\mem_reg[0][6] /CK 
Endpoint:   U8/U0/\mem_reg[0][6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.416
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.836
- Arrival Time                  3.375
= Slack Time                   97.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.461 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.293 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.185 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.921 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.752 | 
     | U8/U0/\mem_reg[0][6] | RN ^       | SDFFRQX1M | 1.109 | 0.083 |   3.375 |  100.836 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.461 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.435 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.325 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.209 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.366 |  -97.094 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.977 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.859 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.743 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.623 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.586 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.079 |  -96.381 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.225 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.122 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.071 |   1.410 |  -96.051 | 
     | U8/U0/\mem_reg[0][6] | CK ^       | SDFFRQX1M  | 0.062 | 0.006 |   1.416 |  -96.044 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U8/U0/\mem_reg[0][2] /CK 
Endpoint:   U8/U0/\mem_reg[0][2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.417
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.836
- Arrival Time                  3.375
= Slack Time                   97.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.461 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.293 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.186 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.922 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.753 | 
     | U8/U0/\mem_reg[0][2] | RN ^       | SDFFRQX1M | 1.109 | 0.083 |   3.375 |  100.836 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.461 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.436 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.325 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.209 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.095 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.978 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.860 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.744 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.624 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.587 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.382 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.226 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.122 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.070 |   1.409 |  -96.053 | 
     | U8/U0/\mem_reg[0][2] | CK ^       | SDFFRQX1M  | 0.063 | 0.008 |   1.417 |  -96.045 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U8/U0/\mem_reg[1][6] /CK 
Endpoint:   U8/U0/\mem_reg[1][6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.417
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.837
- Arrival Time                  3.374
= Slack Time                   97.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.462 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.294 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.187 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   99.923 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.754 | 
     | U8/U0/\mem_reg[1][6] | RN ^       | SDFFRQX1M | 1.109 | 0.083 |   3.374 |  100.837 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.462 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.437 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.326 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.210 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.096 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.979 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.861 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.745 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.625 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.588 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.383 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.227 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.123 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.070 |   1.409 |  -96.054 | 
     | U8/U0/\mem_reg[1][6] | CK ^       | SDFFRQX1M  | 0.063 | 0.009 |   1.417 |  -96.045 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin du/\Q_reg[0] /CK 
Endpoint:   du/\Q_reg[0] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.423
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.843
- Arrival Time                  3.380
= Slack Time                   97.463
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.463 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.295 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.188 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   99.924 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.767 | 
     | du/\Q_reg[0]        | RN ^       | SDFFRQX1M | 1.052 | 0.076 |   3.380 |  100.843 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.463 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.438 | 
     | scan_clk__L2_I1    | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.327 | 
     | scan_clk__L3_I0    | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.211 | 
     | scan_clk__L4_I0    | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.097 | 
     | scan_clk__L5_I0    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.980 | 
     | scan_clk__L6_I0    | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.862 | 
     | scan_clk__L7_I0    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.746 | 
     | scan_clk__L8_I0    | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.626 | 
     | scan_clk__L9_I1    | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.955 |  -96.508 | 
     | scan_clk__L10_I0   | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.044 |   0.999 |  -96.464 | 
     | M6/U1              | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.169 |   1.169 |  -96.295 | 
     | RX_CLK_scan__L1_I0 | A ^ -> Y ^ | BUFX16M    | 0.093 | 0.123 |   1.292 |  -96.172 | 
     | RX_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.074 | 0.080 |   1.372 |  -96.091 | 
     | RX_CLK_scan__L3_I2 | A v -> Y ^ | CLKINVX24M | 0.047 | 0.051 |   1.423 |  -96.041 | 
     | du/\Q_reg[0]       | CK ^       | SDFFRQX1M  | 0.047 | 0.001 |   1.423 |  -96.040 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U8/U0/\mem_reg[1][7] /CK 
Endpoint:   U8/U0/\mem_reg[1][7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.417
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.837
- Arrival Time                  3.374
= Slack Time                   97.463
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.463 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.295 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.188 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   99.924 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.755 | 
     | U8/U0/\mem_reg[1][7] | RN ^       | SDFFRQX1M | 1.109 | 0.082 |   3.374 |  100.837 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.463 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.438 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.327 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.211 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.097 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.980 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.862 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.746 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.626 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.589 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.384 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.228 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.124 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.070 |   1.409 |  -96.055 | 
     | U8/U0/\mem_reg[1][7] | CK ^       | SDFFRQX1M  | 0.063 | 0.009 |   1.418 |  -96.046 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U1/\Reg_File_reg[1][0] /CK 
Endpoint:   U1/\Reg_File_reg[1][0] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.873
- Arrival Time                  3.410
= Slack Time                   97.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   97.464 | 
     | M1/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.296 | 
     | M1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.188 | 
     | M1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.924 | 
     | FE_OFC1_RST_M_1        | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.768 | 
     | U1/\Reg_File_reg[1][0] | RN ^       | SDFFSRX1M | 1.074 | 0.106 |   3.410 |  100.873 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.464 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.438 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.328 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.212 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.366 |  -97.097 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.980 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.862 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.746 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.626 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.589 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.079 |  -96.384 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.228 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.125 | 
     | REF_CLK_scan__L3_I1    | A v -> Y ^ | CLKINVX40M | 0.111 | 0.097 |   1.436 |  -96.027 | 
     | U1/\Reg_File_reg[1][0] | CK ^       | SDFFSRX1M  | 0.123 | 0.017 |   1.454 |  -96.010 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U1/\Reg_File_reg[2][6] /CK 
Endpoint:   U1/\Reg_File_reg[2][6] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  3.410
= Slack Time                   97.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   97.464 | 
     | M1/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.296 | 
     | M1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.188 | 
     | M1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   99.924 | 
     | FE_OFC1_RST_M_1        | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.768 | 
     | U1/\Reg_File_reg[2][6] | RN ^       | SDFFSRX1M | 1.074 | 0.106 |   3.410 |  100.874 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.464 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.438 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.328 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.212 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.097 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.980 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.862 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.746 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.626 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.589 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.384 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.228 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.125 | 
     | REF_CLK_scan__L3_I1    | A v -> Y ^ | CLKINVX40M | 0.111 | 0.097 |   1.436 |  -96.027 | 
     | U1/\Reg_File_reg[2][6] | CK ^       | SDFFSRX1M  | 0.124 | 0.018 |   1.454 |  -96.010 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U1/\Reg_File_reg[1][1] /CK 
Endpoint:   U1/\Reg_File_reg[1][1] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  3.410
= Slack Time                   97.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   97.464 | 
     | M1/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.296 | 
     | M1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.188 | 
     | M1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.460 |   99.924 | 
     | FE_OFC1_RST_M_1        | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.768 | 
     | U1/\Reg_File_reg[1][1] | RN ^       | SDFFSRX1M | 1.074 | 0.106 |   3.410 |  100.874 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.464 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.438 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.328 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.212 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.097 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.980 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.863 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.747 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.626 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.590 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.384 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.228 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.125 | 
     | REF_CLK_scan__L3_I1    | A v -> Y ^ | CLKINVX40M | 0.111 | 0.097 |   1.436 |  -96.027 | 
     | U1/\Reg_File_reg[1][1] | CK ^       | SDFFSRX1M  | 0.124 | 0.018 |   1.454 |  -96.010 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U1/\Reg_File_reg[0][1] /CK 
Endpoint:   U1/\Reg_File_reg[0][1] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  3.410
= Slack Time                   97.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   97.464 | 
     | M1/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.296 | 
     | M1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.188 | 
     | M1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.924 | 
     | FE_OFC1_RST_M_1        | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.768 | 
     | U1/\Reg_File_reg[0][1] | RN ^       | SDFFSRX1M | 1.074 | 0.106 |   3.410 |  100.874 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.464 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.439 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.328 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.212 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.097 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.980 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.863 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.747 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.626 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.590 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.384 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.228 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.125 | 
     | REF_CLK_scan__L3_I1    | A v -> Y ^ | CLKINVX40M | 0.111 | 0.097 |   1.436 |  -96.028 | 
     | U1/\Reg_File_reg[0][1] | CK ^       | SDFFSRX1M  | 0.124 | 0.018 |   1.454 |  -96.010 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U1/\Reg_File_reg[1][4] /CK 
Endpoint:   U1/\Reg_File_reg[1][4] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  3.410
= Slack Time                   97.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   97.464 | 
     | M1/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.296 | 
     | M1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.189 | 
     | M1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.925 | 
     | FE_OFC1_RST_M_1        | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.768 | 
     | U1/\Reg_File_reg[1][4] | RN ^       | SDFFSRX1M | 1.074 | 0.106 |   3.410 |  100.874 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.464 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.439 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.328 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.212 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.098 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.981 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.863 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.747 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.627 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.590 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.385 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.229 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.125 | 
     | REF_CLK_scan__L3_I1    | A v -> Y ^ | CLKINVX40M | 0.111 | 0.097 |   1.436 |  -96.028 | 
     | U1/\Reg_File_reg[1][4] | CK ^       | SDFFSRX1M  | 0.124 | 0.018 |   1.454 |  -96.010 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0/\current_state_reg[3] /CK 
Endpoint:   U0/\current_state_reg[3] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.414
- Setup                         0.369
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.845
- Arrival Time                  3.381
= Slack Time                   97.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   97.465 | 
     | M1/FE_PHC2_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.297 | 
     | M1/FE_PHC5_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.189 | 
     | M1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.925 | 
     | FE_OFC1_RST_M_1          | A ^ -> Y ^ | CLKBUFX8M | 0.993 | 0.844 |   3.304 |  100.769 | 
     | U0/\current_state_reg[3] | RN ^       | SDFFRQX4M | 1.052 | 0.076 |   3.381 |  100.845 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.465 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.439 | 
     | scan_clk__L2_I1          | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.328 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.212 | 
     | scan_clk__L4_I0          | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.366 |  -97.098 | 
     | scan_clk__L5_I0          | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.981 | 
     | scan_clk__L6_I0          | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.863 | 
     | scan_clk__L7_I0          | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.747 | 
     | scan_clk__L8_I0          | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.627 | 
     | scan_clk__L9_I0          | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.590 | 
     | M3/U1                    | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.079 |  -96.385 | 
     | REF_CLK_scan__L1_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.229 | 
     | REF_CLK_scan__L2_I0      | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.126 | 
     | REF_CLK_scan__L3_I3      | A v -> Y ^ | CLKINVX40M | 0.062 | 0.073 |   1.412 |  -96.053 | 
     | U0/\current_state_reg[3] | CK ^       | SDFFRQX4M  | 0.062 | 0.003 |   1.414 |  -96.050 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U8/U0/\mem_reg[2][1] /CK 
Endpoint:   U8/U0/\mem_reg[2][1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.418
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.838
- Arrival Time                  3.372
= Slack Time                   97.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.465 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.298 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.190 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.926 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.757 | 
     | U8/U0/\mem_reg[2][1] | RN ^       | SDFFRQX1M | 1.110 | 0.080 |   3.372 |  100.838 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.466 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.440 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.329 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.213 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.099 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.982 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.864 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.748 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.628 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.591 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.386 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.230 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.126 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.070 |   1.409 |  -96.057 | 
     | U8/U0/\mem_reg[2][1] | CK ^       | SDFFRQX1M  | 0.063 | 0.009 |   1.418 |  -96.048 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U8/U0/\mem_reg[0][1] /CK 
Endpoint:   U8/U0/\mem_reg[0][1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.419
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.839
- Arrival Time                  3.372
= Slack Time                   97.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.466 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.298 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.191 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.927 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.758 | 
     | U8/U0/\mem_reg[0][1] | RN ^       | SDFFRQX1M | 1.110 | 0.080 |   3.372 |  100.839 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.466 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.441 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.330 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.214 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.100 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.983 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.865 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.749 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.629 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.592 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.387 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.231 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.127 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.070 |   1.409 |  -96.058 | 
     | U8/U0/\mem_reg[0][1] | CK ^       | SDFFRQX1M  | 0.063 | 0.010 |   1.419 |  -96.047 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U8/U0/\mem_reg[1][5] /CK 
Endpoint:   U8/U0/\mem_reg[1][5] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.419
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.839
- Arrival Time                  3.372
= Slack Time                   97.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.466 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.299 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.191 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.927 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.758 | 
     | U8/U0/\mem_reg[1][5] | RN ^       | SDFFRQX1M | 1.110 | 0.080 |   3.372 |  100.839 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.467 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.441 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.330 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.214 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.100 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.983 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.865 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.749 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.629 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.592 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.387 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.231 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.127 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.070 |   1.409 |  -96.058 | 
     | U8/U0/\mem_reg[1][5] | CK ^       | SDFFRQX1M  | 0.063 | 0.010 |   1.419 |  -96.048 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U8/U0/\mem_reg[2][0] /CK 
Endpoint:   U8/U0/\mem_reg[2][0] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.419
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.839
- Arrival Time                  3.372
= Slack Time                   97.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.466 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.158 | 0.832 |   0.832 |   98.299 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.195 | 0.892 |   1.724 |   99.191 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.075 | 0.736 |   2.461 |   99.927 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.106 | 0.831 |   3.292 |  100.758 | 
     | U8/U0/\mem_reg[2][0] | RN ^       | SDFFRQX1M | 1.110 | 0.080 |   3.372 |  100.839 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.467 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.024 | 0.025 |   0.025 |  -97.441 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.049 | 0.111 |   0.136 |  -97.330 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.116 |   0.252 |  -97.214 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.046 | 0.114 |   0.367 |  -97.100 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.484 |  -96.983 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.118 |   0.601 |  -96.865 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.717 |  -96.749 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.053 | 0.120 |   0.838 |  -96.629 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.032 | 0.037 |   0.874 |  -96.592 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.205 |   1.080 |  -96.387 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.156 |   1.236 |  -96.231 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.128 | 0.103 |   1.339 |  -96.127 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.062 | 0.070 |   1.409 |  -96.058 | 
     | U8/U0/\mem_reg[2][0] | CK ^       | SDFFRQX1M  | 0.063 | 0.010 |   1.419 |  -96.048 | 
     +-------------------------------------------------------------------------------------+ 

