{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "source": [
        "#STRUCTURAL HAZARD"
      ],
      "metadata": {
        "id": "WrIM7rxzwotJ"
      }
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "MjHhqHdaOLDY",
        "outputId": "09d02daa-9085-4090-e5ac-6a087fd7eff6"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Updated Code with NOPs:\n",
            "ADD R1, R2, R3\n",
            "DIV R4, R5, R6\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "MUL R7, R8, R9\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "SUB R10, R11, R12\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "MUL R13, R14, R15\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "ADD R16, R17, R18\n",
            "\n",
            "Total clock cycles: 27\n"
          ]
        }
      ],
      "source": [
        "import re\n",
        "\n",
        "latencies = {\n",
        "    # Define operation latencies for EX stage (cycles)\n",
        "    'ADD': 1,   # 1 cycle in EX stage\n",
        "    'SUB': 1,   # 1 cycle in EX stage\n",
        "    'MUL': 5,   # 5 cycles in EX stage\n",
        "    'DIV': 10,  # 10 cycles in EX stage\n",
        "    'ORR': 1,\n",
        "    'AND': 1,\n",
        "    'EOR': 1,\n",
        "    'NOT': 1,\n",
        "\n",
        "    # Define operation latencies for MEM stage (cycles)\n",
        "    'LDR': 2,   # 2 cycles in MEM stage\n",
        "    'STR': 2,   # 2 cycles in MEM stage\n",
        "}\n",
        "\n",
        "# Function to insert NOPs for structural hazards\n",
        "def insert_nops_for_structural_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 5\n",
        "    # previous_delay = 0  # Track the previous instruction's EX stage delay\n",
        "    prev_accum_latency = 0\n",
        "\n",
        "    # Process each instruction\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        # Insert NOPs if necessary based on structural hazard\n",
        "        if i > 0:  # For every instruction except the first\n",
        "            prev_instr = instructions[i-1]\n",
        "            prev_latency = latencies[prev_instr['op']]\n",
        "            # current_latency = latencies[instruction['op']]\n",
        "\n",
        "            # Structural hazard occurs if EX delay of previous instruction is greater than current instruction's EX delay\n",
        "            # Calculate NOPs based on the new formula\n",
        "            prev_accum_latency += prev_latency - 1\n",
        "\n",
        "            for _ in range(prev_accum_latency):\n",
        "                updated_instructions.append({'op': 'NOP', 'cycles': 1, 'src1': None, 'src2': None, 'dest': None})\n",
        "                # total_cycles += 1  # Each NOP takes 1 cycle\n",
        "\n",
        "        # Add the actual instruction\n",
        "        updated_instructions.append(instruction)\n",
        "\n",
        "        # Add cycles for each stage (IF, ID, EX, MEM, WB)\n",
        "        total_cycles += (latencies[instruction['op']] - 1)  # Add remaining cycles for EX stage\n",
        "\n",
        "    # Add cycles for each stage (IF, ID, EX, MEM, WB)\n",
        "    total_cycles += len(instructions) - 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code and create instructions\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "\n",
        "    for line in assembly:\n",
        "        # Match instructions using regex\n",
        "        # match = re.match(r'(\\w+)\\s+(\\w+),\\s*(\\w+),\\s*(\\w+)', line.strip())\n",
        "        # match = re.match(r'^(ADD|SUB|MUL|DIV|ORR|AND|EOR|NOT|LDR|STR)\\s+(R\\d+),\\s*(?:(R\\d+)|\\[(\\d+|R\\d+)\\])(?:,\\s*(?:(R\\d+)|\\[(\\d+|R\\d+)\\]))?$', line.strip())\n",
        "        # match = re.match(r'^(ADD|SUB|MUL|DIV|ORR|AND|EOR|NOT|LDR|STR)\\s+(R\\d+),\\s*(?:(R\\d+)|\\[(R\\d+|\\d+)\\]|(\\d+)),\\s*(?:(R\\d+)|\\[(R\\d+|\\d+)\\]|(\\d+))$', line.strip())\n",
        "        match = re.match(r'^(ADD|SUB|MUL|DIV|ORR|AND|EOR|NOT|LDR|STR)\\s+(R\\d+),\\s*(\\S+),\\s*(\\S+)$', line.strip())\n",
        "\n",
        "        if match:\n",
        "            op = match.group(1)\n",
        "            dest = match.group(2)\n",
        "            src1 = match.group(3)\n",
        "            src2 = match.group(4)\n",
        "            instructions.append({\n",
        "                'op': op,\n",
        "                'dest': dest,\n",
        "                'src1': src1,\n",
        "                'src2': src2\n",
        "            })\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function to handle input and output\n",
        "def main():\n",
        "    # Sample assembly input\n",
        "    # assembly_code = [\n",
        "    #     \"EOR R1, R1, R3\",   # XOR instruction\n",
        "    #     \"ADD R1, 1000\",\n",
        "    #     \"LDR R2, [R1]\", # LOAD instruction\n",
        "    #     \"STR R2, [R1]\"  # STORE instruction\n",
        "    # ]\n",
        "    # assembly_code = [\n",
        "    #     \"LDR R2, [1000]\", # LOAD instruction\n",
        "    #     \"STR R2, [1000]\" # STORE instruction\n",
        "    # ]\n",
        "    assembly_code = [\n",
        "        \"ADD R1, R2, R3\",  # ADD instruction\n",
        "        \"DIV R4, R5, R6\",  # DIV instruction\n",
        "        \"MUL R7, R8, R9\",  # MUL instruction\n",
        "        \"SUB R10, R11, R12\",   # SUB instruction\n",
        "        \"MUL R13, R14, R15\",\n",
        "        \"ADD R16, R17, R18\"\n",
        "    ]\n",
        "    # assembly_code = [\n",
        "    #     \"MUL R7, R8, R9\",  # MUL instruction\n",
        "    #     \"MUL R13, R14, R15\",\n",
        "    # ]\n",
        "\n",
        "    # Parse the assembly code\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "\n",
        "    # Simulate the execution with NOP insertion and hazard handling\n",
        "    updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "\n",
        "    # Print the updated instructions with NOPs\n",
        "    print(\"Updated Code with NOPs:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(f\"{instr['op']}\")\n",
        "        else:\n",
        "            if instr['src1'] is None:\n",
        "              print(f\"{instr['op']} {instr['dest']}, {instr['src2']}\")\n",
        "            else:\n",
        "              print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    # Output the total cycles\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "latencies = {\n",
        "    # Define operation latencies for EX stage (cycles)\n",
        "    'ADD': 1,   # 1 cycle in EX stage\n",
        "    'SUB': 1,   # 1 cycle in EX stage\n",
        "    'MUL': 5,   # 5 cycles in EX stage\n",
        "    'DIV': 10,  # 10 cycles in EX stage\n",
        "    'ORR': 1,\n",
        "    'AND': 1,\n",
        "    'EOR': 1,\n",
        "    'NOT': 1,\n",
        "    'MOV': 1,\n",
        "\n",
        "    # Define operation latencies for MEM stage (cycles)\n",
        "    'LDR': 2,   # 2 cycles in MEM stage\n",
        "    'STR': 2,   # 2 cycles in MEM stage\n",
        "}\n",
        "\n",
        "# Function to insert NOPs for structural hazards\n",
        "def insert_nops_for_structural_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "    # previous_delay = 0  # Track the previous instruction's EX stage delay\n",
        "    prev_accum_latency = 0\n",
        "\n",
        "    # Process each instruction\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        # Insert NOPs if necessary based on structural hazard\n",
        "        if i > 0:  # For every instruction except the first\n",
        "            prev_instr = instructions[i-1]\n",
        "            prev_latency = latencies[prev_instr['op']]\n",
        "            # current_latency = latencies[instruction['op']]\n",
        "\n",
        "            # Structural hazard occurs if EX delay of previous instruction is greater than current instruction's EX delay\n",
        "            # Calculate NOPs based on the new formula\n",
        "            prev_accum_latency += prev_latency - 1\n",
        "\n",
        "            for _ in range(prev_accum_latency):\n",
        "                updated_instructions.append({'op': 'NOP', 'cycles': 1, 'src1': None, 'src2': None, 'dest': None})\n",
        "                # total_cycles += 1  # Each NOP takes 1 cycle\n",
        "\n",
        "        # Add the actual instruction\n",
        "        updated_instructions.append(instruction)\n",
        "\n",
        "        # Add cycles for each stage (IF, ID, EX, MEM, WB)\n",
        "        total_cycles += (latencies[instruction['op']] - 1)  # Add remaining cycles for EX stage\n",
        "\n",
        "    # Add cycles for each stage (IF, ID, EX, MEM, WB)\n",
        "    total_cycles += len(instructions) - 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code and create instructions\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "\n",
        "    # Define regex patterns for parsing the instructions\n",
        "    for line in assembly:\n",
        "        line = line.strip()  # Clean up the line (remove extra spaces)\n",
        "\n",
        "        # Regex pattern for MOV (only 2 operands)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(\\S+)$', line)\n",
        "\n",
        "        # Regex pattern for Arithmetic Operations: ADD, SUB, EOR, etc.\n",
        "        match_arithmetic = re.match(\n",
        "            r'^(ADD|SUB|MUL|DIV|ORR|AND|EOR|NOT)\\s+(R\\d+),\\s*(\\S+),\\s*(\\S+)$', line)\n",
        "\n",
        "        # Regex pattern for LDR and STR (memory operations)\n",
        "        match_memory = re.match(\n",
        "            r'^(LDR|STR)\\s+(R\\d+),\\s*\\[(\\S+)\\]$', line)\n",
        "\n",
        "        if match_mov:\n",
        "            # MOV operation (only 2 operands)\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "\n",
        "            # If src1 is a register, keep it as is. If it's an immediate, keep as integer.\n",
        "            if src1.isdigit():\n",
        "                src1 = int(src1)\n",
        "            elif src1.startswith('[') and src1.endswith(']'):\n",
        "                src1 = src1.strip('[]')\n",
        "\n",
        "            instructions.append({\n",
        "                'op': op,\n",
        "                'dest': dest,\n",
        "                'src1': src1,\n",
        "                'src2': None  # MOV has no src2 operand\n",
        "            })\n",
        "\n",
        "        elif match_arithmetic:\n",
        "            # Arithmetic Operation (e.g., ADD, EOR, etc.)\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "\n",
        "            # If src1 or src2 is an immediate value, convert it to an integer\n",
        "            if src1.isdigit():\n",
        "                src1 = int(src1)\n",
        "            elif src1.startswith('[') and src1.endswith(']'):\n",
        "                src1 = src1.strip('[]')\n",
        "\n",
        "            if src2.isdigit():\n",
        "                src2 = int(src2)\n",
        "            elif src2.startswith('[') and src2.endswith(']'):\n",
        "                src2 = src2.strip('[]')\n",
        "\n",
        "            instructions.append({\n",
        "                'op': op,\n",
        "                'dest': dest,\n",
        "                'src1': src1,\n",
        "                'src2': src2\n",
        "            })\n",
        "\n",
        "        elif match_memory:\n",
        "            # Memory Operation (LDR or STR)\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "\n",
        "            # src2 is not used in LDR/STR, it remains None\n",
        "            src2 = None\n",
        "\n",
        "            # Handle the memory address (either register or immediate value)\n",
        "            if src1.isdigit():\n",
        "                src1 = int(src1)\n",
        "            elif src1.startswith('[') and src1.endswith(']'):\n",
        "                src1 = src1.strip('[]')\n",
        "\n",
        "            instructions.append({\n",
        "                'op': op,\n",
        "                'dest': dest,\n",
        "                'src1': src1,\n",
        "                'src2': src2\n",
        "            })\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function to handle input and output\n",
        "def main():\n",
        "    # Sample assembly input\n",
        "    # structural hazard\n",
        "    # assembly_code = [\n",
        "    #     \"EOR R1, R1, R3\",   # XOR instruction\n",
        "    #     \"ADD R1, R1, 1000\",\n",
        "    #     \"LDR R2, [R1]\", # LOAD instruction\n",
        "    #     \"STR R2, [R1]\"  # STORE instruction\n",
        "    # ]\n",
        "    # assembly_code = [\n",
        "    #     \"LDR R2, [1000]\", # LOAD instruction\n",
        "    #     \"STR R2, [1000]\" # STORE instruction\n",
        "    # ]\n",
        "    assembly_code = [\n",
        "        \"ADD R1, R2, R3\",  # ADD instruction\n",
        "        \"DIV R4, R5, R6\",  # DIV instruction\n",
        "        \"MUL R7, R8, R9\",  # MUL instruction\n",
        "        \"SUB R10, R11, R12\",   # SUB instruction\n",
        "        \"MUL R13, R14, R15\",\n",
        "        \"ADD R16, R17, R18\"\n",
        "    ]\n",
        "    # assembly_code = [\n",
        "    #     \"MUL R7, R8, R9\",  # MUL instruction\n",
        "    #     \"MUL R13, R14, R15\",\n",
        "    # ]\n",
        "\n",
        "    # raw\n",
        "    # assembly_code = [\n",
        "    #     \"MOV R1, 1000\",\n",
        "    #     \"LDR R2, [R1]\", # LOAD instruction\n",
        "    #     \"STR R2, [R1]\"  # STORE instruction\n",
        "    # ]\n",
        "\n",
        "    # Parse the assembly code\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "\n",
        "    # Simulate the execution with NOP insertion and hazard handling\n",
        "    updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "\n",
        "    # Print the updated instructions with NOPs\n",
        "    print(\"Updated Code with NOPs:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(f\"{instr['op']}\")\n",
        "        else:\n",
        "            if instr['op'] in ['LDR', 'STR']:\n",
        "              print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            elif instr['op'] == 'MOV':\n",
        "              print(f\"{instr['op']} {instr['dest']}, {instr['src1']}\")\n",
        "            else:\n",
        "              print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    # Output the total cycles\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles + 5}\")\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ztQq1pT0jmS2",
        "outputId": "e90a446c-9eeb-4d42-bead-1784f80a533c"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Updated Code with NOPs:\n",
            "ADD R1, R2, R3\n",
            "DIV R4, R5, R6\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "MUL R7, R8, R9\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "SUB R10, R11, R12\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "MUL R13, R14, R15\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "ADD R16, R17, R18\n",
            "\n",
            "Total clock cycles: 27\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#WAR and WAW HAZARD"
      ],
      "metadata": {
        "id": "q0YweMWxwv2m"
      }
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "kxjf3OuduXjp"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "---"
      ],
      "metadata": {
        "id": "9E28YxPvuYKT"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, stages, latency):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.stages = stages  # List of stages for each instruction type\n",
        "        self.latency = latency  # Total latency for each instruction\n",
        "        self.issue_cycle = None\n",
        "        self.stage_cycles = {stage: None for stage in self.stages}  # Cycle for each stage\n",
        "        self.complete_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self):\n",
        "        self.instructions = []\n",
        "        self.current_cycle = 0\n",
        "        self.pipeline = ['IF', 'ID', 'EX1', 'EX2', 'MEM', 'WB']  # Typical pipeline stages\n",
        "        self.functional_units = {\n",
        "            'LD': 1,\n",
        "            'IADD': 6,    # 1 cycle for IF, 1 cycle for ID, 4 cycles for EX1\n",
        "            'IMUL': 12,   # 2 cycles for EX1, 2 cycles for EX2\n",
        "            'FADD': 18,   # 2 cycles for EX1, 2 cycles for EX2\n",
        "            'FMUL': 30,   # 2 cycles for EX1, 2 cycles for EX2\n",
        "            'ST': 1,\n",
        "            'NOP': 1\n",
        "        }\n",
        "\n",
        "    def add_instruction(self, instruction):\n",
        "        self.instructions.append(instruction)\n",
        "\n",
        "    def simulate(self):\n",
        "        # Issue instructions in order\n",
        "        for idx, instruction in enumerate(self.instructions):\n",
        "            instruction.issue_cycle = self.current_cycle\n",
        "            # Set stage cycles based on instruction type and functional unit latency\n",
        "            for i, stage in enumerate(self.pipeline):\n",
        "                if stage == 'IF':\n",
        "                    instruction.stage_cycles[stage] = self.current_cycle\n",
        "                else:\n",
        "                    # Calculate the cycle for each stage based on latency\n",
        "                    instruction.stage_cycles[stage] = instruction.stage_cycles[self.pipeline[i - 1]] + 1\n",
        "            self.current_cycle += 1  # Move to the next cycle for the next instruction\n",
        "\n",
        "        # Now, compute the total complete cycle (WB stage completion)\n",
        "        for instruction in self.instructions:\n",
        "            instruction.complete_cycle = instruction.stage_cycles['WB']\n",
        "            self.current_cycle = max(self.current_cycle, instruction.complete_cycle)\n",
        "\n",
        "    def display_execution(self):\n",
        "        print(\"Cycle | Instruction | Functional Unit | Issue Cycle | Stage Cycles\")\n",
        "        print(\"----------------------------------------------------------\")\n",
        "        for instruction in self.instructions:\n",
        "            print(f\"{instruction.issue_cycle:5} | {instruction.opcode:12} | {instruction.operands:16} | {instruction.issue_cycle:12} | {instruction.stage_cycles}\")\n",
        "\n",
        "    def total_cycles(self):\n",
        "        return self.current_cycle\n",
        "\n",
        "# Creating instructions based on the example program\n",
        "program = [\n",
        "    Instruction('LD', 'R1, 0(R2)', ['IF', 'ID', 'EX1', 'MEM', 'WB'], 1),    # Load instruction\n",
        "    Instruction('IADD', 'R3, R1, R4', ['IF', 'ID', 'EX1', 'EX2', 'WB'], 6),  # Integer addition\n",
        "    Instruction('IMUL', 'R5, R3, R6', ['IF', 'ID', 'EX1', 'EX2', 'WB'], 12), # Integer multiplication\n",
        "    Instruction('FADD', 'R7, R5, R8', ['IF', 'ID', 'EX1', 'EX2', 'WB'], 18), # Floating point addition\n",
        "    Instruction('FMUL', 'R9, R7, R10', ['IF', 'ID', 'EX1', 'EX2', 'WB'], 30),# Floating point multiplication\n",
        "    Instruction('ST', '0(R11), R9', ['IF', 'ID', 'EX1', 'MEM', 'WB'], 1),    # Store instruction\n",
        "    Instruction('NOP', '', ['IF', 'ID', 'EX1', 'MEM', 'WB'], 1)               # No operation\n",
        "]\n",
        "\n",
        "# Initialize Processor\n",
        "processor = Processor()\n",
        "\n",
        "# Add instructions to the processor\n",
        "for instruction in program:\n",
        "    processor.add_instruction(instruction)\n",
        "\n",
        "# Simulate the execution of the program\n",
        "processor.simulate()\n",
        "\n",
        "# Display the execution timeline\n",
        "processor.display_execution()\n",
        "\n",
        "# Print total cycles\n",
        "print(f\"\\nTotal clock cycles taken for execution: {processor.total_cycles()}\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "n_noSmbruZhr",
        "outputId": "bf750d8a-2f14-4176-8e09-fd4bf08157df"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Cycle | Instruction | Functional Unit | Issue Cycle | Stage Cycles\n",
            "----------------------------------------------------------\n",
            "    0 | LD           | R1, 0(R2)        |            0 | {'IF': 0, 'ID': 1, 'EX1': 2, 'MEM': 4, 'WB': 5, 'EX2': 3}\n",
            "    1 | IADD         | R3, R1, R4       |            1 | {'IF': 1, 'ID': 2, 'EX1': 3, 'EX2': 4, 'WB': 6, 'MEM': 5}\n",
            "    2 | IMUL         | R5, R3, R6       |            2 | {'IF': 2, 'ID': 3, 'EX1': 4, 'EX2': 5, 'WB': 7, 'MEM': 6}\n",
            "    3 | FADD         | R7, R5, R8       |            3 | {'IF': 3, 'ID': 4, 'EX1': 5, 'EX2': 6, 'WB': 8, 'MEM': 7}\n",
            "    4 | FMUL         | R9, R7, R10      |            4 | {'IF': 4, 'ID': 5, 'EX1': 6, 'EX2': 7, 'WB': 9, 'MEM': 8}\n",
            "    5 | ST           | 0(R11), R9       |            5 | {'IF': 5, 'ID': 6, 'EX1': 7, 'MEM': 9, 'WB': 10, 'EX2': 8}\n",
            "    6 | NOP          |                  |            6 | {'IF': 6, 'ID': 7, 'EX1': 8, 'MEM': 10, 'WB': 11, 'EX2': 9}\n",
            "\n",
            "Total clock cycles taken for execution: 11\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "---"
      ],
      "metadata": {
        "id": "ulCl2xZRufaa"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 30, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 30, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 30, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 30, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "        for stage, latency in stages.items():\n",
        "            # Fill the timeline for the current stage\n",
        "            for cycle in range(current_cycle, current_cycle + latency):\n",
        "                if cycle < total_cycles:  # Ensure we don't exceed the total_cycles limit\n",
        "                    timeline[i][cycle] = stage\n",
        "            current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "# Function to insert NOPs for structural hazards\n",
        "def insert_nops_for_structural_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "    prev_accum_latency = 0\n",
        "    curr_latency = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            # Iterate backward from i-1 to 0 to find the first conflicting instruction\n",
        "            conflict_found = False\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Check for structural hazard (same functional unit)\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    conflict_found = True\n",
        "                    # Update curr_latency based on the conflicting instruction's latency\n",
        "                    if prev_func_latency is not None:\n",
        "                        curr_latency = prev_func_latency - (i - j)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # If no conflict is found, reset curr_latency\n",
        "            if not conflict_found:\n",
        "                curr_latency = 0\n",
        "\n",
        "            prev_accum_latency += curr_latency\n",
        "\n",
        "            # Insert NOPs for the accumulated latency\n",
        "            for _ in range(curr_latency):\n",
        "                updated_instructions.append({'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        # Add the current instruction\n",
        "        updated_instructions.append(instruction)\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + prev_accum_latency, total_cycles)\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|IMUL|IDIV|FADD|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "            # For MOV, src2 is None\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "            # For LD/ST, src2 is None\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"IADD R1, R2, R3\",\n",
        "        \"FDIV R4, R5, R6\",\n",
        "        \"LD R7, [R8]\",\n",
        "        \"ST R9, [R10]\",\n",
        "        \"FADD R11, R12, R13\",\n",
        "        \"FADD R14, R15, R16\",\n",
        "        \"FADD R17, R18, R19\"\n",
        "    ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "\n",
        "    print(\"Updated Code with NOPs:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ZzIwyNR_ugcB",
        "outputId": "9dcbda6b-2968-4761-9f7b-64e065e71af8"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Updated Code with NOPs:\n",
            "IADD R1, R2, R3\n",
            "FDIV R4, R5, R6\n",
            "LD R7, [R8]\n",
            "ST R9, [R10]\n",
            "FADD R11, R12, R13\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "FADD R14, R15, R16\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "FADD R17, R18, R19\n",
            "\n",
            "Total clock cycles: 64\n",
            "Clock Cycle Execution:\n",
            "                        |   1    |   2    |   3    |   4    |   5    |   6    |   7    |   8    |   9    |   10   |   11   |   12   |   13   |   14   |   15   |   16   |   17   |   18   |   19   |   20   |   21   |   22   |   23   |   24   |   25   |   26   |   27   |   28   |   29   |   30   |   31   |   32   |   33   |   34   |   35   |   36   |   37   |   38   |   39   |   40   |   41   |   42   |   43   |   44   |   45   |   46   |   47   |   48   |   49   |   50   |   51   |   52   |   53   |   54   |   55   |   56   |   57   |   58   |   59   |   60   |   61   |   62   |   63   |   64   |\n",
            "1: IADD R1, R2, R3     |   IF   |   ID   |  ADD   |  ADD   |  ADD   |  ADD   |  ADD   |  ADD   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "2: FDIV R4, R5, R6     |        |   IF   |   ID   |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |  FDIV  |   WB   |\n",
            "3: LD R7, [R8]         |        |        |   IF   |   ID   |  MEM   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "4: ST R9, [R10]        |        |        |        |   IF   |   ID   |  MEM   |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "5: FADD R11, R12, R13  |        |        |        |        |   IF   |   ID   |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "6: NOP                 |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "7: NOP                 |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "8: NOP                 |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "9: NOP                 |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "10: NOP                |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "11: NOP                |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "12: NOP                |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "13: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "14: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "15: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "16: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "17: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "18: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "19: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "20: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "21: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "22: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "23: FADD R14, R15, R16 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |   WB   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "24: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "25: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "26: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "27: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "28: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "29: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "30: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "31: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "32: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "33: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "34: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "35: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "36: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "37: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "38: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "39: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "40: NOP                |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |\n",
            "41: FADD R17, R18, R19 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |   IF   |   ID   |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |  FADD  |   WB   |        |        |        |\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "---"
      ],
      "metadata": {
        "id": "24hSz3HvfjXy"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 30, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 30, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 30, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 30, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "        for stage, latency in stages.items():\n",
        "            # Fill the timeline for the current stage\n",
        "            for cycle in range(current_cycle, current_cycle + latency):\n",
        "                if cycle < total_cycles:  # Ensure we don't exceed the total_cycles limit\n",
        "                    timeline[i][cycle] = stage\n",
        "            current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "# Function to insert NOPs for structural hazards\n",
        "def insert_nops_for_structural_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "    prev_accum_latency = 0\n",
        "    curr_latency = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            # Iterate backward from i-1 to 0 to find the first conflicting instruction\n",
        "            conflict_found = False\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Check for structural hazard (same functional unit)\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    conflict_found = True\n",
        "                    # Update curr_latency based on the conflicting instruction's latency\n",
        "                    if prev_func_latency is not None:\n",
        "                        curr_latency = prev_func_latency - (i - j)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # If no conflict is found, reset curr_latency\n",
        "            if not conflict_found or curr_latency < 0:\n",
        "                curr_latency = 0\n",
        "\n",
        "            # print(\"curr_func_unit, curr_func_latency\", curr_func_unit, curr_func_latency)\n",
        "            # print(\"prev_func_unit, prev_func_latency\", prev_func_unit, prev_func_latency)\n",
        "            # print(\"curr_latency : \", curr_latency)\n",
        "            prev_accum_latency += curr_latency\n",
        "            # print(\"prev_accum_latency : \", prev_accum_latency)\n",
        "\n",
        "            # Insert NOPs for the accumulated latency\n",
        "            for _ in range(curr_latency):\n",
        "                updated_instructions.append({'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        # Add the current instruction\n",
        "        updated_instructions.append(instruction)\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + prev_accum_latency, total_cycles)\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to insert NOPs for raw dependencies\n",
        "def handle_raw_dependencies(updated_instructions, total_cycles):\n",
        "    for i in range(1, len(updated_instructions)):  # Start from the second instruction\n",
        "        curr_instr = updated_instructions[i]\n",
        "\n",
        "        # Collect valid source registers (src1 and src2, if they exist)\n",
        "        curr_src_registers = []\n",
        "        if 'src1' in curr_instr and curr_instr['src1'] is not None:\n",
        "            curr_src_registers.append(curr_instr['src1'])\n",
        "        if 'src2' in curr_instr and curr_instr['src2'] is not None:\n",
        "            curr_src_registers.append(curr_instr['src2'])\n",
        "\n",
        "        max_time = 0\n",
        "        max_time_index = -1\n",
        "\n",
        "        # Iterate backward from i-1 to 0\n",
        "        for j in range(i - 1, -1, -1):\n",
        "            prev_instr = updated_instructions[j]\n",
        "\n",
        "            # Check if the previous instruction has a destination register\n",
        "            if 'dest' in prev_instr and prev_instr['dest'] is not None:\n",
        "                prev_dest_register = prev_instr['dest']  # Destination register of the previous instruction\n",
        "\n",
        "                # Check if any source register of the current instruction matches the destination register of the previous instruction\n",
        "                if prev_dest_register in curr_src_registers:\n",
        "                    # Calculate the completion time of the previous instruction\n",
        "                    prev_completion_time = j + sum(prev_instr['stages'].values())\n",
        "                    if prev_completion_time > max_time:\n",
        "                        max_time = prev_completion_time\n",
        "                        max_time_index = j\n",
        "\n",
        "        # If a dependency is found, calculate the number of NOPs needed\n",
        "        if max_time_index != -1:\n",
        "            # Calculate the number of NOPs\n",
        "            nops_needed = (max_time_index + sum(updated_instructions[max_time_index]['stages'].values())) - (i + 2)  # 2 for IF and ID\n",
        "            if nops_needed > 0:\n",
        "                # Insert NOPs\n",
        "                for _ in range(nops_needed):\n",
        "                    updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "                    i += 1  # Adjust the index after inserting NOPs\n",
        "\n",
        "                # Update total_cycles\n",
        "                total_cycles += nops_needed\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|ISUB|IMUL|IDIV|FADD|FSUB|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "            # For MOV, src2 is None\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "            # For LD/ST, src2 is None\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FDIV R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"IADD R1, R2, R3\",\n",
        "        \"ISUB R1, R1, R2\"\n",
        "    ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "    updated_instructions, total_cycles = handle_raw_dependencies(updated_instructions, total_cycles)\n",
        "\n",
        "    print(\"Updated Code with NOPs:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "mQ6C13iffkYC",
        "outputId": "7f6408a2-18c6-4376-c561-ffc619a15b6b"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Updated Code with NOPs:\n",
            "IADD R1, R2, R3\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "ISUB R1, R1, R2\n",
            "\n",
            "Total clock cycles: 16\n",
            "Clock Cycle Execution:\n",
            "                    |   1   |   2   |   3   |   4   |   5   |   6   |   7   |   8   |   9   |  10   |  11   |  12   |  13   |  14   |  15   |  16   |\n",
            "1: IADD R1, R2, R3 |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |\n",
            "2: NOP             |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "3: NOP             |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "4: NOP             |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "5: NOP             |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |\n",
            "6: NOP             |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |\n",
            "7: NOP             |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |\n",
            "8: ISUB R1, R1, R2 |       |       |       |       |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 1, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 1, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "        for stage, latency in stages.items():\n",
        "            # Fill the timeline for the current stage\n",
        "            for cycle in range(current_cycle, current_cycle + latency):\n",
        "                if cycle < total_cycles:  # Ensure we don't exceed the total_cycles limit\n",
        "                    timeline[i][cycle] = stage\n",
        "            current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "# Function to insert NOPs for structural hazards\n",
        "def insert_nops_for_structural_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "    prev_accum_latency = 0\n",
        "    curr_latency = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            # Iterate backward from i-1 to 0 to find the first conflicting instruction\n",
        "            conflict_found = False\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Check for structural hazard (same functional unit)\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    conflict_found = True\n",
        "                    # Update curr_latency based on the conflicting instruction's latency\n",
        "                    if prev_func_latency is not None:\n",
        "                        curr_latency = prev_func_latency - (i - j)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # If no conflict is found, reset curr_latency\n",
        "            if not conflict_found or curr_latency < 0:\n",
        "                curr_latency = 0\n",
        "\n",
        "            # print(\"curr_func_unit, curr_func_latency\", curr_func_unit, curr_func_latency)\n",
        "            # print(\"prev_func_unit, prev_func_latency\", prev_func_unit, prev_func_latency)\n",
        "            # print(\"curr_latency : \", curr_latency)\n",
        "            prev_accum_latency += curr_latency\n",
        "            # print(\"prev_accum_latency : \", prev_accum_latency)\n",
        "\n",
        "            # Insert NOPs for the accumulated latency\n",
        "            for _ in range(curr_latency):\n",
        "                updated_instructions.append({'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        # Add the current instruction\n",
        "        updated_instructions.append(instruction)\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + prev_accum_latency, total_cycles)\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to insert NOPs for raw and waw dependencies\n",
        "def handle_data_dependencies(updated_instructions, total_cycles):\n",
        "    for i in range(1, len(updated_instructions)):  # Start from the second instruction\n",
        "        curr_instr = updated_instructions[i]\n",
        "        print(f\"{i} :  {curr_instr}\")\n",
        "\n",
        "        print(\"len(updated_instructions) : \", len(updated_instructions))\n",
        "\n",
        "        # Collect valid source registers (src1 and src2, if they exist)\n",
        "        curr_registers = []\n",
        "        if 'src1' in curr_instr and curr_instr['src1'] is not None:\n",
        "            curr_registers.append(curr_instr['src1'])\n",
        "        if 'src2' in curr_instr and curr_instr['src2'] is not None:\n",
        "            curr_registers.append(curr_instr['src2'])\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None:   # for waw\n",
        "            curr_registers.append(curr_instr['dest'])\n",
        "\n",
        "        max_time = 0\n",
        "        max_time_index = -1\n",
        "\n",
        "        # Iterate backward from i-1 to 0\n",
        "        for j in range(i - 1, -1, -1):\n",
        "            prev_instr = updated_instructions[j]\n",
        "\n",
        "            # Check if the previous instruction has a destination register\n",
        "            if 'dest' in prev_instr and prev_instr['dest'] is not None:\n",
        "                prev_dest_register = prev_instr['dest']  # Destination register of the previous instruction\n",
        "\n",
        "                # Check if any source register of the current instruction matches the destination register of the previous instruction\n",
        "                if prev_dest_register in curr_registers:\n",
        "                    # Calculate the completion time of the previous instruction\n",
        "                    prev_completion_time = j + sum(prev_instr['stages'].values())\n",
        "                    if prev_completion_time > max_time:\n",
        "                        max_time = prev_completion_time\n",
        "                        max_time_index = j\n",
        "\n",
        "        # If a dependency is found, calculate the number of NOPs needed\n",
        "        if max_time_index != -1:\n",
        "            # Calculate the number of NOPs\n",
        "            nops_needed = (max_time_index + sum(updated_instructions[max_time_index]['stages'].values())) - (i + 2)  # 2 for IF and ID\n",
        "            # print(\"max_time_index : \", max_time_index)\n",
        "            # print(\"i : \", i)\n",
        "            # print(\"nops_needed : \", nops_needed)\n",
        "            # print(\"prev_instr\", prev_instr)\n",
        "            # print(\"curr_instr\", curr_instr)\n",
        "            if nops_needed > 0:\n",
        "                # Insert NOPs\n",
        "                for _ in range(nops_needed):\n",
        "                    updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "                    # i += 1  # Adjust the index after inserting NOPs\n",
        "\n",
        "                # Update total_cycles\n",
        "                total_cycles += nops_needed\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|ISUB|IMUL|IDIV|FADD|FSUB|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "            # For MOV, src2 is None\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "            # For LD/ST, src2 is None\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FDIV R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R1, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"IADD R1, R2, R3\",\n",
        "        \"IDIV R3, R1, R3\",\n",
        "        \"ISUB R1, R4, R3\"\n",
        "    ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "\n",
        "    print(\"updated_instructions\")\n",
        "    for i, instruction in enumerate(updated_instructions):\n",
        "      print(f\"{i} : {instruction}\")\n",
        "\n",
        "    print(\"data dependency\")\n",
        "\n",
        "    updated_instructions, total_cycles = handle_data_dependencies(updated_instructions, total_cycles)\n",
        "\n",
        "    print(\"Updated Code with NOPs:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "zHrYffWSfNLQ",
        "outputId": "ae425672-deb1-4422-9f22-da3a792a3d3d"
      },
      "execution_count": 33,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "updated_instructions\n",
            "0 : {'op': 'IADD', 'dest': 'R1', 'src1': 'R2', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "1 : {'op': 'IDIV', 'dest': 'R3', 'src1': 'R1', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1}}\n",
            "2 : {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "3 : {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "4 : {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "5 : {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "6 : {'op': 'ISUB', 'dest': 'R1', 'src1': 'R4', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "data dependency\n",
            "1 :  {'op': 'IDIV', 'dest': 'R3', 'src1': 'R1', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1}}\n",
            "len(updated_instructions) :  7\n",
            "2 :  {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "len(updated_instructions) :  13\n",
            "3 :  {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "len(updated_instructions) :  13\n",
            "4 :  {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "len(updated_instructions) :  13\n",
            "5 :  {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "len(updated_instructions) :  13\n",
            "6 :  {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "len(updated_instructions) :  13\n",
            "Updated Code with NOPs:\n",
            "IADD R1, R2, R3\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "IDIV R3, R1, R3\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "ISUB R1, R4, R3\n",
            "\n",
            "Total clock cycles: 34\n",
            "Clock Cycle Execution:\n",
            "                     |   1   |   2   |   3   |   4   |   5   |   6   |   7   |   8   |   9   |  10   |  11   |  12   |  13   |  14   |  15   |  16   |  17   |  18   |  19   |  20   |  21   |  22   |  23   |  24   |  25   |  26   |  27   |  28   |  29   |  30   |  31   |  32   |  33   |  34   |\n",
            "1: IADD R1, R2, R3  |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "2: NOP              |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "3: NOP              |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "4: NOP              |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "5: NOP              |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "6: NOP              |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "7: NOP              |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "8: IDIV R3, R1, R3  |       |       |       |       |       |       |       |  IF   |  ID   |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  WB   |\n",
            "9: NOP              |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "10: NOP             |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "11: NOP             |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "12: NOP             |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "13: ISUB R1, R4, R3 |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Define pipeline stages and latencies\n",
        "pipeline_stages = {\n",
        "    # integer\n",
        "    'IADD': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'ISUB': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1},\n",
        "    'IMUL': {'IF': 1, 'ID': 1, 'MUL': 12, 'WB': 1},\n",
        "    'IDIV': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1},\n",
        "\n",
        "    # floating\n",
        "    'FADD': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FSUB': {'IF': 1, 'ID': 1, 'FADD': 18, 'WB': 1},\n",
        "    'FMUL': {'IF': 1, 'ID': 1, 'FMUL': 30, 'WB': 1},\n",
        "    'FDIV': {'IF': 1, 'ID': 1, 'FDIV': 60, 'WB': 1},\n",
        "\n",
        "    # logical operations\n",
        "    'AND': {'IF': 1, 'ID': 1, 'AND': 1, 'WB': 1},\n",
        "    'OR': {'IF': 1, 'ID': 1, 'OR': 1, 'WB': 1},\n",
        "    'XOR': {'IF': 1, 'ID': 1, 'XOR': 1, 'WB': 1},\n",
        "    'NOT': {'IF': 1, 'ID': 1, 'NOT': 1, 'WB': 1},\n",
        "\n",
        "    # load and store\n",
        "    'LD': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "    'ST': {'IF': 1, 'ID': 1, 'MEM': 1, 'WB': 1},\n",
        "\n",
        "    # NOP\n",
        "    'NOP': {'IF': 1},\n",
        "\n",
        "    # move\n",
        "    'MOV': {'IF': 1, 'ID': 1, 'MOV': 1, 'WB': 1}\n",
        "}\n",
        "\n",
        "def get_functional_unit_and_latency(stages):\n",
        "    functional_units = ['ADD', 'MUL', 'DIV', 'FADD', 'FMUL', 'FDIV', 'MEM']\n",
        "    for stage, latency in stages.items():\n",
        "        if stage in functional_units:\n",
        "            return stage, latency\n",
        "    return None, None  # No functional unit found\n",
        "\n",
        "def display_clock_cycle_execution(updated_instructions, total_cycles):\n",
        "    # Initialize a timeline for each instruction\n",
        "    timeline = {}\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        timeline[i] = [' '] * total_cycles  # Initialize with empty spaces for all clock cycles\n",
        "\n",
        "    # Track the start cycle for each instruction\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        stages = instr['stages']\n",
        "        current_cycle = i  # Start at cycle i (0-based index)\n",
        "        for stage, latency in stages.items():\n",
        "            # Fill the timeline for the current stage\n",
        "            for cycle in range(current_cycle, current_cycle + latency):\n",
        "                if cycle < total_cycles:  # Ensure we don't exceed the total_cycles limit\n",
        "                    timeline[i][cycle] = stage\n",
        "            current_cycle += latency\n",
        "\n",
        "    # Determine maximum stage name length for uniform spacing\n",
        "    max_stage_length = max(len(stage) for instr in updated_instructions for stage in instr['stages'])\n",
        "    max_cycle_length = len(str(total_cycles))  # Maximum length of clock cycle numbers\n",
        "\n",
        "    # Define column width based on the maximum length\n",
        "    column_width = max(max_stage_length, max_cycle_length) + 2  # Add padding\n",
        "\n",
        "    # Determine the maximum instruction name length for dynamic spacing\n",
        "    max_instr_length = max(\n",
        "        len(f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "        if instr['op'] not in ['LD', 'ST', 'NOP']\n",
        "        else len(f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "        if instr['op'] in ['LD', 'ST']\n",
        "        else len(f\"{i + 1}: NOP\")\n",
        "        for i, instr in enumerate(updated_instructions)\n",
        "    )\n",
        "\n",
        "    # Print the timeline\n",
        "    print(\"Clock Cycle Execution:\")\n",
        "    print(\" \" * (max_instr_length + 2) + \"|\", end=\"\")\n",
        "    for cycle in range(1, total_cycles + 1):\n",
        "        print(f\" {cycle:^{column_width}} |\", end=\"\")  # Center-align clock cycles\n",
        "    print()\n",
        "\n",
        "    for i, instr in enumerate(updated_instructions):\n",
        "        # Display the instruction name with index\n",
        "        if instr['op'] in ['LD', 'ST']:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, [{instr['src1']}]\"\n",
        "        elif instr['op'] == 'NOP':\n",
        "            instruction_name = f\"{i + 1}: NOP\"\n",
        "        else:\n",
        "            instruction_name = f\"{i + 1}: {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\"\n",
        "\n",
        "        # Print the instruction name and its stages\n",
        "        print(f\"{instruction_name: <{max_instr_length}} |\", end=\"\")\n",
        "        for cycle in range(total_cycles):\n",
        "            stage = timeline[i][cycle]\n",
        "            print(f\" {stage:^{column_width}} |\", end=\"\")  # Center-align stages\n",
        "        print()\n",
        "\n",
        "# Function to insert NOPs for structural hazards\n",
        "def insert_nops_for_structural_hazards(instructions):\n",
        "    updated_instructions = []\n",
        "    total_cycles = 0\n",
        "    prev_accum_latency = 0\n",
        "    curr_latency = 0\n",
        "\n",
        "    for i, instruction in enumerate(instructions):\n",
        "        if i > 0:\n",
        "            curr_instr = instructions[i]\n",
        "            curr_func_unit, curr_func_latency = get_functional_unit_and_latency(curr_instr['stages'])\n",
        "\n",
        "            # Iterate backward from i-1 to 0 to find the first conflicting instruction\n",
        "            conflict_found = False\n",
        "            for j in range(i - 1, -1, -1):\n",
        "                prev_instr = instructions[j]\n",
        "                prev_func_unit, prev_func_latency = get_functional_unit_and_latency(prev_instr['stages'])\n",
        "\n",
        "                # Check for structural hazard (same functional unit)\n",
        "                if prev_func_unit is not None and curr_func_unit == prev_func_unit:\n",
        "                    conflict_found = True\n",
        "                    # Update curr_latency based on the conflicting instruction's latency\n",
        "                    if prev_func_latency is not None:\n",
        "                        curr_latency = prev_func_latency - (i - j)\n",
        "                    break  # Stop after finding the first conflict\n",
        "\n",
        "            # If no conflict is found, reset curr_latency\n",
        "            if not conflict_found or curr_latency < 0:\n",
        "                curr_latency = 0\n",
        "\n",
        "            # print(\"curr_func_unit, curr_func_latency\", curr_func_unit, curr_func_latency)\n",
        "            # print(\"prev_func_unit, prev_func_latency\", prev_func_unit, prev_func_latency)\n",
        "            # print(\"curr_latency : \", curr_latency)\n",
        "            prev_accum_latency += curr_latency\n",
        "            # print(\"prev_accum_latency : \", prev_accum_latency)\n",
        "\n",
        "            # Insert NOPs for the accumulated latency\n",
        "            for _ in range(curr_latency):\n",
        "                updated_instructions.append({'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "        # Add the current instruction\n",
        "        updated_instructions.append(instruction)\n",
        "\n",
        "        # Update total_cycles\n",
        "        time = sum(instruction['stages'].values())\n",
        "        total_cycles = max(i + time + prev_accum_latency, total_cycles)\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to insert NOPs for raw and waw dependencies\n",
        "# The while loop dynamically adjusts to the changing size of updated_instructions.\n",
        "# After inserting NOPs, the loop will not skip over the inserted NOPs and will continue to process all instructions (including the last one).\n",
        "def handle_data_dependencies(updated_instructions, total_cycles):\n",
        "    i = 1  # Start from the second instruction\n",
        "    while i < len(updated_instructions):  # Use a while loop to adjust dynamically\n",
        "        curr_instr = updated_instructions[i]\n",
        "        print(f\"{i} :  {curr_instr}\")\n",
        "\n",
        "        print(\"len(updated_instructions) : \", len(updated_instructions))\n",
        "\n",
        "        # Collect valid source registers (src1 and src2, if they exist)\n",
        "        curr_registers = []\n",
        "        if 'src1' in curr_instr and curr_instr['src1'] is not None:\n",
        "            curr_registers.append(curr_instr['src1'])\n",
        "        if 'src2' in curr_instr and curr_instr['src2'] is not None:\n",
        "            curr_registers.append(curr_instr['src2'])\n",
        "        if 'dest' in curr_instr and curr_instr['dest'] is not None:   # for waw\n",
        "            curr_registers.append(curr_instr['dest'])\n",
        "\n",
        "        max_time = 0\n",
        "        max_time_index = -1\n",
        "\n",
        "        # Iterate backward from i-1 to 0\n",
        "        for j in range(i - 1, -1, -1):\n",
        "            prev_instr = updated_instructions[j]\n",
        "\n",
        "            # Check if the previous instruction has a destination register\n",
        "            if 'dest' in prev_instr and prev_instr['dest'] is not None:\n",
        "                prev_dest_register = prev_instr['dest']  # Destination register of the previous instruction\n",
        "\n",
        "                # Check if any source register of the current instruction matches the destination register of the previous instruction\n",
        "                if prev_dest_register in curr_registers:\n",
        "                    # Calculate the completion time of the previous instruction\n",
        "                    prev_completion_time = j + sum(prev_instr['stages'].values())\n",
        "                    if prev_completion_time > max_time:\n",
        "                        max_time = prev_completion_time\n",
        "                        max_time_index = j\n",
        "\n",
        "        # If a dependency is found, calculate the number of NOPs needed\n",
        "        if max_time_index != -1:\n",
        "            # Calculate the number of NOPs\n",
        "            nops_needed = (max_time_index + sum(updated_instructions[max_time_index]['stages'].values())) - (i + 2)  # 2 for IF and ID\n",
        "            if nops_needed > 0:\n",
        "                # Insert NOPs\n",
        "                for _ in range(nops_needed):\n",
        "                    updated_instructions.insert(i, {'op': 'NOP', 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "                # # Update total_cycles\n",
        "                # total_cycles += nops_needed\n",
        "\n",
        "                # After inserting NOPs, we do not increment i, as the newly inserted NOP will be processed next\n",
        "                i += nops_needed\n",
        "                continue  # Skip the normal increment and process the inserted NOP\n",
        "\n",
        "        total_cycles = max(i + sum(updated_instructions[i]['stages'].values()), total_cycles)\n",
        "\n",
        "        # Increment index to move to the next instruction\n",
        "        i += 1\n",
        "\n",
        "    return updated_instructions, total_cycles\n",
        "\n",
        "# Function to parse assembly code\n",
        "import re\n",
        "\n",
        "def parse_assembly(assembly):\n",
        "    instructions = []\n",
        "\n",
        "    for line in assembly:\n",
        "        line = line.strip()\n",
        "\n",
        "        # Regex for arithmetic/logic instructions (e.g., IADD R1, R2, R3)\n",
        "        match_arithmetic = re.match(r'^(IADD|ISUB|IMUL|IDIV|FADD|FSUB|FMUL|FDIV|AND|OR|XOR|NOT)\\s+(R\\d+),\\s*(R\\d+),\\s*(R\\d+)$', line)\n",
        "\n",
        "        # Regex for MOV instructions (e.g., MOV R8, R7 or MOV R8, 1000)\n",
        "        match_mov = re.match(r'^(MOV)\\s+(R\\d+),\\s*(R\\d+|\\d+)$', line)\n",
        "\n",
        "        # Regex for memory instructions with register or immediate address (e.g., LD R8, [R9] or LD R8, [1000])\n",
        "        match_memory = re.match(r'^(LD|ST)\\s+(R\\d+),\\s*\\[(R\\d+|\\d+)\\]$', line)\n",
        "\n",
        "        # Regex for NOP instruction\n",
        "        match_nop = re.match(r'^NOP$', line)\n",
        "\n",
        "        if match_arithmetic:\n",
        "            op = match_arithmetic.group(1)\n",
        "            dest = match_arithmetic.group(2)\n",
        "            src1 = match_arithmetic.group(3)\n",
        "            src2 = match_arithmetic.group(4)\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': src2, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_mov:\n",
        "            op = match_mov.group(1)\n",
        "            dest = match_mov.group(2)\n",
        "            src1 = match_mov.group(3)\n",
        "            # For MOV, src2 is None\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_memory:\n",
        "            op = match_memory.group(1)\n",
        "            dest = match_memory.group(2)\n",
        "            src1 = match_memory.group(3)\n",
        "            # For LD/ST, src2 is None\n",
        "            instructions.append({'op': op, 'dest': dest, 'src1': src1, 'src2': None, 'stages': pipeline_stages[op]})\n",
        "\n",
        "        elif match_nop:\n",
        "            instructions.append({'op': 'NOP', 'dest': None, 'src1': None, 'src2': None, 'stages': pipeline_stages['NOP']})\n",
        "\n",
        "    return instructions\n",
        "\n",
        "# Main function\n",
        "def main():\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FMUL R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FDIV R4, R5, R6\",\n",
        "    #     \"LD R7, [R8]\",\n",
        "    #     \"ST R9, [R10]\",\n",
        "    #     \"FADD R11, R12, R13\",\n",
        "    #     \"FADD R14, R15, R16\",\n",
        "    #     \"FADD R17, R18, R19\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"IMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R7, [1000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"FMUL R4, R5, R6\",\n",
        "    #     \"IADD R7, R8, R9\",\n",
        "    #     \"IADD R10, R11, R12\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"LD R2, [1000]\",\n",
        "    #     \"LD R3, [2000]\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"LD R2, [3000]\",\n",
        "    #     \"IADD R4, R1, R2\",\n",
        "    #     \"IADD R4, R4, R1\",\n",
        "    #     \"IADD R4, R5, R6\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R1, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R2\"\n",
        "    # ]\n",
        "\n",
        "    # assembly_code = [\n",
        "    #     \"IDIV R3, R1, R3\",\n",
        "    #     \"IADD R1, R2, R3\",\n",
        "    #     \"ISUB R1, R4, R3\"\n",
        "    # ]\n",
        "\n",
        "    assembly_code = [\n",
        "        \"IADD R1, R2, R3\",\n",
        "        \"IDIV R3, R1, R3\",\n",
        "        \"ISUB R1, R4, R3\"\n",
        "    ]\n",
        "\n",
        "    instructions = parse_assembly(assembly_code)\n",
        "    updated_instructions, total_cycles = insert_nops_for_structural_hazards(instructions)\n",
        "\n",
        "    print(\"updated_instructions\")\n",
        "    for i, instruction in enumerate(updated_instructions):\n",
        "      print(f\"{i} : {instruction}\")\n",
        "\n",
        "    print(\"data dependency\")\n",
        "\n",
        "    updated_instructions, total_cycles = handle_data_dependencies(updated_instructions, total_cycles)\n",
        "\n",
        "    print(\"Updated Code with NOPs:\")\n",
        "    for instr in updated_instructions:\n",
        "        if instr['op'] == 'NOP':\n",
        "            print(\"NOP\")\n",
        "        else:\n",
        "            if instr['op'] in ['LD', 'ST']:\n",
        "                print(f\"{instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "            else:\n",
        "                print(f\"{instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "\n",
        "    print(f\"\\nTotal clock cycles: {total_cycles}\")\n",
        "\n",
        "\n",
        "    # for i, instr in enumerate(updated_instructions):\n",
        "    #     if instr['op'] in ['LD', 'ST']:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, [{instr['src1']}]\")\n",
        "    #     elif instr['op'] == 'NOP':\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']}\")\n",
        "    #     else:\n",
        "    #       print(f\"Instruction {i}: {instr['stages']} : {instr['op']} {instr['dest']}, {instr['src1']}, {instr['src2']}\")\n",
        "    display_clock_cycle_execution(updated_instructions, total_cycles)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "SWccIqNX3tXR",
        "outputId": "08fcb4d4-3278-4745-a1d5-d5be5f556df5"
      },
      "execution_count": 50,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "updated_instructions\n",
            "0 : {'op': 'IADD', 'dest': 'R1', 'src1': 'R2', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "1 : {'op': 'IDIV', 'dest': 'R3', 'src1': 'R1', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1}}\n",
            "2 : {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "3 : {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "4 : {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "5 : {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "6 : {'op': 'ISUB', 'dest': 'R1', 'src1': 'R4', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "data dependency\n",
            "1 :  {'op': 'IDIV', 'dest': 'R3', 'src1': 'R1', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1}}\n",
            "len(updated_instructions) :  7\n",
            "7 :  {'op': 'IDIV', 'dest': 'R3', 'src1': 'R1', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'DIV': 24, 'WB': 1}}\n",
            "len(updated_instructions) :  13\n",
            "8 :  {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "len(updated_instructions) :  13\n",
            "9 :  {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "len(updated_instructions) :  13\n",
            "10 :  {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "len(updated_instructions) :  13\n",
            "11 :  {'op': 'NOP', 'stages': {'IF': 1}}\n",
            "len(updated_instructions) :  13\n",
            "12 :  {'op': 'ISUB', 'dest': 'R1', 'src1': 'R4', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "len(updated_instructions) :  13\n",
            "32 :  {'op': 'ISUB', 'dest': 'R1', 'src1': 'R4', 'src2': 'R3', 'stages': {'IF': 1, 'ID': 1, 'ADD': 6, 'WB': 1}}\n",
            "len(updated_instructions) :  33\n",
            "Updated Code with NOPs:\n",
            "IADD R1, R2, R3\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "IDIV R3, R1, R3\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "NOP\n",
            "ISUB R1, R4, R3\n",
            "\n",
            "Total clock cycles: 41\n",
            "Clock Cycle Execution:\n",
            "                     |   1   |   2   |   3   |   4   |   5   |   6   |   7   |   8   |   9   |  10   |  11   |  12   |  13   |  14   |  15   |  16   |  17   |  18   |  19   |  20   |  21   |  22   |  23   |  24   |  25   |  26   |  27   |  28   |  29   |  30   |  31   |  32   |  33   |  34   |  35   |  36   |  37   |  38   |  39   |  40   |  41   |\n",
            "1: IADD R1, R2, R3  |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "2: NOP              |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "3: NOP              |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "4: NOP              |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "5: NOP              |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "6: NOP              |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "7: NOP              |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "8: IDIV R3, R1, R3  |       |       |       |       |       |       |       |  IF   |  ID   |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  DIV  |  WB   |       |       |       |       |       |       |       |\n",
            "9: NOP              |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "10: NOP             |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "11: NOP             |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "12: NOP             |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "13: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "14: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "15: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "16: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "17: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "18: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "19: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "20: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "21: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "22: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "23: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "24: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "25: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "26: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "27: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "28: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "29: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |       |\n",
            "30: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |       |\n",
            "31: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |       |\n",
            "32: NOP             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |       |       |       |       |       |       |       |       |       |\n",
            "33: ISUB R1, R4, R3 |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |  IF   |  ID   |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  ADD  |  WB   |\n"
          ]
        }
      ]
    }
  ]
}