STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Thu Jan 27 08:09:23 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Thu Jan 27 08:08:49 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "DFT Compiler O-2018.06-SP1"  *}
      Ann {*       Collapsed IDDQ Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       5442 *}
      Ann {*   detected_by_simulation         DS      (5442) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD        433 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-redundant         UR       (424) *}
      Ann {* ATPG untestable                  AU        648 *}
      Ann {*   atpg_untestable-not_detected   AN       (648) *}
      Ann {* Not detected                     ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              6523 *}
      Ann {* test coverage                            89.36% *}
      Ann {* fault coverage                           83.43% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          18 *}
      Ann {*     #basic_scan patterns                    18 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {* V14   warning        4  missing state *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* wen                 1 *}
      Ann {* wptr_clr            0 *}
      Ann {* ren                 1 *}
      Ann {* rptr_clr            0 *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           1 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   } "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "occ_wclk/U2/Z" Pseudo; "occ_rclk/U2/Z" Pseudo;
   "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo;
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "test_si_1";
      ScanOut "test_so_1";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 153;
      ScanIn "test_si_2";
      ScanOut "test_so_2";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" 
      "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" 
      "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" 
      "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 24;
      ScanIn "test_si_3";
      ScanOut "test_so_3";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" 
      "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" 
      "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
}
PatternBurst "TM2_occ_bypass" {
   MacroDefs "TM2_occ_bypass";
   Procedures "TM2_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM2_occ_bypass" {
   PatternBurst "TM2_occ_bypass";
}
Procedures "TM2_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=1; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=0; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM2_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
   "iddq_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "_po"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      "forcePI": V { "_pi"=\r39 # ; }
      IddqTestPoint;
      "measurePO measureIDDQ": V { "_po"=\r18 # ; }
   }
}
MacroDefs "TM2_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=1; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=0; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=00110011; "test_si_1"=00110011; "test_si_2"=001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; 
      "test_si_3"=001100110011001100110011; }
   Call "iddq_capture" { 
      "_pi"=101000001000101110000000111101000110110; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHH; "test_so_1"=LLHHLLHH; "test_so_2"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHL; 
      "test_so_3"=LLHHLLHHLLHHLLHHLLHHLLHH; "test_si"=00000101; "test_si_1"=00011000; 
      "test_si_2"=010101111100001000100011010011100100101000011011001010001110011100000100011011000110111001101110110100100000000001000011010101100010101010101101001010010; 
      "test_si_3"=111010011011110111000000; }
   Call "iddq_capture" { 
      "_pi"=111101000000101100011010011101000110001; "_po"=HLHLHLLLHLHLLLHLLH; }
   "pattern 2": Call "load_unload" { 
      "test_so"=LLLLLHLH; "test_so_1"=LLLHHLLL; "test_so_2"=LHLHLHHHHHLLLLHLLLHLLLHHLHLLHHHLLHLLHLHLLLLHHLHHLLHLHLLLHHHLLHHHLLLLLHLLLHHLHHLLLHHLHHHLLHHLHHHLHHLHLLHLLLLLLLLLLHLLLLHHLHLHLHHLLLHLHLHLHLHLHHLHLLHLHLLHL; 
      "test_so_3"=HHHLHLLHHLHHHHLHHHLLLLLL; "test_si"=11110000; "test_si_1"=00001110; 
      "test_si_2"=000011000010110101001100101000011100010111101100110011100101110011011111010000101100000010000000110011011111111011001100000010011100110101000100110011001; 
      "test_si_3"=100101100011111000011111; }
   Call "iddq_capture" { 
      "_pi"=110010000110101111000111000101000110111; "_po"=HLHHLLLHHLLHHHLLLH; }
   "pattern 3": Call "load_unload" { 
      "test_so"=HHHHLLLL; "test_so_1"=LLLLHHHL; "test_so_2"=LLLLHHLLLLHLHHLHLHLLHHLLHLHLLLLHHHLLLHLHHHHLHHLLHHLLHHHLLHLHHHLLHHLHHHHHLHLLLLHLHHLLLLLLHLLLLLLLHHLLHHLHHHHHHHHLHHLLHHLLLLLLHLLHHHLLHHLHLHLLLHLLHHLLHHLLH; 
      "test_so_3"=HLLHLHHLLLHHHHHLLLLHHHHH; "test_si"=00011010; "test_si_1"=00000000; 
      "test_si_2"=110100111010001010001101101101101010100111111111000101101000010001100001110011111110010010001011110001111111111101010101100001101101100101110100110000000; 
      "test_si_3"=100111011100011001011001; }
   Call "iddq_capture" { 
      "_pi"=101111111100101111001110000101000110010; "_po"=HLLHLHHHHHHHHLLLHH; }
   "pattern 4": Call "load_unload" { 
      "test_so"=LLLHHLHL; "test_so_1"=LLLLLLLL; "test_so_2"=HHLHLLHHHLHLLLHLHLLLHHLHHLHHLHHLHLHLHLLHHHHHHHHHLLLHLHHLHLLLLHLLLHHLLLLHHHLLHHHHHHHLLHLLHLLLHLHHHHLLLHHHHHHHHHHHLHLHLHLHHLLLLHHLHHLHHLLHLHHHLHLLHHLLLLLLL; 
      "test_so_3"=HLLHHHLHHHLLLHHLLHLHHLLH; "test_si"=00000000; "test_si_1"=11100000; 
      "test_si_2"=001100001000011001010110000011000110001010100001010101001111111101001101011001101101111010101111101111010010100111010111111111111001110011000110111001011; 
      "test_si_3"=100000001010001001001101; }
   Call "iddq_capture" { 
      "_pi"=110110100000101101011101000101000110100; "_po"=LLLLLHHHHHHHHLLHLH; }
   "pattern 5": Call "load_unload" { 
      "test_so"=LLLLLLLL; "test_so_1"=HHHLLLLL; "test_so_2"=LLHHLLLLHLLLLHHLLHLHLHHLLLLLHHLLLHHLLLHLHLHLLLLHLHLHLHLLHHHHHHHHLHLLHHLHLHHLLHHLHHLHHHHLHLHLHHHHHLHHHHLHLLHLHLLHHHLHLHHHHHHHHHHHHLLHHHLLHHLLLHHLHHHLLHLHH; 
      "test_so_3"=HLLLLLLLHLHLLLHLLHLLHHLH; "test_si"=01001000; "test_si_1"=11111110; 
      "test_si_2"=101111011110101110001111001011001010000100011111101000010010101011111010001110111000001000111100000000010101101000010011100000011110011000111010111100100; 
      "test_si_3"=101101001000101011010111; }
   Call "iddq_capture" { 
      "_pi"=111011010000101110000011100101000110100; "_po"=LLHHHHHLHHHLLLHHHH; }
   "pattern 6": Call "load_unload" { 
      "test_so"=LHLLHLLL; "test_so_1"=HHHHHHHL; "test_so_2"=HLHHHHLHHHHLHLHHHLLLHHHHLLHLHHLLHLHLLLLHLLLHHHHHHLHLLLLHLLHLHLHLHHHHHLHLLLHHHLHHHLLLLLHLLLHHHHLLLLLLLLLHLHLHHLHLLLLHLLHHHLLLLLLHHHHLLHHLLLHHHLHLHHHHLLHLL; 
      "test_so_3"=HLHHLHLLHLLLHLHLHHLHLHHH; "test_si"=10101011; "test_si_1"=10100111; 
      "test_si_2"=010010101100101111111111111000011110100010100110000010001010100010000100101011001111111110010010111110010000000111001011011111001001111010011110110101010; 
      "test_si_3"=010000111111001101111100; }
   Call "iddq_capture" { 
      "_pi"=110011010010101100011101010101000110001; "_po"=LLLLHHHHHHHHHHLHLL; }
   "pattern 7": Call "load_unload" { 
      "test_so"=HLHLHLHH; "test_so_1"=HLHLLHHH; "test_so_2"=LHLLHLHLHHLLHLHHHHHHHHHHHHHLLLLHHHHLHLLLHLHLLHHLLLLLHLLLHLHLHLLLHLLLLHLLHLHLHHLLHHHHHHHHHLLHLLHLHHHHHLLHLLLLLLLHHHLLHLHHLHHHHHLLHLLHHHHLHLLHHHHLHHLHLHLHL; 
      "test_so_3"=LHLLLLHHHHHHLLHHLHHHHHLL; "test_si"=10010010; "test_si_1"=11111001; 
      "test_si_2"=101100111001000011100001110000100011000010010000000010001011100001101001111111000111010011111111010000000110011100000000101100101000011011010001100000001; 
      "test_si_3"=000110011101000110000010; }
   Call "iddq_capture" { 
      "_pi"=111111110110101100011011010101000110111; "_po"=LHLLLLLLLHHLLHLHHL; }
   "pattern 8": Call "load_unload" { 
      "test_so"=HLLHLLHL; "test_so_1"=HHHHHLLH; "test_so_2"=HLHHLLHHHLLHLLLLHHHLLLLHHHLLLLHLLLHHLLLLHLLHLLLLLLLLHLLLHLHHHLLLLHHLHLLHHHHHHHLLLHHHLHLLHHHHHHHHLHLLLLLLLHHLLHHHLLLLLLLLHLHHLLHLHLLLLHHLHHLHLLLHHLLLLLLLH; 
      "test_so_3"=LLLHHLLHHHLHLLLHHLLLLLHL; "test_si"=01111100; "test_si_1"=00111100; 
      "test_si_2"=011000000100000010101001110101000001101110000101011010100001000011011011001010110100011100010110101000110111110010110011010000011110001101101000001100111; 
      "test_si_3"=010010000111110000100010; }
   Call "iddq_capture" { 
      "_pi"=100000111110101100010110101101000110011; "_po"=HLHLHHHHLLLHLLLLLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=LHHHHHLL; "test_so_1"=LLHHHHLL; "test_so_2"=LHHLLLLLLHLLLLLLHLHLHLLHHHLHLHLLLLLHHLHHHLLLLHLHLHHLHLHLLLLHLLLLHHLHHLHHLLHLHLHHLHLLLHHHLLLHLHHLHLHLLLHHLHHHHHLLHLHHLLHHLHLLLLLHHHHLLLHHLHHLHLLLLLHHLLHHH; 
      "test_so_3"=LHLLHLLLLHHHHHLLLLHLLLHL; "test_si"=01101011; "test_si_1"=00101011; 
      "test_si_2"=100000010100001110011101110111101111010001000110011101110010010111011111011001010111100111100100010110110101011001100010011010110010000011000101001000011; 
      "test_si_3"=000101011001011000110100; }
   Call "iddq_capture" { 
      "_pi"=111110111110101100010110010101000110001; "_po"=HLLLHHHHHHLHHLLLHL; }
   "pattern 10": Call "load_unload" { 
      "test_so"=LHHLHLHH; "test_so_1"=LLHLHLHH; "test_so_2"=HLLLLLLHLHLLLLHHHLLHHHLHHHLHHHHLHHHHLHLLLHLLLHHLLHHHLHHHLLHLLHLHHHLHHHHHLHHLLHLHLHHHHLLHHHHLLHLLLHLHHLHHLHLHLHHLLHHLLLHLLHHLHLHHLLHLLLLLHHLLLHLHLLHLLLLHH; 
      "test_so_3"=LLLHLHLHHLLHLHHLLLHHLHLL; "test_si"=01101100; "test_si_1"=10100010; 
      "test_si_2"=111100011100010111110101010100100010011011110100101100111000010010100001010010001110110101101000001011101010010100110101101011000010010001101101000011101; 
      "test_si_3"=101000010110010001001000; }
   Call "iddq_capture" { 
      "_pi"=100101101100101110001001111101000110011; "_po"=HLLLHLLLHLHHLLHHHH; }
   "pattern 11": Call "load_unload" { 
      "test_so"=LHHLHHLL; "test_so_1"=HLHLLLHL; "test_so_2"=HHHHLLLHHHLLLHLHHHHHLHLHLHLHLLHLLLHLLHHLHHHHLHLLHLHHLLHHHLLLLHLLHLHLLLLHLHLLHLLLHHHLHHLHLHHLHLLLLLHLHHHLHLHLLHLHLLHHLHLHHLHLHHLLLLHLLHLLLHHLHHLHLLLLHHHLH; 
      "test_so_3"=HLHLLLLHLHHLLHLLLHLLHLLL; "test_si"=11111100; "test_si_1"=11100001; 
      "test_si_2"=010110100110001000100011110000000110110110100101010100000010110110110010011001110000001111001101110110101100110111111010100100100101101101001101110111101; 
      "test_si_3"=100000101010101100001011; }
   Call "iddq_capture" { 
      "_pi"=101100100110101100010001110101000110000; "_po"=LLHHHHLHHLHLLHLHLH; }
   "pattern 12": Call "load_unload" { 
      "test_so"=HHHHHHLL; "test_so_1"=HHHLLLLH; "test_so_2"=LHLHHLHLLHHLLLHLLLHLLLHHHHLLLLLLLHHLHHLHHLHLLHLHLHLHLLLLLLHLHHLHHLHHLLHLLHHLLHHHLLLLLLHHHHLLHHLHHHLHHLHLHHLLHHLHHHHHHLHLHLLHLLHLLHLHHLHHLHLLHHLHHHLHHHHLH; 
      "test_so_3"=HLLLLLHLHLHLHLHHLLLLHLHH; "test_si"=01100011; "test_si_1"=01011100; 
      "test_si_2"=110100110100101001111011000101000101110100010001000111000111110101001110110110100010101000111011110000010111111001100100011101101001110010100101111001011; 
      "test_si_3"=111111000100101001111110; }
   Call "iddq_capture" { 
      "_pi"=111110000000101100011111011101000110001; "_po"=LLHLHLHHHHHHLLHLHH; }
   "pattern 13": Call "load_unload" { 
      "test_so"=LHHLLLHH; "test_so_1"=LHLHHHLL; "test_so_2"=HHLHLLHHLHLLHLHLLHHHHLHHLLLHLHLLLHLHHHLHLLLHLLLHLLLHHHLLLHHHHHLHLHLLHHHLHHLHHLHLLLHLHLHLLLHHHLHHHHLLLLLHLHHHHHHLLHHLLHLLLHHHLHHLHLLHHHLLHLHLLHLHHHHLLHLHH; 
      "test_so_3"=HHHHHHLLLHLLHLHLLHHHHHHL; "test_si"=00000111; "test_si_1"=00000101; 
      "test_si_2"=110101001010010010000010100010111001001101010010010111000001100100001101010100000010011011100100011100101000011111011011001000001000010101100101010111100; 
      "test_si_3"=100010100100101000101100; }
   Call "iddq_capture" { 
      "_pi"=100000010010101110011100011101000110010; "_po"=LLHHLHHHLLLLHLLLHH; }
   "pattern 14": Call "load_unload" { 
      "test_so"=LLLLLHHH; "test_so_1"=LLLLLHLH; "test_so_2"=HHLHLHLLHLHLLHLLHLLLLLHLHLLLHLHHHLLHLLHHLHLHLLHLLHLHHHLLLLLHHLLHLLLLHHLHLHLHLLLLLLHLLHHLHHHLLHLLLHHHLLHLHLLLLHHHHHLHHLHHLLHLLLLLHLLLLHLHLHHLLHLHLHLHHHHLL; 
      "test_so_3"=HLLLHLHLLHLLHLHLLLHLHHLL; "test_si"=01001010; "test_si_1"=00110000; 
      "test_si_2"=010101010100001110010011011111110101110001101010000010000000010101011000111000111010111100111011100101001110001000110100100110101110001000100001111111101; 
      "test_si_3"=000011010110110100010111; }
   Call "iddq_capture" { 
      "_pi"=101011100010101110010011010101000110011; "_po"=HLHLHHHLHHHLLLLLLL; }
   "pattern 15": Call "load_unload" { 
      "test_so"=LHLLHLHL; "test_so_1"=LLHHLLLL; "test_so_2"=LHLHLHLHLHLLLLHHHLLHLLHHLHHHHHHHLHLHHHLLLHHLHLHLLLLLHLLLLLLLLHLHLHLHHLLLHHHLLLHHHLHLHHHHLLHHHLHHHLLHLHLLHHHLLLHLLLHHLHLLHLLHHLHLHHHLLLHLLLHLLLLHHHHHHHHLH; 
      "test_so_3"=LLLLHHLHLHHLHHLHLLLHLHHH; "test_si"=11111110; "test_si_1"=10100111; 
      "test_si_2"=001001100100000101010100100110110001100001011111000100001110001000111111101000111100010011101111111110100111101100011111011011001100011100001100010010000; 
      "test_si_3"=011011110000111111001100; }
   Call "iddq_capture" { 
      "_pi"=101000100010101110010100010101000110100; "_po"=HLHLHLLHHLLLLHHHLL; }
   "pattern 16": Call "load_unload" { 
      "test_so"=HHHHHHHL; "test_so_1"=HLHLLHHH; "test_so_2"=LLHLLHHLLHLLLLLHLHLHLHLLHLLHHLHHLLLHHLLLLHLHHHHHLLLHLLLLHHHLLLHLLLHHHHHHHLHLLLHHHHLLLHLLHHHLHHHHHHHHHLHLLHHHHLHHLLLHHHHHLHHLHHLLHHLLLHHHLLLLHHLLLHLLHLLLL; 
      "test_so_3"=LHHLHHHHLLLLHHHHHHLLHHLL; "test_si"=11011000; "test_si_1"=00000110; 
      "test_si_2"=010101101100100111111101010001101111100110000101011110101001101101110011011011000111000001011100001100011010111001011101000010110111000110000001011100011; 
      "test_si_3"=110111110011011111010101; }
   Call "iddq_capture" { 
      "_pi"=110110001010101101011001100101000110010; "_po"=HLLLHHLHHHLHLHLLLH; }
   "pattern 17": Call "load_unload" { 
      "test_so"=HHLHHLLL; "test_so_1"=LLLLLHHL; "test_so_2"=LHLHLHHLHHLLHLLHHHHHHHLHLHLLLHHLHHHHHLLHHLLLLHLHLHHHHLHLHLLHHLHHLHHHLLHHLHHLHHLLLHHHLLLLLHLHHHLLLLHHLLLHHLHLHHHLLHLHHHLHLLLLHLHHLHHHLLLHHLLLLLLHLHHHLLLHH; 
      "test_so_3"=HHLHHHHHLLHHLHHHHHLHLHLH; "test_si"=10010100; "test_si_1"=10000010; 
      "test_si_2"=110011110010100010011101111010001111101011010100111100010100001111110100001001001001000110011110101010011101000101101000001001010111111110110001010101100; 
      "test_si_3"=000101110100111001000010; }
   Call "iddq_capture" { 
      "_pi"=101010111100101110011100110101000110001; "_po"=HLHHLHLLLHLHHHLHHL; }
   "end 17 unload": Call "load_unload" { 
      "test_so"=HLLHLHLL; "test_so_1"=HLLLLLHL; "test_so_2"=HHLLHHHHLLHLHLLLHLLHHHLHHHHLHLLLHHHHHLHLHHLHLHLLHHHHLLLHLHLLLLHHHHHHLHLLLLHLLHLLHLLHLLLHHLLHHHHLHLHLHLLHHHLHLLLHLHHLHLLLLLHLLHLHLHHHHHHHHLHHLLLHLHLHLHHLL; 
      "test_so_3"=LLLHLHHHLHLLHHHLLHLLLLHL; }
}

// Patterns reference 76 V statements, generating 2964 test cycles
