
---------- Begin Simulation Statistics ----------
final_tick                                88387743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 345852                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684396                       # Number of bytes of host memory used
host_op_rate                                   346531                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   289.14                       # Real time elapsed on the host
host_tick_rate                              305691009                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088388                       # Number of seconds simulated
sim_ticks                                 88387743500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694360                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095394                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101818                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727672                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477750                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65339                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.767755                       # CPI: cycles per instruction
system.cpu.discardedOps                        190659                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610087                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402318                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001403                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        43890640                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.565689                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        176775487                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132884847                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       276844                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        562322                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15564                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15573                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109351                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198152                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78679                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176140                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109351                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       847813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 847813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30953152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30953152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            285491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  285491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              285491                       # Request fanout histogram
system.membus.respLayer1.occupancy         1550983000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1415580000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       816065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          182156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85087424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85154560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          287667                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12681728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           999993                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015704                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.124401                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 984298     98.43%     98.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15686      1.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             999993                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1329806000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067368996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               426755                       # number of demand (read+write) hits
system.l2.demand_hits::total                   426831                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  76                       # number of overall hits
system.l2.overall_hits::.cpu.data              426755                       # number of overall hits
system.l2.overall_hits::total                  426831                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             284824                       # number of demand (read+write) misses
system.l2.demand_misses::total                 285495                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            284824                       # number of overall misses
system.l2.overall_misses::total                285495                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24939414000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24992165000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52751000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24939414000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24992165000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712326                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712326                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.898260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.400270                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.400793                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.898260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.400270                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.400793                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78615.499255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87560.788417                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87539.764269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78615.499255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87560.788417                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87539.764269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198152                       # number of writebacks
system.l2.writebacks::total                    198152                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        284820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            285491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       284820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           285491                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22090970000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22137011000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22090970000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22137011000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.898260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.400265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.400787                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.898260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.400265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.400787                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68615.499255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77561.161435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77540.136116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68615.499255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77561.161435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77540.136116                       # average overall mshr miss latency
system.l2.replacements                         287667                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       617913                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           617913                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       617913                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       617913                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4737                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4737                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            110194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110194                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176140                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15845035500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15845035500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.615156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.615156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89957.054048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89957.054048                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14083635500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14083635500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.615156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.615156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79957.054048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79957.054048                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.898260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.898260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78615.499255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78615.499255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46041000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46041000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.898260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.898260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68615.499255                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68615.499255                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        316561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            316561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9094378500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9094378500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.255580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.255580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83677.252401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83677.252401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8007334500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8007334500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.255570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.255570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73678.087045                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73678.087045                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8043.394387                       # Cycle average of tags in use
system.l2.tags.total_refs                     1418321                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    295859                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.793909                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     145.553187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.272190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7870.569010                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981860                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3141983                       # Number of tag accesses
system.l2.tags.data_accesses                  3141983                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18228480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18271424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12681728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12681728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          284820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              285491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       198152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             198152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            485859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         206233119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             206718978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       485859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           485859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      143478355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143478355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      143478355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           485859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        206233119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            350197333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    198148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    284032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004259916500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11751                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11751                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              774531                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186660                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      285491                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    285491                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    788                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12479                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5024748250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1423515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10362929500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17649.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36399.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153242                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102336                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                285491                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  213189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       227229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.983770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.416107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.785126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       170726     75.13%     75.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31359     13.80%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4510      1.98%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2028      0.89%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10073      4.43%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          751      0.33%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          555      0.24%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          518      0.23%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6709      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       227229                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.225853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.806025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.130248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11543     98.23%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          147      1.25%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           20      0.17%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.06%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.23%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11751                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.859842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.826105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6995     59.53%     59.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              149      1.27%     60.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3912     33.29%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              655      5.57%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.30%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11751                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18220992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   50432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12679680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18271424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12681728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       206.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       143.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    206.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    143.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88387723000                       # Total gap between requests
system.mem_ctrls.avgGap                     182754.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18178048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12679680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 485859.218704910134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 205662541.888514190912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 143455183.919250071049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       284820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       198152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18539000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10344390500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2129775666250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27628.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36319.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10748191.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            791476140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            420649185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1000192620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          506089440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6976778640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25888235490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12140274240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47723695755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.935673                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31287840250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2951260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54148643250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            831053160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            441684870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1032586800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          528096960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6976778640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26476281120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11645077920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47931559470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.287398                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30000047750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2951260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55436435750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     88387743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662719                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662719                       # number of overall hits
system.cpu.icache.overall_hits::total         9662719                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55434500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55434500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55434500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55434500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663466                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663466                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663466                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663466                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74209.504685                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74209.504685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74209.504685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74209.504685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54687500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54687500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54687500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54687500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73209.504685                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73209.504685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73209.504685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73209.504685                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662719                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662719                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55434500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55434500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663466                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663466                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74209.504685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74209.504685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54687500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54687500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73209.504685                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73209.504685                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.350204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663466                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.366801                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.350204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327679                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327679                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51317945                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51317945                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51318452                       # number of overall hits
system.cpu.dcache.overall_hits::total        51318452                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762454                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762454                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770365                       # number of overall misses
system.cpu.dcache.overall_misses::total        770365                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32198136000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32198136000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32198136000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32198136000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52080399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52080399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52088817                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52088817                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014789                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014789                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42229.611229                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42229.611229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41795.948674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41795.948674                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       206936                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3220                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.265839                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       617913                       # number of writebacks
system.cpu.dcache.writebacks::total            617913                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58781                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58781                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58781                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58781                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711579                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711579                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29863894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29863894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30492639999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30492639999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013511                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42440.016883                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42440.016883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42852.079669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42852.079669                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710554                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40712860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40712860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12850591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12850591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41130298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41130298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30784.430263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30784.430263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           99                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12429925500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12429925500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29783.762121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29783.762121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       345016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       345016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19347545000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19347545000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031508                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031508                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56077.239896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56077.239896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17433968500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17433968500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60886.826224                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60886.826224                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939772                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939772                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    628745999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    628745999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79527.700354                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79527.700354                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.916200                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52030106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711578                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.119329                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.916200                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104889364                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104889364                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88387743500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
