D. Bhattacharya , P. Agrawal , V. D. Agrawal, Delay fault test generation for scan/hold circuits using Boolean expressions, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.159-164, June 08-12, 1992, Anaheim, California, USA
Prathima Agrawal , Debashis Bhattacharya , Vishwani D. Agrawal, Test Generation for Path Delay Faults Using Binary Decision Diagrams, IEEE Transactions on Computers, v.44 n.3, p.434-447, March 1995[doi>10.1109/12.372035]
Karl S. Brace , Richard L. Rudell , Randal E. Bryant, Efficient implementation of a BDD package, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.40-45, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123222]
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
CRAWFORD, J. M. AND AUTON, L. D. 1993. Experimental results on the cross-over point in satisfiability problems. In 11th National Conference on Artificial Intelligence (1993).
Jayant Deodhar, Color Counting and its Application to Path Delay Fault Coverage, Proceedings of the 2nd International Symposium on Quality Electronic Design, p.378, March 26-28, 2001
Rolf Drechsler, BiTeS: a BDD based test pattern generator for strong robust path delay faults, Proceedings of the conference on European design automation, p.322-327, September 19-23, 1994, Grenoble, France
Karl Fuchs , Michael Pabst , Torsten Rössel, RESIST: a recursive test pattern generation algorithm for path delay faults, Proceedings of the conference on European design automation, p.316-321, September 19-23, 1994, Grenoble, France
Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers, Norwell, MA, 2000
LARRABEE, T. 1992. Test generation using boolean satisfiability. IEEE Trans. Comput.-Aided Des. 11, 1 (Jan.), 4-15.
João P. Marques-Silva , Karem A. Sakallah, GRASP: A Search Algorithm for Propositional Satisfiability, IEEE Transactions on Computers, v.48 n.5, p.506-521, May 1999[doi>10.1109/12.769433]
Irith Pomeranz , Sudhakar M. Reddy, On testing delay faults in macro-based combinational circuits, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.332-339, November 06-10, 1994, San Jose, California, USA
Irith Pomeranz , Sudhakar M. Reddy, Functional test generation for delay faults in combinational circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.687-694, November 05-09, 1995, San Jose, California, USA
SOMENZI, F. ET AL. 1999. CUDD:CU decision diagram package. Public Software, http://vlsi. colorado.edu/ fabio/CUDD.
S. Tragoudas , M. Michael, ATPG tools for delay faults at the functional level, Proceedings of the conference on Design, automation and test in Europe, p.124-es, January 1999, Munich, Germany[doi>10.1145/307418.307578]
Bill Underwood , Wai-On Law , Sungho Kang , Haluk Konuk, Fastpath: A Path-Delay Test Generator for Standard Scan Designs, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.154-163, October 02-06, 1994
