AW_MMC_BWDR,VAR_0
AW_MMC_BWDR1,VAR_1
AW_MMC_BWDR4,VAR_2
AW_MMC_BWDR8,VAR_3
AW_MMC_CKCR,VAR_4
AW_MMC_CKCR_DIV,VAR_5
AW_MMC_GCTL,VAR_6
AW_MMC_GCTL_DDR_MOD_SEL,VAR_7
AW_MMC_NTSR,VAR_8
AW_MMC_NTSR_MODE_SELECT,VAR_9
AW_MMC_READ_4,FUNC_0
AW_MMC_SAMP_DL,VAR_10
AW_MMC_SAMP_DL_SW_EN,VAR_11
AW_MMC_WRITE_4,FUNC_1
CLK_SET_ROUND_DOWN,VAR_12
aw_mmc_init,FUNC_2
aw_mmc_reset,FUNC_3
aw_mmc_update_clock,FUNC_4
bootverbose,VAR_13
bus_timing_mmc_ddr52,VAR_14
bus_timing_uhs_ddr50,VAR_15
clk_disable,FUNC_5
clk_enable,FUNC_6
clk_set_freq,FUNC_7
device_get_softc,FUNC_8
device_printf,FUNC_9
regulator_disable,FUNC_10
regulator_enable,FUNC_11
aw_mmc_update_ios,FUNC_12
bus,VAR_16
child,VAR_17
error,VAR_18
sc,VAR_19
ios,VAR_20
clock,VAR_21
reg,VAR_22
div,VAR_23
