<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>ERETAA, ERETAB -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ERETAA, ERETAB</h2><p class="aml">Exception Return, with pointer authentication. This instruction authenticates the address in ELR, using SP as the modifier and the specified key, the PE restores <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> from the SPSR for the current Exception level, and branches to the authenticated address.</p><p class="aml">Key A is used for <span class="asm-code">ERETAA</span>. Key B is used for <span class="asm-code">ERETAB</span>.</p><p class="aml">If the authentication passes, the PE continues execution at the target of the branch. For information on behavior if the authentication fails, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Faulting on pointer authentication</a>.</p><p class="aml">The authenticated address is not written back to ELR.</p><p class="aml">The PE checks the SPSR for the current Exception level for an illegal return event. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Illegal return events from AArch64 state</a>.</p><p class="aml"><span class="asm-code">ERETAA</span> and <span class="asm-code">ERETAB</span> are <span class="arm-defined-word">undefined</span> at EL0.</p><h3 class="classheading"><a id="iclass_general"/>Integer<span style="font-size:smaller;"><br/>(FEAT_PAuth)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">M</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr><tr class="secondrow"><td colspan="7"/><td/><td colspan="3"/><td colspan="5"/><td colspan="4"/><td class="droppedname">A</td><td/><td class="droppedname" colspan="5">Rn</td><td class="droppedname" colspan="5">op4</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">ERETAA<span class="bitdiff"> (M == 0)</span></h4><a id="ERETAA_64E_branch_reg"/><p class="asm-code">ERETAA</p></div><div class="encoding"><h4 class="encoding">ERETAB<span class="bitdiff"> (M == 1)</span></h4><a id="ERETAB_64E_branch_reg"/><p class="asm-code">ERETAB</p></div><p class="pseudocode">if PSTATE.EL == <a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a> then UNDEFINED;
<del>boolean pac = (A == '1');
</del>boolean use_key_a = (M == '0');

<ins>if !</ins><del>if !pac &amp;&amp; op4 != '00000' then
    UNDEFINED;
elsif pac &amp;&amp; (!</del><a href="shared_pseudocode.html#impl-aarch64.HavePACExt.0" title="function: boolean HavePACExt()">HavePACExt</a><ins>() then
</ins><del>() || op4 != '11111') then
    UNDEFINED;

if Rn != '11111' then 
</del>    UNDEFINED;</p><div class="encoding-notes"/><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#AArch64.CheckForERetTrap.2" title="function: AArch64.CheckForERetTrap(boolean eret_with_pac, boolean pac_uses_key_a)">AArch64.CheckForERetTrap</a><ins>(TRUE, use_key_a);
</ins><del>(pac, use_key_a);
</del>bits(64) target = <a href="shared_pseudocode.html#impl-aarch64.ELR.read.0" title="accessor: bits(64) ELR[]">ELR</a>[];
bits(64) modifier = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(64) SP[]">SP</a>[];
<del>boolean auth_then_branch = TRUE;
</del>
<ins>if use_key_a then
    target =</ins><del>if pac then
    if use_key_a then
        target =</del> <a href="shared_pseudocode.html#impl-aarch64.AuthIA.3" title="function: bits(64) AuthIA(bits(64) x, bits(64) y, boolean is_combined)">AuthIA</a><ins>(target, modifier, TRUE);
else
    target =</ins><del>(target, modifier, auth_then_branch);
    else
        target =</del> <a href="shared_pseudocode.html#impl-aarch64.AuthIB.3" title="function: bits(64) AuthIB(bits(64) x, bits(64) y, boolean is_combined)">AuthIB</a><ins>(target, modifier, TRUE);</ins><del>(target, modifier, auth_then_branch);</del>

<a href="shared_pseudocode.html#AArch64.ExceptionReturn.2" title="function: AArch64.ExceptionReturn(bits(64) new_pc_in, bits(64) spsr)">AArch64.ExceptionReturn</a>(target, <a href="shared_pseudocode.html#impl-shared.SPSR.read.0" title="accessor: bits(N) SPSR[]">SPSR</a>[]);</p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.59, AdvSIMD v29.12, pseudocode v2022-12_rel, sve v2022-12_relb
      ; Build timestamp: <ins>2022-12-14T23</ins><del>2022-12-14T22</del>:<ins>21</ins><del>29</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>