// Seed: 1498062449
module module_0 (
    input uwire id_0,
    input wor id_1,
    input supply0 id_2,
    output wand id_3,
    output tri id_4
);
  always @(posedge ~id_0) id_3 += 1;
  assign module_1.type_5 = 0;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3,
    inout wand id_4,
    input wor id_5,
    input supply0 id_6,
    output wand id_7
);
  id_9 :
  assert property (@(posedge id_5) id_4)
  else $display;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_4,
      id_9,
      id_4
  );
endmodule
