module top_module (
    input clk,
    input slowena,
    input reset,
    output [3:0] q);
    integer i;
    always@(posedge clk)
        begin
            if(reset) 
                q<= 0;
           
            else if (slowena)begin
                     if(q==4'd9)
                         q <=0;
                      else 
                          q<=q+1;
            end
        end
    
        

endmodule
