To be implemented:
1. program counter
2. AGU(address generation unit ish) thingamajig
3. adder
4. mux- 2 to 1 (possibly with reset)
5. data memory
6. instruction set memory
7. zero register
8. ALU
9. *partitioning of pipline registers for buffering*
10. opcode mapping

Called in:
11.fetch
12.instruction decoder
13.EX
14.mem
15.write

Put it together in:
16. MAIN Processor unit (FSM)
