\subsection{struct Architecture Reference}
\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct}\index{struct@{struct}}


Collaboration diagram for struct\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d8/dc5/classddr2__phy__alt__mem__phy__ctrl_1_1struct__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Functions}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} {\bf find\+\_\+dis\+\_\+bit}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{state\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+master\+\_\+sm\+\_\+state}}{\bfseries  , \textcolor{vhdlchar}{mmi\+\_\+ctrl\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+mmi\+\_\+ctrl}}{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }}} {\bf find\+\_\+cmd}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{state\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+master\+\_\+sm\+\_\+state}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} {\bf mcs\+\_\+rw\+\_\+state}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{state\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+master\+\_\+sm\+\_\+state}}{\bfseries  )} 
\end{DoxyCompactItemize}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+37}{\bfseries  ( {\bfseries {\bfseries {\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+38}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+39}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+40}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+41}{\bfseries  ( {\bfseries {\bfseries {\bf curr\+\_\+ctrl}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+42}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+43}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+44}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+45}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+46}{\bfseries  ( {\bfseries {\bfseries {\bf iram\+\_\+status}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+47}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+48}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+49}{\bfseries  ( {\bfseries {\bfseries {\bf ac\+\_\+nt}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+50}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+51}{\bfseries  ( {\bfseries {\bfseries {\bf state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf last\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf mmi\+\_\+ctrl}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reissue\+\_\+cmd\+\_\+req}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf cs\+\_\+counter}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf mtp\+\_\+almts\+\_\+checked}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf mtp\+\_\+correct\+\_\+almt}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+52}{\bfseries  ( {\bfseries {\bfseries {\bf master\+\_\+ctrl\+\_\+iram\+\_\+push}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf master\+\_\+ctrl\+\_\+op\+\_\+rec}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+53}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf work} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf ctrl\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( ctrl )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+done\+\_\+timeout\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32768} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ack\+\_\+timeout\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ticks\+\_\+per\+\_\+ms} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000000000} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ticks\+\_\+per\+\_\+10us} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10000000} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf int\+\_\+ctl\+\_\+init\+\_\+fail} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+ctl\+\_\+init\+\_\+success} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf state} {\bfseries {\bfseries {\bf t\+\_\+master\+\_\+sm\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf last\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+master\+\_\+sm\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf dis\+\_\+state} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf hold\+\_\+state} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf master\+\_\+ctrl\+\_\+op\+\_\+rec} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} 
\item 
{\bf master\+\_\+ctrl\+\_\+iram\+\_\+push} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+iram}} \textcolor{vhdlchar}{ }} 
\item 
{\bf dll\+\_\+lock\+\_\+counter} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+C\+O\+U\+NT}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+init\+\_\+complete} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf timeout\+\_\+counter} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+done\+\_\+timeout\+\_\+count}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf timeout\+\_\+counter\+\_\+stop} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf timeout\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf timeout\+\_\+counter\+\_\+clear} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cmd\+\_\+req\+\_\+asserted} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf flag\+\_\+ack\+\_\+timeout} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf flag\+\_\+done\+\_\+timeout} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf waiting\+\_\+for\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cmd\+\_\+ack\+\_\+seen} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf curr\+\_\+ctrl} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf curr\+\_\+cmd} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+ctrl\+\_\+prev\+\_\+stage} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+ctrl\+\_\+current\+\_\+stage} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }} 
\item 
{\bf cs\+\_\+counter} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf reissue\+\_\+cmd\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cal\+\_\+cs\+\_\+enabled} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ac\+\_\+nt\+\_\+almts\+\_\+checked} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf ac\+\_\+nt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mtp\+\_\+almts\+\_\+checked} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf mtp\+\_\+correct\+\_\+almt} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf mtp\+\_\+no\+\_\+valid\+\_\+almt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mtp\+\_\+both\+\_\+valid\+\_\+almt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mtp\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf milisecond\+\_\+tick\+\_\+gen\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ticks\+\_\+per\+\_\+ms}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ticks\+\_\+per\+\_\+ms}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf tracking\+\_\+ms\+\_\+counter} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{255} \textcolor{vhdlchar}{ }} 
\item 
{\bf tracking\+\_\+update\+\_\+due} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dvw\+\_\+size\+\_\+a0} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{255} \textcolor{vhdlchar}{ }} 
\item 
{\bf dvw\+\_\+size\+\_\+a1} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{255} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 11624} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!find\+\_\+cmd@{find\+\_\+cmd}}
\index{find\+\_\+cmd@{find\+\_\+cmd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{find\+\_\+cmdstate,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} find\+\_\+cmd(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf state}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+master\+\_\+sm\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ae1716ae84adf4f71787f19b23805c32f}


Definition at line {\bf 11664} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!find\+\_\+dis\+\_\+bit@{find\+\_\+dis\+\_\+bit}}
\index{find\+\_\+dis\+\_\+bit@{find\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{find\+\_\+dis\+\_\+bitstate,mmi\+\_\+ctrl,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} find\+\_\+dis\+\_\+bit(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf state}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+master\+\_\+sm\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries {\bfseries {\bf mmi\+\_\+ctrl}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+mmi\+\_\+ctrl}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a8a6aad4c2478cafbdad69e0bdae21437}


Definition at line {\bf 11631} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!mcs\+\_\+rw\+\_\+state@{mcs\+\_\+rw\+\_\+state}}
\index{mcs\+\_\+rw\+\_\+state@{mcs\+\_\+rw\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{mcs\+\_\+rw\+\_\+statestate,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} mcs\+\_\+rw\+\_\+state(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf state}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+master\+\_\+sm\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_aaa95b8305a3bbdf3892d11adc100ae9b}


Definition at line {\bf 11693} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+37@{P\+R\+O\+C\+E\+S\+S\+\_\+37}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+37@{P\+R\+O\+C\+E\+S\+S\+\_\+37}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+37ctl\+\_\+cal\+\_\+byte\+\_\+lanes}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+37(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_aac0bdbfe9053459c1d0c52beeea89ac2}


Definition at line {\bf 11792} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+38@{P\+R\+O\+C\+E\+S\+S\+\_\+38}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+38@{P\+R\+O\+C\+E\+S\+S\+\_\+38}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+38clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+38(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_af5ea1e7d88af53805e3f71f7e50ef908}


Definition at line {\bf 11821} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+39@{P\+R\+O\+C\+E\+S\+S\+\_\+39}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+39@{P\+R\+O\+C\+E\+S\+S\+\_\+39}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+39clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+39(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a38cf999fc62282f2e9422305e99546b8}


Definition at line {\bf 11842} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+40@{P\+R\+O\+C\+E\+S\+S\+\_\+40}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+40@{P\+R\+O\+C\+E\+S\+S\+\_\+40}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+40clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+40(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_af8193a6d2ed78e86d86dddcb3575c03e}


Definition at line {\bf 11864} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+41@{P\+R\+O\+C\+E\+S\+S\+\_\+41}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+41@{P\+R\+O\+C\+E\+S\+S\+\_\+41}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+41curr\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+41(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf curr\+\_\+ctrl}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ab784507c2eea75de6377ca93beb5e006}


Definition at line {\bf 11890} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+42@{P\+R\+O\+C\+E\+S\+S\+\_\+42}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+42@{P\+R\+O\+C\+E\+S\+S\+\_\+42}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+42clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+42(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a00818d5d4f62cba85f20ac9c97aab750}


Definition at line {\bf 11899} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+43@{P\+R\+O\+C\+E\+S\+S\+\_\+43}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+43@{P\+R\+O\+C\+E\+S\+S\+\_\+43}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+43clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+43(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a1f30e388879d473bd98ecfd3f86ed4fc}


Definition at line {\bf 11919} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+44@{P\+R\+O\+C\+E\+S\+S\+\_\+44}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+44@{P\+R\+O\+C\+E\+S\+S\+\_\+44}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+44clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+44(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a2cac8e8ace519352797b76aac24c59b0}


Definition at line {\bf 11954} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+45@{P\+R\+O\+C\+E\+S\+S\+\_\+45}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+45@{P\+R\+O\+C\+E\+S\+S\+\_\+45}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+45clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+45(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ac0abf4d69fe65da121ab165c3e1d9ec7}


Definition at line {\bf 11981} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+46@{P\+R\+O\+C\+E\+S\+S\+\_\+46}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+46@{P\+R\+O\+C\+E\+S\+S\+\_\+46}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+46iram\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+46(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf iram\+\_\+status}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_adad0def2e35a5687df520276081f21b0}


Definition at line {\bf 12092} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+47@{P\+R\+O\+C\+E\+S\+S\+\_\+47}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+47@{P\+R\+O\+C\+E\+S\+S\+\_\+47}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+47clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+47(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_accdbf183099c94ac2480ab8217e91707}


Definition at line {\bf 12130} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+48@{P\+R\+O\+C\+E\+S\+S\+\_\+48}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+48@{P\+R\+O\+C\+E\+S\+S\+\_\+48}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+48clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+48(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_aeb7dbcc6aeb308111ce71d63f468e39b}


Definition at line {\bf 12403} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+49@{P\+R\+O\+C\+E\+S\+S\+\_\+49}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+49@{P\+R\+O\+C\+E\+S\+S\+\_\+49}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+49ac\+\_\+nt}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+49(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf ac\+\_\+nt}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a0e2ed1645dedf7c09e3076d050ab8dd5}


Definition at line {\bf 12419} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+50@{P\+R\+O\+C\+E\+S\+S\+\_\+50}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+50@{P\+R\+O\+C\+E\+S\+S\+\_\+50}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+50clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+50(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a0c7bd3f693d477ee4f97c6798d0df845}


Definition at line {\bf 12435} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+51@{P\+R\+O\+C\+E\+S\+S\+\_\+51}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+51@{P\+R\+O\+C\+E\+S\+S\+\_\+51}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+51state,last\+\_\+state,mmi\+\_\+ctrl,reissue\+\_\+cmd\+\_\+req,cs\+\_\+counter,mtp\+\_\+almts\+\_\+checked,mtp\+\_\+correct\+\_\+almt}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+51(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf last\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf mmi\+\_\+ctrl}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reissue\+\_\+cmd\+\_\+req}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf cs\+\_\+counter}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf mtp\+\_\+almts\+\_\+checked}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf mtp\+\_\+correct\+\_\+almt}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ae7ab636f70f9267655d10797b8820dc7}


Definition at line {\bf 12515} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+52@{P\+R\+O\+C\+E\+S\+S\+\_\+52}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+52@{P\+R\+O\+C\+E\+S\+S\+\_\+52}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+52master\+\_\+ctrl\+\_\+iram\+\_\+push,master\+\_\+ctrl\+\_\+op\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+52(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf master\+\_\+ctrl\+\_\+iram\+\_\+push}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf master\+\_\+ctrl\+\_\+op\+\_\+rec}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ac00a3e79f4eeac4b434d1d06bcdbc169}


Definition at line {\bf 12592} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+53@{P\+R\+O\+C\+E\+S\+S\+\_\+53}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+53@{P\+R\+O\+C\+E\+S\+S\+\_\+53}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+53clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+53(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ac048e29c7fbcd9fae3464d6fc9ad0324}


Definition at line {\bf 12602} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!ac\+\_\+nt@{ac\+\_\+nt}}
\index{ac\+\_\+nt@{ac\+\_\+nt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{ac\+\_\+nt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ac\+\_\+nt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a6cd5dcda6bea1fbc653a03a30556512b}


Definition at line {\bf 11771} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!ac\+\_\+nt\+\_\+almts\+\_\+checked@{ac\+\_\+nt\+\_\+almts\+\_\+checked}}
\index{ac\+\_\+nt\+\_\+almts\+\_\+checked@{ac\+\_\+nt\+\_\+almts\+\_\+checked}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{ac\+\_\+nt\+\_\+almts\+\_\+checked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ac\+\_\+nt\+\_\+almts\+\_\+checked} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a5154dd44a549400226bd53f31b326f20}


Definition at line {\bf 11770} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!c\+\_\+ack\+\_\+timeout\+\_\+count@{c\+\_\+ack\+\_\+timeout\+\_\+count}}
\index{c\+\_\+ack\+\_\+timeout\+\_\+count@{c\+\_\+ack\+\_\+timeout\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{c\+\_\+ack\+\_\+timeout\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ack\+\_\+timeout\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ac4dd9615c3a28f77248261d2c5337c72}


Definition at line {\bf 11720} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!c\+\_\+done\+\_\+timeout\+\_\+count@{c\+\_\+done\+\_\+timeout\+\_\+count}}
\index{c\+\_\+done\+\_\+timeout\+\_\+count@{c\+\_\+done\+\_\+timeout\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{c\+\_\+done\+\_\+timeout\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+done\+\_\+timeout\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32768} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a38b174130eaba626f7a75be0a94faa39}


Definition at line {\bf 11719} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!c\+\_\+ticks\+\_\+per\+\_\+10us@{c\+\_\+ticks\+\_\+per\+\_\+10us}}
\index{c\+\_\+ticks\+\_\+per\+\_\+10us@{c\+\_\+ticks\+\_\+per\+\_\+10us}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{c\+\_\+ticks\+\_\+per\+\_\+10us}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ticks\+\_\+per\+\_\+10us} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10000000} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a136bac186e0d0d09e829f588fa9e7daf}


Definition at line {\bf 11722} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!c\+\_\+ticks\+\_\+per\+\_\+ms@{c\+\_\+ticks\+\_\+per\+\_\+ms}}
\index{c\+\_\+ticks\+\_\+per\+\_\+ms@{c\+\_\+ticks\+\_\+per\+\_\+ms}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{c\+\_\+ticks\+\_\+per\+\_\+ms}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ticks\+\_\+per\+\_\+ms} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1000000000} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a874abf1baf445408085eeff8137e26a6}


Definition at line {\bf 11721} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!cal\+\_\+cs\+\_\+enabled@{cal\+\_\+cs\+\_\+enabled}}
\index{cal\+\_\+cs\+\_\+enabled@{cal\+\_\+cs\+\_\+enabled}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{cal\+\_\+cs\+\_\+enabled}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+cs\+\_\+enabled} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a214be643d4a1261cd9a7d6af72793b7a}


Definition at line {\bf 11767} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!cmd\+\_\+ack\+\_\+seen@{cmd\+\_\+ack\+\_\+seen}}
\index{cmd\+\_\+ack\+\_\+seen@{cmd\+\_\+ack\+\_\+seen}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{cmd\+\_\+ack\+\_\+seen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmd\+\_\+ack\+\_\+seen} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_adb8bf1c7a57fc95d382b7d66f3e5b8de}


Definition at line {\bf 11754} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!cmd\+\_\+req\+\_\+asserted@{cmd\+\_\+req\+\_\+asserted}}
\index{cmd\+\_\+req\+\_\+asserted@{cmd\+\_\+req\+\_\+asserted}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{cmd\+\_\+req\+\_\+asserted}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmd\+\_\+req\+\_\+asserted} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_aff23b8f18fbd2bd10b9bb2943b375484}


Definition at line {\bf 11748} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!cs\+\_\+counter@{cs\+\_\+counter}}
\index{cs\+\_\+counter@{cs\+\_\+counter}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{cs\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cs\+\_\+counter} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a6cf11eff4055381aa3ab6ad9ff21488e}


Definition at line {\bf 11764} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!ctrl\+\_\+report\+\_\+prefix@{ctrl\+\_\+report\+\_\+prefix}}
\index{ctrl\+\_\+report\+\_\+prefix@{ctrl\+\_\+report\+\_\+prefix}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{ctrl\+\_\+report\+\_\+prefix}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( ctrl )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a56323bc32b4d8d174e6cf6746854032d}


Definition at line {\bf 11628} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!curr\+\_\+cmd@{curr\+\_\+cmd}}
\index{curr\+\_\+cmd@{curr\+\_\+cmd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{curr\+\_\+cmd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf curr\+\_\+cmd} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a590370c5fb52e68a6e0819693eb4f5d0}


Definition at line {\bf 11757} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!curr\+\_\+ctrl@{curr\+\_\+ctrl}}
\index{curr\+\_\+ctrl@{curr\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{curr\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf curr\+\_\+ctrl} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_aae7b8ea6a38ad556372e6bb5bda5ba10}


Definition at line {\bf 11756} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a6b61d934120b978b19fe9817c378c8c0}


Definition at line {\bf 11620} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!dis\+\_\+state@{dis\+\_\+state}}
\index{dis\+\_\+state@{dis\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{dis\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dis\+\_\+state} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_afaed64eed33fd6198e50c6112c183049}


Definition at line {\bf 11733} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!dll\+\_\+lock\+\_\+counter@{dll\+\_\+lock\+\_\+counter}}
\index{dll\+\_\+lock\+\_\+counter@{dll\+\_\+lock\+\_\+counter}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{dll\+\_\+lock\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dll\+\_\+lock\+\_\+counter} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+C\+O\+U\+NT}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a5e9220972cedf454768126d36d16d07f}


Definition at line {\bf 11739} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!dvw\+\_\+size\+\_\+a0@{dvw\+\_\+size\+\_\+a0}}
\index{dvw\+\_\+size\+\_\+a0@{dvw\+\_\+size\+\_\+a0}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{dvw\+\_\+size\+\_\+a0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dvw\+\_\+size\+\_\+a0} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{255} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_aa61bfcbe35d703ca2b8880f836b8f0b4}


Definition at line {\bf 12430} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!dvw\+\_\+size\+\_\+a1@{dvw\+\_\+size\+\_\+a1}}
\index{dvw\+\_\+size\+\_\+a1@{dvw\+\_\+size\+\_\+a1}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{dvw\+\_\+size\+\_\+a1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dvw\+\_\+size\+\_\+a1} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{255} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_af4b7cd017616ef6fe025c6e7fe0f0987}


Definition at line {\bf 12431} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!flag\+\_\+ack\+\_\+timeout@{flag\+\_\+ack\+\_\+timeout}}
\index{flag\+\_\+ack\+\_\+timeout@{flag\+\_\+ack\+\_\+timeout}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{flag\+\_\+ack\+\_\+timeout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flag\+\_\+ack\+\_\+timeout} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a592f77bd32212aa43891ff36f8560156}


Definition at line {\bf 11750} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!flag\+\_\+done\+\_\+timeout@{flag\+\_\+done\+\_\+timeout}}
\index{flag\+\_\+done\+\_\+timeout@{flag\+\_\+done\+\_\+timeout}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{flag\+\_\+done\+\_\+timeout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flag\+\_\+done\+\_\+timeout} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ace9a68697cbaef0a5745cc5b965b8398}


Definition at line {\bf 11751} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!hold\+\_\+state@{hold\+\_\+state}}
\index{hold\+\_\+state@{hold\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{hold\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hold\+\_\+state} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a06a410b674af7536d920bbdb1d9518fc}


Definition at line {\bf 11734} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!int\+\_\+ctl\+\_\+init\+\_\+fail@{int\+\_\+ctl\+\_\+init\+\_\+fail}}
\index{int\+\_\+ctl\+\_\+init\+\_\+fail@{int\+\_\+ctl\+\_\+init\+\_\+fail}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{int\+\_\+ctl\+\_\+init\+\_\+fail}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+ctl\+\_\+init\+\_\+fail} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a5e39070644feaef72cc07d9617479eb9}


Definition at line {\bf 11725} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!int\+\_\+ctl\+\_\+init\+\_\+success@{int\+\_\+ctl\+\_\+init\+\_\+success}}
\index{int\+\_\+ctl\+\_\+init\+\_\+success@{int\+\_\+ctl\+\_\+init\+\_\+success}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{int\+\_\+ctl\+\_\+init\+\_\+success}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+ctl\+\_\+init\+\_\+success} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ab4e421c39d22ec8727903034b5667cef}


Definition at line {\bf 11726} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!int\+\_\+ctrl\+\_\+current\+\_\+stage@{int\+\_\+ctrl\+\_\+current\+\_\+stage}}
\index{int\+\_\+ctrl\+\_\+current\+\_\+stage@{int\+\_\+ctrl\+\_\+current\+\_\+stage}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{int\+\_\+ctrl\+\_\+current\+\_\+stage}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+ctrl\+\_\+current\+\_\+stage} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a1b9ffcef9d7446ec06ac153c73092919}


Definition at line {\bf 11761} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!int\+\_\+ctrl\+\_\+prev\+\_\+stage@{int\+\_\+ctrl\+\_\+prev\+\_\+stage}}
\index{int\+\_\+ctrl\+\_\+prev\+\_\+stage@{int\+\_\+ctrl\+\_\+prev\+\_\+stage}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{int\+\_\+ctrl\+\_\+prev\+\_\+stage}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+ctrl\+\_\+prev\+\_\+stage} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a9f98a4c91b4df460323b72e82b369892}


Definition at line {\bf 11760} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!iram\+\_\+init\+\_\+complete@{iram\+\_\+init\+\_\+complete}}
\index{iram\+\_\+init\+\_\+complete@{iram\+\_\+init\+\_\+complete}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{iram\+\_\+init\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+init\+\_\+complete} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_af19fa1a411e04b2c6298fe1ba53e1fb2}


Definition at line {\bf 11740} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!last\+\_\+state@{last\+\_\+state}}
\index{last\+\_\+state@{last\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{last\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf last\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+master\+\_\+sm\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_af28f7cdc61aadc01a721cf2eac3a7738}


Definition at line {\bf 11730} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!master\+\_\+ctrl\+\_\+iram\+\_\+push@{master\+\_\+ctrl\+\_\+iram\+\_\+push}}
\index{master\+\_\+ctrl\+\_\+iram\+\_\+push@{master\+\_\+ctrl\+\_\+iram\+\_\+push}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{master\+\_\+ctrl\+\_\+iram\+\_\+push}]{\setlength{\rightskip}{0pt plus 5cm}{\bf master\+\_\+ctrl\+\_\+iram\+\_\+push} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+iram}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ae9d9cfcb342309bf143264c2d55865cf}


Definition at line {\bf 11737} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!master\+\_\+ctrl\+\_\+op\+\_\+rec@{master\+\_\+ctrl\+\_\+op\+\_\+rec}}
\index{master\+\_\+ctrl\+\_\+op\+\_\+rec@{master\+\_\+ctrl\+\_\+op\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{master\+\_\+ctrl\+\_\+op\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf master\+\_\+ctrl\+\_\+op\+\_\+rec} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a0e12af3c957d0d0e9e150ce4796b3f51}


Definition at line {\bf 11736} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!milisecond\+\_\+tick\+\_\+gen\+\_\+count@{milisecond\+\_\+tick\+\_\+gen\+\_\+count}}
\index{milisecond\+\_\+tick\+\_\+gen\+\_\+count@{milisecond\+\_\+tick\+\_\+gen\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{milisecond\+\_\+tick\+\_\+gen\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf milisecond\+\_\+tick\+\_\+gen\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ticks\+\_\+per\+\_\+ms}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ticks\+\_\+per\+\_\+ms}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a6327962b95ad3ed379384ec9ee7aef6f}


Definition at line {\bf 11781} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!mtp\+\_\+almts\+\_\+checked@{mtp\+\_\+almts\+\_\+checked}}
\index{mtp\+\_\+almts\+\_\+checked@{mtp\+\_\+almts\+\_\+checked}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{mtp\+\_\+almts\+\_\+checked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mtp\+\_\+almts\+\_\+checked} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_af965b06a7b14c8f42325022287233aea}


Definition at line {\bf 11774} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!mtp\+\_\+both\+\_\+valid\+\_\+almt@{mtp\+\_\+both\+\_\+valid\+\_\+almt}}
\index{mtp\+\_\+both\+\_\+valid\+\_\+almt@{mtp\+\_\+both\+\_\+valid\+\_\+almt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{mtp\+\_\+both\+\_\+valid\+\_\+almt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mtp\+\_\+both\+\_\+valid\+\_\+almt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a4dc10578e646f7f46dfe1ddb0d13a50c}


Definition at line {\bf 11777} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!mtp\+\_\+correct\+\_\+almt@{mtp\+\_\+correct\+\_\+almt}}
\index{mtp\+\_\+correct\+\_\+almt@{mtp\+\_\+correct\+\_\+almt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{mtp\+\_\+correct\+\_\+almt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mtp\+\_\+correct\+\_\+almt} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_aa0714b6886dc5e3b30d8eba4676b652c}


Definition at line {\bf 11775} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!mtp\+\_\+err@{mtp\+\_\+err}}
\index{mtp\+\_\+err@{mtp\+\_\+err}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{mtp\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mtp\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a638a4048b1de9968a4e6f6a644227c01}


Definition at line {\bf 11778} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!mtp\+\_\+no\+\_\+valid\+\_\+almt@{mtp\+\_\+no\+\_\+valid\+\_\+almt}}
\index{mtp\+\_\+no\+\_\+valid\+\_\+almt@{mtp\+\_\+no\+\_\+valid\+\_\+almt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{mtp\+\_\+no\+\_\+valid\+\_\+almt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mtp\+\_\+no\+\_\+valid\+\_\+almt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_afaf1412adf1ebee488269abab4667d32}


Definition at line {\bf 11776} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!reissue\+\_\+cmd\+\_\+req@{reissue\+\_\+cmd\+\_\+req}}
\index{reissue\+\_\+cmd\+\_\+req@{reissue\+\_\+cmd\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{reissue\+\_\+cmd\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reissue\+\_\+cmd\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a1d92bff2db6c6edfdd7b979b86126a08}


Definition at line {\bf 11765} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!state@{state}}
\index{state@{state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state} {\bfseries {\bfseries {\bf t\+\_\+master\+\_\+sm\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_ac2d8230430caec47e2cc4b10f2a4ef63}


Definition at line {\bf 11729} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!timeout\+\_\+counter@{timeout\+\_\+counter}}
\index{timeout\+\_\+counter@{timeout\+\_\+counter}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{timeout\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf timeout\+\_\+counter} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+done\+\_\+timeout\+\_\+count}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_abe39447929738eeb275889947da0221d}


Definition at line {\bf 11743} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!timeout\+\_\+counter\+\_\+clear@{timeout\+\_\+counter\+\_\+clear}}
\index{timeout\+\_\+counter\+\_\+clear@{timeout\+\_\+counter\+\_\+clear}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{timeout\+\_\+counter\+\_\+clear}]{\setlength{\rightskip}{0pt plus 5cm}{\bf timeout\+\_\+counter\+\_\+clear} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a624cce064a16147a97164767421012ce}


Definition at line {\bf 11746} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!timeout\+\_\+counter\+\_\+enable@{timeout\+\_\+counter\+\_\+enable}}
\index{timeout\+\_\+counter\+\_\+enable@{timeout\+\_\+counter\+\_\+enable}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{timeout\+\_\+counter\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf timeout\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_abf18b028a725898ce8ff136709138bf0}


Definition at line {\bf 11745} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!timeout\+\_\+counter\+\_\+stop@{timeout\+\_\+counter\+\_\+stop}}
\index{timeout\+\_\+counter\+\_\+stop@{timeout\+\_\+counter\+\_\+stop}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{timeout\+\_\+counter\+\_\+stop}]{\setlength{\rightskip}{0pt plus 5cm}{\bf timeout\+\_\+counter\+\_\+stop} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a6fe77f83dbae628159e9aed0cd3b4e0c}


Definition at line {\bf 11744} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!tracking\+\_\+ms\+\_\+counter@{tracking\+\_\+ms\+\_\+counter}}
\index{tracking\+\_\+ms\+\_\+counter@{tracking\+\_\+ms\+\_\+counter}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{tracking\+\_\+ms\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tracking\+\_\+ms\+\_\+counter} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{255} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a1998d3e604ebba6aa0d19a368812c7b5}


Definition at line {\bf 11782} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!tracking\+\_\+update\+\_\+due@{tracking\+\_\+update\+\_\+due}}
\index{tracking\+\_\+update\+\_\+due@{tracking\+\_\+update\+\_\+due}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{tracking\+\_\+update\+\_\+due}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tracking\+\_\+update\+\_\+due} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a821c9de1b450236929298ae9e576c50b}


Definition at line {\bf 11783} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!waiting\+\_\+for\+\_\+ack@{waiting\+\_\+for\+\_\+ack}}
\index{waiting\+\_\+for\+\_\+ack@{waiting\+\_\+for\+\_\+ack}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{waiting\+\_\+for\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf waiting\+\_\+for\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a2e8c8c52e8dd0fb26d0ab65ee257a0ca}


Definition at line {\bf 11753} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}!work@{work}}
\index{work@{work}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl\+::struct}}
\paragraph[{work}]{\setlength{\rightskip}{0pt plus 5cm}{\bf work}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__ctrl_1_1struct_a9f49de6f5eed5b4488cba6c9cdd1c215}


Definition at line {\bf 11615} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
