#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 20 00:18:25 2019
# Process ID: 5084
# Current directory: C:/Users/1/Desktop/mCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12752 C:\Users\1\Desktop\mCPU\mCPU.xpr
# Log file: C:/Users/1/Desktop/mCPU/vivado.log
# Journal file: C:/Users/1/Desktop/mCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/1/Desktop/mCPU/mCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/my_homework/VIVADO/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 796.289 ; gain = 177.363
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/LeftShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWre' is not allowed [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:30]
WARNING: [VRFC 10-3028] 'RegWre' was previously declared with a range [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/tempReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tempReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/my_homework/VIVADO/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4cbe17d633e94c7d9673dfb7d43fe684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Reg31' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sim_1/new/sim.v:29]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.tempReg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.LeftShift_2
Compiling module xil_defaultlib.Mux_4
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mCPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 13000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 13000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 894.898 ; gain = 53.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/LeftShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/tempReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tempReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/my_homework/VIVADO/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4cbe17d633e94c7d9673dfb7d43fe684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Reg31' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sim_1/new/sim.v:29]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'WE' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWre' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.tempReg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.LeftShift_2
Compiling module xil_defaultlib.Mux_4
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mCPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 13000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 13000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 904.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/LeftShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/tempReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tempReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/my_homework/VIVADO/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4cbe17d633e94c7d9673dfb7d43fe684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'WE' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWre' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.tempReg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.LeftShift_2
Compiling module xil_defaultlib.Mux_4
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mCPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 13000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 13000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 904.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/LeftShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/tempReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tempReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/my_homework/VIVADO/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4cbe17d633e94c7d9673dfb7d43fe684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.tempReg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.LeftShift_2
Compiling module xil_defaultlib.Mux_4
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mCPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 13000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 13000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 904.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/LeftShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/Mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/tempReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tempReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1/Desktop/mCPU/mCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/my_homework/VIVADO/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4cbe17d633e94c7d9673dfb7d43fe684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [C:/Users/1/Desktop/mCPU/mCPU.srcs/sources_1/new/mCPU.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.tempReg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.LeftShift_2
Compiling module xil_defaultlib.Mux_4
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mCPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/mCPU/mCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 13000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 13000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 904.914 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/1/Desktop/mCPU/mCPU.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 22 14:57:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/1/Desktop/mCPU/mCPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Dec 22 14:59:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/1/Desktop/mCPU/mCPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 22 15:00:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/1/Desktop/mCPU/mCPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2852DA
set_property PROGRAM.FILE {C:/Users/1/Desktop/mCPU/mCPU.runs/impl_1/Hard_CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/1/Desktop/mCPU/mCPU.runs/impl_1/Hard_CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2852DA
set_property PROGRAM.FILE {C:/Users/1/Desktop/mCPU/mCPU.runs/impl_1/Hard_CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/1/Desktop/mCPU/mCPU.runs/impl_1/Hard_CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2852DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2852DA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/1/Desktop/mCPU/mCPU.runs/impl_1/Hard_CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2052.816 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 15:27:40 2019...
