$comment
	File created using the following command:
		vcd file ficha9.msim.vcd -direction
$end
$date
	Tue Nov 12 12:02:10 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module FullAdder_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # CIN $end
$var wire 1 $ Cout $end
$var wire 1 % S $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , Cout~output_o $end
$var wire 1 - S~output_o $end
$var wire 1 . a~input_o $end
$var wire 1 / CIN~input_o $end
$var wire 1 0 b~input_o $end
$var wire 1 1 inst4~0_combout $end
$var wire 1 2 inst6~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
$end
#50000
1"
10
12
1-
1%
#100000
1!
0"
1.
00
#150000
1"
10
02
11
1,
0-
0%
1$
#200000
1#
0!
0"
1/
0.
00
12
01
0,
1-
1%
0$
#250000
1"
10
02
11
1,
0-
0%
1$
#300000
1!
0"
1.
00
#350000
1"
10
12
1-
1%
#400000
0#
0!
0"
0/
0.
00
02
01
0,
0-
0%
0$
#450000
1"
10
12
1-
1%
#500000
1!
0"
1.
00
#550000
1"
10
02
11
1,
0-
0%
1$
#600000
1#
0!
0"
1/
0.
00
12
01
0,
1-
1%
0$
#650000
1"
10
02
11
1,
0-
0%
1$
#700000
1!
0"
1.
00
#750000
1"
10
12
1-
1%
#800000
0#
0!
0"
0/
0.
00
02
01
0,
0-
0%
0$
#850000
1"
10
12
1-
1%
#900000
1!
0"
1.
00
#950000
1"
10
02
11
1,
0-
0%
1$
#1000000
