============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 11 2025  10:32:19 am
  Module:                 ALU
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
   Gate    Instances  Area  Library 
------------------------------------
ADDFX4             2  0.000    fast 
ADDFXL             1  0.000    fast 
ADDHX1             1  0.000    fast 
AND2XL            19  0.000    fast 
AND3X1             3  0.000    fast 
AOI211XL           1  0.000    fast 
AOI21XL            6  0.000    fast 
AOI221XL           1  0.000    fast 
AOI222XL           3  0.000    fast 
AOI22XL            1  0.000    fast 
AOI2BB1X4          1  0.000    fast 
AOI32XL            1  0.000    fast 
INVXL             40  0.000    fast 
NAND2BX4           4  0.000    fast 
NAND2X4            4  0.000    fast 
NAND3XL            2  0.000    fast 
NOR2BX4            1  0.000    fast 
NOR4XL             1  0.000    fast 
OAI221XL           3  0.000    fast 
OAI22XL           10  0.000    fast 
OAI2BB1XL         19  0.000    fast 
OAI31XL            2  0.000    fast 
OAI32XL            1  0.000    fast 
OR2X1             34  0.000    fast 
OR4X2              2  0.000    fast 
XNOR2X1            6  0.000    fast 
XOR2X4             5  0.000    fast 
------------------------------------
total            174  0.000         


                                      
     Type      Instances  Area Area % 
--------------------------------------
inverter              40 0.000    0.0 
logic                134 0.000    0.0 
physical_cells         0 0.000    0.0 
--------------------------------------
total                174 0.000    0.0 

