19:55:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\temp_xsdb_launch_script.tcl
19:56:00 INFO  : XSCT server has started successfully.
19:56:00 INFO  : Successfully done setting XSCT server connection channel  
19:56:00 INFO  : plnx-install-location is set to ''
19:56:02 INFO  : Registering command handlers for Vitis TCF services
19:56:10 INFO  : Successfully done setting workspace for the tool. 
19:56:10 INFO  : Successfully done query RDI_DATADIR 
20:31:42 INFO  : Successfully migrated application project FSBL
20:31:49 INFO  : Successfully migrated application project pwm_led
20:32:46 INFO  : Checking for BSP changes to sync application flags for project 'pwm_led'...
20:32:46 INFO  : Updating application flags with new BSP settings...
20:32:47 INFO  : Successfully updated application flags for project pwm_led.
20:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:06 INFO  : The hardware specfication used by project 'pwm_led' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:38:06 INFO  : The file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\pwm_led\_ide\bitstream\led_ctrl.bit' stored in project is removed.
20:38:06 INFO  : The updated bitstream files are copied from platform to folder 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\pwm_led\_ide\bitstream' in project 'pwm_led'.
20:38:06 INFO  : The file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\pwm_led\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:38:14 INFO  : The updated ps init files are copied from platform to folder 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\pwm_led\_ide\psinit' in project 'pwm_led'.
20:38:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:23 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:38:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:38:32 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:39:12 INFO  : The hardware specfication used by project 'FSBL' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:39:12 INFO  : The file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\FSBL\_ide\bitstream\led_ctrl.bit' stored in project is removed.
20:39:12 INFO  : The updated bitstream files are copied from platform to folder 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\FSBL\_ide\bitstream' in project 'FSBL'.
20:39:12 INFO  : The file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\FSBL\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:39:19 INFO  : The updated ps init files are copied from platform to folder 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\FSBL\_ide\psinit' in project 'FSBL'.
20:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:39:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:47:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\temp_xsdb_launch_script.tcl
20:47:09 INFO  : XSCT server has started successfully.
20:47:09 INFO  : plnx-install-location is set to ''
20:47:09 INFO  : Successfully done setting XSCT server connection channel  
20:47:09 INFO  : Successfully done setting workspace for the tool. 
20:47:11 INFO  : Registering command handlers for Vitis TCF services
20:47:13 INFO  : Successfully done query RDI_DATADIR 
20:47:18 INFO  : Checking for BSP changes to sync application flags for project 'pwm_led'...
20:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\temp_xsdb_launch_script.tcl
21:27:32 INFO  : XSCT server has started successfully.
21:27:32 INFO  : Successfully done setting XSCT server connection channel  
21:27:32 INFO  : plnx-install-location is set to ''
21:27:32 INFO  : Successfully done setting workspace for the tool. 
21:27:33 INFO  : Registering command handlers for Vitis TCF services
21:27:33 INFO  : Successfully done query RDI_DATADIR 
21:27:44 INFO  : Checking for BSP changes to sync application flags for project 'pwm_led'...
21:27:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
21:27:56 INFO  : 'jtag frequency' command is executed.
21:27:56 INFO  : Context for 'APU' is selected.
21:27:56 INFO  : System reset is completed.
21:27:59 INFO  : 'after 3000' command is executed.
21:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
21:28:04 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/bitstream/led_ctrl.bit"
21:28:04 INFO  : Context for 'APU' is selected.
21:28:04 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/hw/system.dsa'.
21:28:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:04 INFO  : Context for 'APU' is selected.
21:28:04 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/psinit/ps7_init.tcl' is done.
21:28:04 INFO  : 'ps7_init' command is executed.
21:28:04 INFO  : 'ps7_post_config' command is executed.
21:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:04 ERROR : Memory write error at 0x100000. MMU section translation fault
21:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1
fpga -file D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/bitstream/led_ctrl.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/hw/system.dsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/Debug/pwm_led.elf
----------------End of Script----------------

21:28:04 ERROR : Memory write error at 0x100000. MMU section translation fault
21:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:05 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
21:31:05 INFO  : 'jtag frequency' command is executed.
21:31:05 INFO  : Context for 'APU' is selected.
21:31:05 INFO  : System reset is completed.
21:31:08 INFO  : 'after 3000' command is executed.
21:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
21:31:12 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/bitstream/led_ctrl.bit"
21:31:12 INFO  : Context for 'APU' is selected.
21:31:12 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/hw/system.dsa'.
21:31:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:12 INFO  : Context for 'APU' is selected.
21:31:12 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/psinit/ps7_init.tcl' is done.
21:31:13 INFO  : 'ps7_init' command is executed.
21:31:13 INFO  : 'ps7_post_config' command is executed.
21:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:13 ERROR : Memory write error at 0x100000. MMU section translation fault
21:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1
fpga -file D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/bitstream/led_ctrl.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/hw/system.dsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/Debug/pwm_led.elf
----------------End of Script----------------

21:31:13 ERROR : Memory write error at 0x100000. MMU section translation fault
21:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:16 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
21:48:16 INFO  : 'jtag frequency' command is executed.
21:48:16 INFO  : Context for 'APU' is selected.
21:48:16 INFO  : System reset is completed.
21:48:19 INFO  : 'after 3000' command is executed.
21:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
21:48:24 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/bitstream/led_ctrl.bit"
21:48:24 INFO  : Context for 'APU' is selected.
21:48:24 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/hw/system.dsa'.
21:48:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:24 INFO  : Context for 'APU' is selected.
21:48:24 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/psinit/ps7_init.tcl' is done.
21:48:24 INFO  : 'ps7_init' command is executed.
21:48:24 INFO  : 'ps7_post_config' command is executed.
21:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:24 ERROR : Memory write error at 0x100000. MMU section translation fault
21:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1
fpga -file D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/bitstream/led_ctrl.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/hw/system.dsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/pwm_led/Debug/pwm_led.elf
----------------End of Script----------------

21:48:24 ERROR : Memory write error at 0x100000. MMU section translation fault
