Valid leaf ID range: 16777215:33554430
Num of top nodes: 16777216
Data level num of ways: 1
Z: 16
S: 27
A: 20
cached_total: 16777216
Total number of ORAM protected cache line blocks: 16777216
Cached number of levels: 23
Max number of levels: 25
Start lvl is: 24
data valid leaf right: 33554431
data num of levels: 25
data level num of ways: 1
data number of sets: 16777216
Cached node ID: 16777215 -- 16777310
Address space: 0 - 4 GB
pos1 valid leaf right: 4194303
pos1 num of levels: 22
pos1 level num of ways: 1
pos1 number of sets: 2097152
Cached node ID: 2097151 -- 2097162
Address space: 0 - 0.5 GB
pos2 valid leaf right: 524287
pos2 num of levels: 19
pos2 level num of ways: 1
pos2 number of sets: 262144
Cached node ID: 262143 -- 262148
Address space: 0 - 0.0625 GB
Clk@ 527852 Working on the # 10000 th memory instruction
Clk7 @ 1000000 Finished 18933 instructions 
Clk@ 1055840 Working on the # 20000 th memory instruction
Clk@ 1586818 Working on the # 30000 th memory instruction
Clk@ 2115213 Working on the # 40000 th memory instruction
Clk@ 2644838 Working on the # 50000 th memory instruction
Clk7 @ 3000000 Finished 56681 instructions 
Clk@ 3175153 Working on the # 60000 th memory instruction
Clk@ 3704461 Working on the # 70000 th memory instruction
Clk7 @ 4000000 Finished 75587 instructions 
Clk@ 4232786 Working on the # 80000 th memory instruction
Clk@ 4760689 Working on the # 90000 th memory instruction
Clk7 @ 5000000 Finished 94522 instructions 
Clk@ 5288361 Working on the # 100000 th memory instruction
Clk@ 5818144 Working on the # 110000 th memory instruction
Clk7 @ 6000000 Finished 113424 instructions 
Clk@ 6348294 Working on the # 120000 th memory instruction
Clk@ 6877332 Working on the # 130000 th memory instruction
Clk@ 7405713 Working on the # 140000 th memory instruction
Clk@ 7933654 Working on the # 150000 th memory instruction
Clk7 @ 8000000 Finished 151242 instructions 
Clk@ 8463306 Working on the # 160000 th memory instruction
Clk@ 8992245 Working on the # 170000 th memory instruction
Clk7 @ 9000000 Finished 170147 instructions 
Clk@ 9523061 Working on the # 180000 th memory instruction
Clk7 @ 10000000 Finished 189031 instructions 
Clk@ 10051403 Working on the # 190000 th memory instruction
Clk@ 10580280 Working on the # 200000 th memory instruction
Clk7 @ 11000000 Finished 207914 instructions 
Clk@ 11110711 Working on the # 210000 th memory instruction
Clk@ 11639172 Working on the # 220000 th memory instruction
Clk@ 12167351 Working on the # 230000 th memory instruction
Clk@ 12696950 Working on the # 240000 th memory instruction
Clk@ 13225798 Working on the # 250000 th memory instruction
Clk@ 13755185 Working on the # 260000 th memory instruction
Clk7 @ 14000000 Finished 264623 instructions 
Clk@ 14283433 Working on the # 270000 th memory instruction
Clk@ 14812225 Working on the # 280000 th memory instruction
Clk7 @ 15000000 Finished 283540 instructions 
Clk@ 15342329 Working on the # 290000 th memory instruction
Clk@ 15870342 Working on the # 300000 th memory instruction
Clk7 @ 16000000 Finished 302444 instructions 
Clk@ 16399347 Working on the # 310000 th memory instruction
Clk@ 16927496 Working on the # 320000 th memory instruction
Clk7 @ 17000000 Finished 321370 instructions 
Clk@ 17456656 Working on the # 330000 th memory instruction
Clk@ 17988039 Working on the # 340000 th memory instruction
Clk7 @ 18000000 Finished 340225 instructions 
Clk@ 18517306 Working on the # 350000 th memory instruction
Clk7 @ 19000000 Finished 359076 instructions 
Clk@ 19048349 Working on the # 360000 th memory instruction
Clk@ 19576155 Working on the # 370000 th memory instruction
Clk7 @ 20000000 Finished 377996 instructions 
Clk@ 20106139 Working on the # 380000 th memory instruction
Clk@ 20635223 Working on the # 390000 th memory instruction
Clk7 @ 21000000 Finished 396924 instructions 
Clk@ 21162283 Working on the # 400000 th memory instruction
Clk@ 21689966 Working on the # 410000 th memory instruction
Clk3 @ 22000000 Finished 415852 instructions 
Clk7 @ 22000000 Finished 415852 instructions 
Clk@ 22220133 Working on the # 420000 th memory instruction
Clk@ 22748325 Working on the # 430000 th memory instruction
Clk7 @ 23000000 Finished 434765 instructions 
Clk@ 23276197 Working on the # 440000 th memory instruction
Clk@ 23804262 Working on the # 450000 th memory instruction
Clk7 @ 24000000 Finished 453705 instructions 
Clk@ 24332844 Working on the # 460000 th memory instruction
Clk@ 24862703 Working on the # 470000 th memory instruction
Clk7 @ 25000000 Finished 472611 instructions 
Clk@ 25391182 Working on the # 480000 th memory instruction
Clk@ 25920761 Working on the # 490000 th memory instruction
Clk7 @ 26000000 Finished 491509 instructions 
Clk@ 26449876 Working on the # 500000 th memory instruction
Warm up done after line access count: 500000 out of 1000000 (50 %)
Clk@ 26980211 Working on the # 510000 th memory instruction
Clk3 @ 27000000 Finished 510367 instructions 
Clk7 @ 27000000 Finished 510367 instructions 
Clk@ 27509606 Working on the # 520000 th memory instruction
Clk7 @ 28000000 Finished 529290 instructions 
Clk@ 28037461 Working on the # 530000 th memory instruction
Clk@ 28566256 Working on the # 540000 th memory instruction
Clk7 @ 29000000 Finished 548194 instructions 
Clk@ 29094658 Working on the # 550000 th memory instruction
Clk@ 29624852 Working on the # 560000 th memory instruction
Clk7 @ 30000000 Finished 567096 instructions 
Clk@ 30153017 Working on the # 570000 th memory instruction
Clk@ 30680653 Working on the # 580000 th memory instruction
Clk7 @ 31000000 Finished 586028 instructions 
Clk@ 31210371 Working on the # 590000 th memory instruction
Clk@ 31740821 Working on the # 600000 th memory instruction
Clk3 @ 32000000 Finished 604889 instructions 
Clk@ 32270235 Working on the # 610000 th memory instruction
Clk@ 32799829 Working on the # 620000 th memory instruction
Clk3 @ 33000000 Finished 623782 instructions 
Clk7 @ 33000000 Finished 623782 instructions 
Clk@ 33330008 Working on the # 630000 th memory instruction
Clk@ 33859083 Working on the # 640000 th memory instruction
Clk7 @ 34000000 Finished 642672 instructions 
Clk@ 34388524 Working on the # 650000 th memory instruction
Clk@ 34917879 Working on the # 660000 th memory instruction
Clk7 @ 35000000 Finished 661553 instructions 
Clk@ 35447933 Working on the # 670000 th memory instruction
Clk@ 35976949 Working on the # 680000 th memory instruction
Clk7 @ 36000000 Finished 680435 instructions 
Clk@ 36505020 Working on the # 690000 th memory instruction
Clk7 @ 37000000 Finished 699365 instructions 
Clk@ 37033442 Working on the # 700000 th memory instruction
Clk@ 37560580 Working on the # 710000 th memory instruction
Clk@ 38089641 Working on the # 720000 th memory instruction
Clk@ 38617569 Working on the # 730000 th memory instruction
Clk7 @ 39000000 Finished 737240 instructions 
Clk@ 39146293 Working on the # 740000 th memory instruction
Clk@ 39675785 Working on the # 750000 th memory instruction
Clk7 @ 40000000 Finished 756139 instructions 
Clk@ 40203907 Working on the # 760000 th memory instruction
Clk@ 40732580 Working on the # 770000 th memory instruction
Clk7 @ 41000000 Finished 775034 instructions 
Clk@ 41263093 Working on the # 780000 th memory instruction
Clk@ 41790534 Working on the # 790000 th memory instruction
Clk7 @ 42000000 Finished 793922 instructions 
Clk@ 42322730 Working on the # 800000 th memory instruction
Clk@ 42850287 Working on the # 810000 th memory instruction
Clk7 @ 43000000 Finished 812818 instructions 
Clk@ 43379179 Working on the # 820000 th memory instruction
Clk@ 43910317 Working on the # 830000 th memory instruction
Clk3 @ 44000000 Finished 831689 instructions 
Clk@ 44440453 Working on the # 840000 th memory instruction
Clk@ 44970568 Working on the # 850000 th memory instruction
Clk3 @ 45000000 Finished 850553 instructions 
Clk7 @ 45000000 Finished 850553 instructions 
Clk@ 45498728 Working on the # 860000 th memory instruction
Clk7 @ 46000000 Finished 869459 instructions 
Clk@ 46028523 Working on the # 870000 th memory instruction
Clk@ 46558400 Working on the # 880000 th memory instruction
Clk7 @ 47000000 Finished 888326 instructions 
Clk@ 47088550 Working on the # 890000 th memory instruction
Clk@ 47618724 Working on the # 900000 th memory instruction
Clk3 @ 48000000 Finished 907208 instructions 
Clk@ 48147497 Working on the # 910000 th memory instruction
Clk@ 48674593 Working on the # 920000 th memory instruction
Clk7 @ 49000000 Finished 926138 instructions 
Clk@ 49205345 Working on the # 930000 th memory instruction
Clk@ 49734087 Working on the # 940000 th memory instruction
Clk7 @ 50000000 Finished 945043 instructions 
Clk@ 50263499 Working on the # 950000 th memory instruction
Clk@ 50794085 Working on the # 960000 th memory instruction
Clk7 @ 51000000 Finished 963874 instructions 
Clk@ 51324670 Working on the # 970000 th memory instruction
Clk@ 51853967 Working on the # 980000 th memory instruction
Clk7 @ 52000000 Finished 982762 instructions 
Clk@ 52383446 Working on the # 990000 th memory instruction
Clk@ 52911436 Working on the # 1000000 th memory instruction

===*** Data ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
19: 0
20: 0
21: 0
22: 0
23: 0
24: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 498571 (99.7144) %
dummy_read_pull_ddr: 1428 (0.285601) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 499024
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 999994 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %

====*** pos1 ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
19: 0
20: 0
21: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 985112 (98.5117) %
dummy_read_pull_ddr: 14883 (1.48831) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 984347
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 999994 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %

====*** pos2 ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 889781 (88.9798) %
dummy_read_pull_ddr: 110200 (11.0202) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 874855
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 999980 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %
=================
The final DRAM clk is: 52911843 ticks.
Idle waiting clk is 47054671, which is 88.9303 %
DRAM Frequency is: 1600MHz
The final time in ns is: 3.30699e+07 ns.
Time distribution: 
Data pull time is: 0
data: 0
pos1: 0
pos2: 0
Data distribution: 
Pos2 data: 999980
Pos1 data: 999994
Data: 999994
Node access DDR: 998048
Pull DDR: 999994
WB DDR: 0
Early DDR: 0
Achieved BW is: 11.3354 GB/s
Ideal BW is: 102.4 GB/s
Metadata cache conclusion: 
overall_hit: 1998 overall_total: 1000000
Cache Size 64 KB Overall Hit rate: 0.1998 %. 
Simulation done. Statistics written to my_output.txt
