<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.0-->
<!-- ##TE Last Modification:2017.09.15-->
<!-- ##################################################################### -->
<!-- ## replace part_name with correct FPGA PART from board.xml-->
<part_info part_name="xc7z030sbg485-1">
  <pins>
    <!--insert ip pin settings and locations here, see ug895 or other board part files-->
    <pin index="0" name="J1_31" iostandard="LVCMOS33"  loc="W12"/>
    <pin index="1" name="J1_33" iostandard="LVCMOS33"  loc="W13"/>
    <pin index="2" name="J1_35" iostandard="LVCMOS33"  loc="U11"/>
    <pin index="3" name="J1_37" iostandard="LVCMOS33"  loc="U12"/>
    <pin index="4" name="J1_41" iostandard="LVCMOS33"  loc="V15"/>
    <pin index="5" name="J1_43" iostandard="LVCMOS33"  loc="W15"/>
    <pin index="6" name="J1_45" iostandard="LVCMOS33"  loc="R17"/>
    <pin index="7" name="J1_47" iostandard="LVCMOS33"  loc="T17"/>
    <pin index="8" name="J1_49" iostandard="LVCMOS33"  loc="V13"/>
    <pin index="9" name="J1_51" iostandard="LVCMOS33"  loc="V14"/>
    <pin index="10" name="J1_55" iostandard="LVCMOS33"  loc="AB13"/>
    <pin index="11" name="J1_57" iostandard="LVCMOS33"  loc="AB14"/>
    <pin index="12" name="J1_59" iostandard="LVCMOS33"  loc="Y15"/>
    <pin index="13" name="J1_61" iostandard="LVCMOS33"  loc="Y14"/>
    <pin index="14" name="J1_65" iostandard="LVCMOS33"  loc="AA15"/>
    <pin index="15" name="J1_67" iostandard="LVCMOS33"  loc="AA14"/>
    <pin index="16" name="J1_69" iostandard="LVCMOS33"  loc="AB16"/>
    <pin index="17" name="J1_71" iostandard="LVCMOS33"  loc="AB17"/>
    <pin index="18" name="J1_75" iostandard="LVCMOS33"  loc="Y19"/>
    <pin index="19" name="J1_77" iostandard="LVCMOS33"  loc="Y18"/>
    <pin index="20" name="J1_81" iostandard="LVCMOS33"  loc="AB18"/>
    <pin index="21" name="J1_83" iostandard="LVCMOS33"  loc="AB19"/>
    <pin index="22" name="J1_36" iostandard="LVCMOS33"  loc="U13"/>
    <pin index="23" name="J1_38" iostandard="LVCMOS33"  loc="U14"/>
    <pin index="24" name="J1_40" iostandard="LVCMOS33"  loc="V11"/>
    <pin index="25" name="J1_42" iostandard="LVCMOS33"  loc="W11"/>
    <pin index="26" name="J1_46" iostandard="LVCMOS33"  loc="AA11"/>
    <pin index="27" name="J1_48" iostandard="LVCMOS33"  loc="AB11"/>
    <pin index="28" name="J1_50" iostandard="LVCMOS33"  loc="AA12"/>
    <pin index="29" name="J1_52" iostandard="LVCMOS33"  loc="AB12"/>
    <pin index="30" name="J1_56" iostandard="LVCMOS33"  loc="Y12"/>
    <pin index="31" name="J1_58" iostandard="LVCMOS33"  loc="Y13"/>
    <pin index="32" name="J1_60" iostandard="LVCMOS33"  loc="V16"/>
    <pin index="33" name="J1_62" iostandard="LVCMOS33"  loc="W16"/>
    <pin index="34" name="J1_66" iostandard="LVCMOS33"  loc="AA17"/>
    <pin index="35" name="J1_68" iostandard="LVCMOS33"  loc="AA16"/>
    <pin index="36" name="J1_70" iostandard="LVCMOS33"  loc="Y17"/>
    <pin index="37" name="J1_72" iostandard="LVCMOS33"  loc="W17"/>
    <pin index="38" name="J1_76" iostandard="LVCMOS33"  loc="AA19"/>
    <pin index="39" name="J1_78" iostandard="LVCMOS33"  loc="AA20"/>
    <pin index="40" name="J1_80" iostandard="LVCMOS33"  loc="W18"/>
    <pin index="41" name="J1_82" iostandard="LVCMOS33"  loc="V18"/>
    <pin index="42" name="J1_86" iostandard="LVCMOS33"  loc="V19"/>
    <pin index="43" name="J1_88" iostandard="LVCMOS33"  loc="U19"/>
    <pin index="44" name="J1_94" iostandard="LVCMOS33"  loc="AB21"/>
    <pin index="45" name="J1_96" iostandard="LVCMOS33"  loc="AB22"/>
    <pin index="46" name="J1_98" iostandard="LVCMOS33"  loc="U17"/>
    <pin index="47" name="J1_100" iostandard="LVCMOS33"  loc="U18"/>
    <pin index="48" name="J2_11" iostandard="LVCMOS18"  loc="R3"/>
    <pin index="49" name="J2_13" iostandard="LVCMOS18"  loc="R2"/>
    <pin index="50" name="J2_15" iostandard="LVCMOS18"  loc="P3"/>
    <pin index="51" name="J2_17" iostandard="LVCMOS18"  loc="P2"/>
    <pin index="52" name="J2_21" iostandard="LVCMOS18"  loc="K4"/>
    <pin index="53" name="J2_23" iostandard="LVCMOS18"  loc="K3"/>
    <pin index="54" name="J2_25" iostandard="LVCMOS18"  loc="L5"/>
    <pin index="55" name="J2_27" iostandard="LVCMOS18"  loc="L4"/>
    <pin index="56" name="J2_31" iostandard="LVCMOS18"  loc="J2"/>
    <pin index="57" name="J2_33" iostandard="LVCMOS18"  loc="J1"/>
    <pin index="58" name="J2_35" iostandard="LVCMOS18"  loc="J5"/>
    <pin index="59" name="J2_37" iostandard="LVCMOS18"  loc="K5"/>
    <pin index="60" name="J2_14" iostandard="LVCMOS18"  loc="M1"/>
    <pin index="61" name="J2_16" iostandard="LVCMOS18"  loc="M2"/>
    <pin index="62" name="J2_22" iostandard="LVCMOS18"  loc="J7"/>
    <pin index="63" name="J2_24" iostandard="LVCMOS18"  loc="J6"/>
    <pin index="64" name="J2_26" iostandard="LVCMOS18"  loc="M7"/>
    <pin index="65" name="J2_28" iostandard="LVCMOS18"  loc="M8"/>
    <pin index="66" name="J2_41" iostandard="LVCMOS18"  loc="E3"/>
    <pin index="67" name="J2_43" iostandard="LVCMOS18"  loc="E4"/>
    <pin index="68" name="J2_45" iostandard="LVCMOS18"  loc="B6"/>
    <pin index="69" name="J2_47" iostandard="LVCMOS18"  loc="B7"/>
    <pin index="70" name="J2_51" iostandard="LVCMOS18"  loc="C6"/>
    <pin index="71" name="J2_53" iostandard="LVCMOS18"  loc="C5"/>
    <pin index="72" name="J2_55" iostandard="LVCMOS18"  loc="E7"/>
    <pin index="73" name="J2_57" iostandard="LVCMOS18"  loc="F7"/>
    <pin index="74" name="J2_61" iostandard="LVCMOS18"  loc="D8"/>
    <pin index="75" name="J2_63" iostandard="LVCMOS18"  loc="E8"/>
    <pin index="76" name="J2_65" iostandard="LVCMOS18"  loc="C8"/>
    <pin index="77" name="J2_67" iostandard="LVCMOS18"  loc="B8"/>
    <pin index="78" name="J2_71" iostandard="LVCMOS18"  loc="G7"/>
    <pin index="79" name="J2_73" iostandard="LVCMOS18"  loc="G8"/>
    <pin index="80" name="J2_75" iostandard="LVCMOS18"  loc="H3"/>
    <pin index="81" name="J2_77" iostandard="LVCMOS18"  loc="H4"/>
    <pin index="82" name="J2_81" iostandard="LVCMOS18"  loc="E5"/>
    <pin index="83" name="J2_83" iostandard="LVCMOS18"  loc="F5"/>
    <pin index="84" name="J2_85" iostandard="LVCMOS18"  loc="F6"/>
    <pin index="85" name="J2_87" iostandard="LVCMOS18"  loc="G6"/>
    <pin index="86" name="J2_32" iostandard="LVCMOS18"  loc="D1"/>
    <pin index="87" name="J2_34" iostandard="LVCMOS18"  loc="C1"/>
    <pin index="88" name="J2_36" iostandard="LVCMOS18"  loc="B1"/>
    <pin index="89" name="J2_38" iostandard="LVCMOS18"  loc="B2"/>
    <pin index="90" name="J2_42" iostandard="LVCMOS18"  loc="A1"/>
    <pin index="91" name="J2_44" iostandard="LVCMOS18"  loc="A2"/>
    <pin index="92" name="J2_46" iostandard="LVCMOS18"  loc="B4"/>
    <pin index="93" name="J2_48" iostandard="LVCMOS18"  loc="B3"/>
    <pin index="94" name="J2_52" iostandard="LVCMOS18"  loc="D3"/>
    <pin index="95" name="J2_54" iostandard="LVCMOS18"  loc="C3"/>
    <pin index="96" name="J2_56" iostandard="LVCMOS18"  loc="D5"/>
    <pin index="97" name="J2_58" iostandard="LVCMOS18"  loc="C4"/>
    <pin index="98" name="J2_62" iostandard="LVCMOS18"  loc="F1"/>
    <pin index="99" name="J2_64" iostandard="LVCMOS18"  loc="F2"/>
    <pin index="100" name="J2_66" iostandard="LVCMOS18"  loc="D6"/>
    <pin index="101" name="J2_68" iostandard="LVCMOS18"  loc="D7"/>
    <pin index="102" name="J2_72" iostandard="LVCMOS18"  loc="E2"/>
    <pin index="103" name="J2_74" iostandard="LVCMOS18"  loc="D2"/>
    <pin index="104" name="J2_76" iostandard="LVCMOS18"  loc="H1"/>
    <pin index="105" name="J2_78" iostandard="LVCMOS18"  loc="G1"/>
    <pin index="106" name="J2_82" iostandard="LVCMOS18"  loc="A6"/>
    <pin index="107" name="J2_84" iostandard="LVCMOS18"  loc="A7"/>
    <pin index="108" name="J2_86" iostandard="LVCMOS18"  loc="G2"/>
    <pin index="109" name="J2_88" iostandard="LVCMOS18"  loc="G3"/>
    <pin index="110" name="J2_92" iostandard="LVCMOS18"  loc="A4"/>
    <pin index="111" name="J2_94" iostandard="LVCMOS18"  loc="A5"/>
    <pin index="112" name="J2_96" iostandard="LVCMOS18"  loc="F4"/>
    <pin index="113" name="J2_98" iostandard="LVCMOS18"  loc="G4"/>
    <pin index="114" name="J2_100" iostandard="LVCMOS18"  loc="H5"/>
    <pin index="115" name="J2_89" iostandard="LVCMOS18"  loc="H6"/>
    <pin index="116" name="J3_37" iostandard="LVCMOS18"  loc="P6"/>
    <pin index="117" name="J3_39" iostandard="LVCMOS18"  loc="P5"/>
    <pin index="118" name="J3_41" iostandard="LVCMOS18"  loc="N4"/>
    <pin index="119" name="J3_43" iostandard="LVCMOS18"  loc="N3"/>
    <pin index="120" name="J3_57" iostandard="LVCMOS18"  loc="T2"/>
    <pin index="121" name="J3_59" iostandard="LVCMOS18"  loc="T1"/>
    <pin index="122" name="J3_38" iostandard="LVCMOS18"  loc="R5"/>
    <pin index="123" name="J3_40" iostandard="LVCMOS18"  loc="R4"/>
    <pin index="124" name="J3_42" iostandard="LVCMOS18"  loc="N1"/>
    <pin index="125" name="J3_44" iostandard="LVCMOS18"  loc="P1"/>
    <pin index="126" name="J3_48" iostandard="LVCMOS18"  loc="L2"/>
    <pin index="127" name="J3_50" iostandard="LVCMOS18"  loc="L1"/>
    <pin index="128" name="J3_52" iostandard="LVCMOS18"  loc="M4"/>
    <pin index="129" name="J3_54" iostandard="LVCMOS18"  loc="M3"/>
    <pin index="130" name="J3_58" iostandard="LVCMOS18"  loc="U2"/>
    <pin index="131" name="J3_60" iostandard="LVCMOS18"  loc="U1"/>


    <pin index="132" name="mgt_clk1p"  loc="U5"/>
    <pin index="133" name="mgt_clk1n"  loc="V5"/>
    
    <pin index="134" name="fclk125"  loc="K2"/>

  </pins>
</part_info>
