{
 "builder": {
  "_version": "5.0.0-dev",
  "_logger": "hdl_checker.builders.ghdl",
  "_work_folder": "/mnt/d/BEC/bec-unic/.hdl_checker",
  "_builtin_libraries": [
   {
    "name": "vendors",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "src",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [],
  "__class__": "GHDL"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid127050.json",
   "__class__": "Path"
  },
  1727086222.8446412,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/user_defines.v",
     "__class__": "Path"
    },
    "mtime": 1727059510.2095544,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/classic_squarer.v",
     "__class__": "Path"
    },
    "mtime": 1727059510.152052,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/gl/user_project_wrapper.v",
     "__class__": "Path"
    },
    "mtime": 1727059510.1275885,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgwl6vgsr.v",
     "__class__": "TemporaryPath"
    },
    "mtime": 1727073910.9393642,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp4rzhlpxx.v",
     "__class__": "TemporaryPath"
    },
    "mtime": 1727074762.1592638,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/wb_port/wb_port_tb.v",
     "__class__": "Path"
    },
    "mtime": 1727059509.5166726,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/defines.v",
     "__class__": "Path"
    },
    "mtime": 1727059510.158527,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sm_bec_v3.v",
     "__class__": "Path"
    },
    "mtime": 1727073045.203185,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/uprj_netlists.v",
     "__class__": "Path"
    },
    "mtime": 1727059510.2065542,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/mnt/d/BEC/bec-unic/verilog/rtl/uprj_netlists.v",
       "__class__": "Path"
      },
      "name": {
       "name": "user_project_wrapper.v",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        25,
        12
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/mnt/d/BEC/bec-unic/verilog/rtl/uprj_netlists.v",
       "__class__": "Path"
      },
      "name": {
       "name": "gl/user_proj_example.v",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        23,
        12
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/mnt/d/BEC/bec-unic/verilog/rtl/uprj_netlists.v",
       "__class__": "Path"
      },
      "name": {
       "name": "defines.v",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        16,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/mnt/d/BEC/bec-unic/verilog/rtl/uprj_netlists.v",
       "__class__": "Path"
      },
      "name": {
       "name": "user_proj_example.v",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        26,
        12
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/mnt/d/BEC/bec-unic/verilog/rtl/uprj_netlists.v",
       "__class__": "Path"
      },
      "name": {
       "name": "gl/user_project_wrapper.v",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        22,
        12
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbim6whg6.v",
     "__class__": "TemporaryPath"
    },
    "mtime": 1727072356.999579,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/interleaved_mult.v",
     "__class__": "Path"
    },
    "mtime": 1727081817.7511306,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/counter.v",
     "__class__": "Path"
    },
    "mtime": 1727059510.1551435,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpr1e55nej.v",
     "__class__": "TemporaryPath"
    },
    "mtime": 1727081818.2951908,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpww7wp3_w.v",
     "__class__": "TemporaryPath"
    },
    "mtime": 1727072002.8496175,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/la_test1/la_test1_tb.v",
     "__class__": "Path"
    },
    "mtime": 1727059509.4607465,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpah9yuaz2.v",
     "__class__": "TemporaryPath"
    },
    "mtime": 1727073460.3494413,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbg_cp4jf.v",
     "__class__": "TemporaryPath"
    },
    "mtime": 1727081049.285301,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/la_bec/la_bec_tb.v",
     "__class__": "Path"
    },
    "mtime": 1727059509.4275517,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/mprj_stimulus/mprj_stimulus_tb.v",
     "__class__": "Path"
    },
    "mtime": 1727059509.498972,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/gl/user_proj_example.v",
     "__class__": "Path"
    },
    "mtime": 1727059510.1235392,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/acb.v",
     "__class__": "Path"
    },
    "mtime": 1727070885.0144217,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/user_project_wrapper.v",
     "__class__": "Path"
    },
    "mtime": 1727059510.2170942,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/user_proj_example.v",
     "__class__": "Path"
    },
    "mtime": 1727074761.6353314,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/primitives.v",
     "__class__": "Path"
    },
    "mtime": 1727059510.1666977,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbwo63djh.v",
     "__class__": "TemporaryPath"
    },
    "mtime": 1727071672.8096569,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpsi772ylx.v",
     "__class__": "TemporaryPath"
    },
    "mtime": 1727080280.8554068,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "mtime": 1727059510.2001948,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/la_test2/la_test2_tb.v",
     "__class__": "Path"
    },
    "mtime": 1727059509.4797988,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/io_ports/io_ports_tb.v",
     "__class__": "Path"
    },
    "mtime": 1727059509.4042318,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpz8xaafod.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxcuiulr_.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn0fflh8k.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvr_v1apw.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoyzwml4z.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl44v7s5g.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjwnedetu.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw6obs8qv.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp47g13jss.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn5wssf8c.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdj_mwos4.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbg_cp4jf.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpix1kr7ue.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppijxjy99.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp63fq3tcb.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnsc0cahg.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq2n9ac_7.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiw1e8hrn.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp29fpymk.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxkoew6bk.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpci8nuye4.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfbw7x6wf.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6h0g5m6o.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkgb9x2ap.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg22god4m.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1s06mc64.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxpaylnyk.v",
    "__class__": "Path"
   },
   {
    "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sm_bec_v3.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprttnqroe.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc0o3aizs.v",
    "__class__": "Path"
   },
   {
    "name": "/mnt/d/BEC/bec-unic/verilog/rtl/interleaved_mult.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphsqggmjq.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaaczf13c.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjma9lh6o.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpah9yuaz2.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx9nlsn55.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfh5felg1.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptrdw20fe.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg3tkdm5o.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppzexfovc.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbwo63djh.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsi772ylx.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo51fy56w.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7x7iah77.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkuk5pcfp.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppb0w6c6n.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw5cd7kg5.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphap5wipw.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3tfcqjad.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkkb79dn0.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj_gu4foq.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7kxnvwmi.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpruti78m_.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1fv3d7d7.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr1e55nej.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpykmuowbf.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp634h1qj3.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpda_sj0da.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpabl8614u.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9uuib00t.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiew8qe4_.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgerbaoex.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx9a2hcrs.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbg4qq_fe.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnhmsrigw.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl1nkqzog.v",
    "__class__": "Path"
   },
   {
    "name": "/mnt/d/BEC/bec-unic/verilog/rtl/user_proj_example.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpltr8ooc6.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfbccz5ly.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6fhkwlox.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu96bfv4j.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjwear_q3.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzsovgsge.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx731buji.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgx9bjdcm.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphb7sr8o9.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpebdtw252.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3fiqlh5l.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkzvuau_0.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgwl6vgsr.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbp01lvp9.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4rzhlpxx.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpihkgb0r5.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp13d0idwo.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph6cmvf6m.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbim6whg6.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpww7wp3_w.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_1wi34el.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpafejvstk.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp77fdwlk4.v",
    "__class__": "Path"
   },
   {
    "name": "/mnt/d/BEC/bec-unic/verilog/dv/la_bec/la_bec_tb.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqu74a4ca.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc7mqxztp.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8ngcx7my.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi2m6_9uv.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy4hvny7e.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7xkp5yi3.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpklola6kz.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4la39lqs.v",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70701,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12646,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82299,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54386,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42663,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93825,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72835,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51493,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11872,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32609,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/mprj_stimulus/mprj_stimulus_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mprj_stimulus_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97168,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42419,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30689,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27914,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58679,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98879,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69021,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84677,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42193,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99765,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43251,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8020,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86011,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46039,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11658,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16668,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44910,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63070,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81959,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21746,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59281,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      235,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61523,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52534,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21218,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60264,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57119,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41876,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1014,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64153,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55154,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21378,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54205,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88941,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26952,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/user_project_wrapper.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "user_project_wrapper",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90953,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34646,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15268,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14464,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66907,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88561,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25764,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68683,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72912,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16160,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96208,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27940,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59691,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/la_bec/la_bec_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "la_bec_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83107,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20177,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88623,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32099,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12728,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19798,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34852,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10619,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52314,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43481,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40866,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11916,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9876,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25231,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33392,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpww7wp3_w.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "user_proj_example",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81345,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47923,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18142,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45758,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2751,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23862,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35525,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31859,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13994,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55591,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11034,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56239,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5570,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24864,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58545,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53848,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38988,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33064,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60579,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13612,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9198,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35245,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70221,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41211,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10732,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1574,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40675,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89303,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9392,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16286,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23929,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15632,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4054,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56498,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36432,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31949,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16809,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84847,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78937,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85673,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24499,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11195,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/primitives.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fill_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      328,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96910,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77537,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73519,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98409,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14268,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44744,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65771,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57457,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4626,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17402,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7440,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74574,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75390,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25631,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28677,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52676,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7611,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94647,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5450,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51010,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47315,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97700,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21778,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60892,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17649,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37929,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92354,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3796,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46242,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84591,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87595,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40141,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63514,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45164,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19258,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100087,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25864,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32647,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25556,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61407,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15056,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1912,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10458,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17508,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30727,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66725,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74447,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99725,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbwo63djh.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "user_proj_example",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      510,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22866,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91814,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81059,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50701,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73743,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102187,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99670,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45952,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3126,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33180,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72157,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74110,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49674,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25263,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95002,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34811,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54975,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17124,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26258,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62177,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89091,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96131,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89165,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13824,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55487,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63329,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55695,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10112,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76165,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbg_cp4jf.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "interleaved_mult",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20554,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13222,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47557,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35898,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94578,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6883,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39779,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71521,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47961,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20616,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30239,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12042,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63933,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64009,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46677,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61597,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/acb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "acb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      430,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53358,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72723,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36361,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88705,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46201,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44234,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48461,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45005,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17021,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2483,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51315,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93064,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13546,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7694,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80845,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78811,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20059,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62834,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18292,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48361,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98563,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19724,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22760,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38429,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75081,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50874,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68079,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70851,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29078,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77367,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48201,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20739,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60441,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28552,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31643,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27646,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73597,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64844,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38358,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1651,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36518,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4866,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19936,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95490,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76086,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18684,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52847,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25663,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6067,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4474,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15438,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28108,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73870,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23998,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92307,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22440,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/gl/user_proj_example.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "user_proj_example",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20698,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58619,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52812,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25162,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18722,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101227,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41770,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8750,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100258,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11274,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96249,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98058,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14334,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71817,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14990,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73409,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80977,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71261,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78725,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39353,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39385,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72372,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76481,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34930,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101935,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75841,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88485,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36673,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95842,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18398,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58981,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90459,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8349,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56363,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84445,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62579,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48929,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2027,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43410,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27591,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4316,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36581,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44075,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21578,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40173,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60335,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1835,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81425,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61925,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48429,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93927,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69517,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11075,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36215,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50191,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36103,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33839,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42817,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30599,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79299,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94107,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96704,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62793,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13868,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97569,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43622,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19874,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99179,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64950,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42552,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47231,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15864,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8305,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16116,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4907,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27998,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87085,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7282,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21846,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53776,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95046,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100777,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16398,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77663,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92873,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27410,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20254,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87157,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60476,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26792,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71109,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14716,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17437,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91694,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92722,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58757,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44552,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52007,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93381,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47205,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18834,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59991,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101756,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47480,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86089,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65698,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65127,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53092,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82797,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79107,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6638,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12476,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100366,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43375,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81707,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30081,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30839,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65021,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7484,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28024,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70468,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38323,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102415,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44127,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40466,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87409,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64071,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48629,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74069,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76549,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55085,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101540,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2866,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87291,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38103,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21272,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12888,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70348,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98453,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73990,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20478,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13058,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88261,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59347,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/user_proj_example.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "user_proj_example",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2713,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101005,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95392,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25501,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88184,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42734,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86336,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54715,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97817,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27856,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8592,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13130,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56466,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83723,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38035,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70913,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74814,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71931,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41473,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58475,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33546,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12602,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6574,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16703,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75270,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44199,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64430,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73179,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29692,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85461,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34374,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39945,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77211,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35566,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96638,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14832,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9794,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97022,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51898,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60779,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40411,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/la_test1/la_test1_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "la_test1_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3422,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40541,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6266,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102149,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64733,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2333,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2177,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92068,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90165,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74381,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11590,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23760,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32211,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98769,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95770,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49440,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33603,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43937,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82637,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76206,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52734,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5244,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54638,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63253,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87811,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98709,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71445,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65913,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66059,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32525,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81507,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7738,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78089,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78855,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35991,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35156,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48329,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83869,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73677,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70427,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14590,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8816,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27052,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96836,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86717,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18254,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99205,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68944,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82955,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55455,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9624,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6496,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67820,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59608,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58257,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44340,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32173,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62251,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69180,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70775,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25000,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26724,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20018,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23328,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84125,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23628,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13269,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33984,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72493,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96367,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41373,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24554,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22266,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45046,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72570,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61207,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48829,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85390,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32759,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51433,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85811,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69764,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90836,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81185,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      787,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95233,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48255,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73949,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21478,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43728,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53634,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26158,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpr1e55nej.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "shift_reg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54794,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35834,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36899,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61069,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2598,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14546,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68003,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63179,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21546,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92550,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65663,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100893,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59738,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71703,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102069,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84973,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4667,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66649,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__macro_sparecell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56705,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36141,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28835,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95931,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81915,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59478,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58033,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24128,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69884,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8089,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91894,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102301,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83403,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19615,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73256,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26126,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52114,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70995,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89503,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102009,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28200,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101613,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31375,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16466,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57345,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66313,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43516,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17894,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80933,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26558,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85153,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93337,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47618,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24229,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38240,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92471,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48661,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78981,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60158,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34127,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2398,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75777,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86829,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25732,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9154,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67779,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72232,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89837,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36253,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43834,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98969,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91260,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14188,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46931,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93631,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42267,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101427,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51706,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34162,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41841,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80073,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12972,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24430,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10808,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98614,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48861,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13950,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49097,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8946,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11508,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23428,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99021,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      389,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98159,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20857,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74694,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84251,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23560,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49372,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30951,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100145,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29179,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33907,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15990,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66983,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65056,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60370,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66465,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36786,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98284,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8178,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87945,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10190,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65555,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89662,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91140,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6763,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30453,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18796,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5371,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43693,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88746,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19379,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18180,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      302,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82075,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29008,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29494,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6187,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51844,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32464,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80221,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45474,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99945,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88982,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101079,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52427,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3858,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34339,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41611,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62507,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101863,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94479,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97248,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38953,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100439,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77937,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90033,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67395,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40067,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39879,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95325,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17324,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28721,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37493,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10036,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37807,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53424,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93506,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11315,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59431,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82681,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53922,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1714,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51122,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102377,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54529,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61747,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29810,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22934,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      631,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87371,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36824,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46588,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60649,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31282,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27686,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75349,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78659,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83955,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5800,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/classic_squarer.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "poly_reducer",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79645,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5942,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/wb_port/wb_port_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "wb_port_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14910,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68264,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22472,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49743,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72007,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63391,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40275,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69723,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57713,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53022,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47699,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44005,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3978,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79806,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47811,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__macro_sparecell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56863,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21978,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19338,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56291,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100577,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90353,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38535,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26846,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5724,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37746,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91529,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95658,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58331,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46434,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58107,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4092,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67457,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33648,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69843,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100015,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgwl6vgsr.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "user_proj_example",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55351,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21946,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27746,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80262,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78133,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15712,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91453,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49882,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56601,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3270,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90758,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2636,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42880,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48067,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62713,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55889,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40941,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85085,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94921,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15142,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35311,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62952,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39551,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18604,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47121,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50055,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88066,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33357,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19574,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48561,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73141,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6962,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9668,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16774,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48729,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60857,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20404,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__macro_sparecell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56932,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37114,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22966,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86867,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96326,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20816,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33493,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76889,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80137,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67135,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85881,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80777,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50909,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15186,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50090,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99531,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85602,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69293,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55559,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6420,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68459,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/primitives.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      227,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75925,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5178,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88025,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50458,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50562,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63473,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7118,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45867,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51064,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78501,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46876,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23528,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31493,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49151,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47147,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14420,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69139,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26458,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81789,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87739,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbg_cp4jf.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "shift_reg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1499,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30801,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78259,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93232,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59019,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99505,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49275,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66575,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49564,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27152,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31057,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32386,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1384,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45559,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91344,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12388,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79566,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33286,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22372,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88823,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22834,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5020,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71583,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64312,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58869,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52184,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/la_test2/la_test2_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "la_test2_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82511,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44411,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43799,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55383,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76319,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81103,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94402,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98669,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65985,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      672,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34233,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68609,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70075,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79525,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21678,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9072,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74653,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42511,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89905,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51774,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65269,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9472,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65162,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97653,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43113,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78215,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48761,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5611,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102263,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26658,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83999,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76637,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75510,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46977,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10379,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69644,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49986,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37343,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56395,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85953,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70547,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35675,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26326,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23200,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38570,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66787,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__macro_sparecell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56782,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47037,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14110,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9750,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp4rzhlpxx.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "user_proj_example",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101505,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73829,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47737,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22706,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4540,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35747,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84081,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12772,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16242,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91090,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24730,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73371,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79995,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4746,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16592,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18470,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13742,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92987,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69451,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49246,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38814,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101297,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48133,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7567,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72045,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78003,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32721,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57783,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89771,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83529,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17952,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39279,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78385,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24629,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84525,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64271,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47063,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63029,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58369,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84207,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90299,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81833,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50383,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71033,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19124,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7199,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39619,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34479,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3536,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55278,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51972,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11790,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2828,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86581,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31987,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46825,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29408,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73056,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41735,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17614,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21084,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57857,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1343,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23360,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92651,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63632,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80502,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93163,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12238,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96948,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25930,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39157,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62653,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37455,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55996,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32317,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20136,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72991,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56169,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43007,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10499,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53982,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5878,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75469,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61709,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34044,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61104,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54421,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98328,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83277,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85708,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29559,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67097,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17752,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24762,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66199,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      154,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51522,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84721,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27288,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37891,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64539,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20295,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16880,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77857,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46519,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28449,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/primitives.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52256,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40013,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29335,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17266,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35406,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8902,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51344,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75229,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67319,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94796,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28082,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86124,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1142,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15908,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80695,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71665,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61853,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60229,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34268,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40342,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86301,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84367,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62401,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/primitives.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54170,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72455,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62139,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95534,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40573,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52954,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40742,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53669,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89426,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100967,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99077,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45391,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/primitives.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fakediode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      163,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77279,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67659,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97060,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31797,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49847,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58907,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28913,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72685,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59853,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48529,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89241,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44446,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84929,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26426,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69603,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86230,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101721,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44835,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45282,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63591,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39485,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13698,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3940,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85567,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24261,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97418,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26920,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23254,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70155,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27442,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61349,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59201,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65475,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41982,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79441,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86979,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25998,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24931,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/classic_squarer.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "classic_squarer",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38872,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49510,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52392,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45241,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30913,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50329,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24160,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87483,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100474,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6307,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23660,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101117,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100647,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sm_bec_v3.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sm_bec_v3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32061,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52604,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8670,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67539,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54313,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60047,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76807,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36711,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57995,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68382,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12320,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32931,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68500,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      551,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88411,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31534,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81575,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33145,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93999,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64607,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77129,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16986,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87521,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25365,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8432,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1263,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85355,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68759,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18030,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/primitives.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fill_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      302,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38464,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29994,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5098,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5330,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67700,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82153,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44305,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42053,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90561,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58219,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49778,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62289,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39091,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68141,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29921,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26526,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2065,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91003,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7937,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93587,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81663,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15312,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34971,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72608,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51404,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47289,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22144,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87633,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94285,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83151,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31217,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10254,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31416,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8476,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41663,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74301,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33742,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41142,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3188,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65415,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37599,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84803,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26226,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30277,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50259,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77411,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51611,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59561,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57569,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11746,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44517,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17194,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38739,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66119,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94877,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4394,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45628,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90427,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27339,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49188,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57261,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57917,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67580,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66427,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1950,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43181,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10578,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63709,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39673,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83803,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76399,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      947,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39747,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28596,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46351,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73294,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30383,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76933,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54097,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14672,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92829,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82875,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75699,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55225,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45717,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51255,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57383,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10886,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66351,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64389,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31713,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2254,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80461,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53497,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48961,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53555,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7856,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21646,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83645,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87231,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54855,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66237,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95614,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56569,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59921,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50493,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95995,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15394,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33713,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62059,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61635,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47849,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16034,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74927,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77493,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50805,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9920,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1101,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75145,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19052,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97989,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51163,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98795,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82429,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16915,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86195,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13388,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30537,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2521,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57043,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpsi772ylx.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "sm_bec_v3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61277,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6722,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17822,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29769,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72309,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41947,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56101,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67021,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6146,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1222,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37668,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28377,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100719,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53255,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92176,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19497,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69062,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80382,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20975,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11154,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90231,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41075,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2976,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68903,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/primitives.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fakediode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71893,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64809,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22572,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44655,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89544,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94752,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34555,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86439,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17543,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55837,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94154,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97346,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24363,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79063,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31130,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19198,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35447,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58795,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89385,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86639,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30146,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82385,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69997,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61485,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50597,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12158,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28280,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99444,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80615,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21446,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90065,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57495,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37043,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42353,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54937,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75623,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42969,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76763,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64677,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7351,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/gl/user_project_wrapper.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "user_project_wrapper",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57607,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71779,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83359,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20934,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98203,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23728,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54494,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27540,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76045,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12520,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70307,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64915,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78579,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60998,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99118,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66869,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79919,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27772,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83021,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68821,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6842,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61999,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23460,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93745,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50770,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22212,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97522,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27830,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1797,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83485,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96550,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95158,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99295,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53146,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88302,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43303,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37257,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18068,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86941,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33251,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62911,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpah9yuaz2.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "user_proj_example",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25055,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41266,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38673,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96798,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88143,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/counter.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "counter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49639,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86755,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22078,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90647,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58145,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3308,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99347,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62363,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29651,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3720,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64194,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63750,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76681,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71371,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27219,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37194,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43587,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22638,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83233,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75966,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34714,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42088,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97894,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19456,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100855,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59125,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81229,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15778,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16536,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3050,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74773,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89959,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70588,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60721,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11998,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96090,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6026,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91996,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75003,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94238,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51226,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82233,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3498,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4787,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54062,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23132,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21878,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51582,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79686,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38180,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82555,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36937,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3646,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3384,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21346,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86509,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpr1e55nej.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "interleaved_mult",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33006,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88864,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18908,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39225,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79377,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99403,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77779,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93462,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77619,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85279,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41541,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/dv/io_ports/io_ports_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "io_ports_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40973,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50666,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4168,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101369,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53220,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65806,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24053,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46718,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10338,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85496,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25130,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99851,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/interleaved_mult.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interleaved_mult",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4206,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89621,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60963,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47405,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27020,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9538,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23066,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18544,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74533,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37381,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/primitives.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      247,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22340,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99619,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13466,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57197,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbim6whg6.v",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "sm_bec_v3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35082,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91644,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32865,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87885,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24661,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18946,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25432,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79765,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49951,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9314,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100331,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63859,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15554,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10950,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99825,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49052,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9028,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98853,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40811,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77049,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54278,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8222,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96476,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26052,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11428,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36029,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69371,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55765,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67245,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7003,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21150,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67929,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71147,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101648,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65590,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46110,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26358,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5491,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/interleaved_mult.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "shift_reg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55961,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/mnt/d/BEC/bec-unic/verilog/rtl/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      866,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}