/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az139-924
+ date
Wed Aug 10 20:04:53 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1660161893
+ CACTUS_STARTTIME=1660161893
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Aug 10 2022 (19:58:47)
Run date:          Aug 10 2022 (20:04:54+0000)
Run host:          fv-az139-924.t0dryja4c43urhy2nvp0adewnd.cx.internal.cloudapp.net (pid=99168)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az139-924
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110360KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=61287c78-b138-5945-a3a9-8cec64071eb3, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1014-azure, OSVersion="#17~20.04.1-Ubuntu SMP Thu Jun 23 20:01:51 UTC 2022", HostName=fv-az139-924, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110360KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8272CL CPU @ 2.60GHz", CPUStepping=7)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00117961 sec
      iterations=10000000... time=0.011846 sec
      iterations=100000000... time=0.118141 sec
      iterations=900000000... time=1.06303 sec
      iterations=900000000... time=1.06287 sec
      result: 10869.5 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00265352 sec
      iterations=10000000... time=0.0264831 sec
      iterations=100000000... time=0.265456 sec
      iterations=400000000... time=1.06193 sec
      result: 12.0535 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00164331 sec
      iterations=10000000... time=0.0162139 sec
      iterations=100000000... time=0.162268 sec
      iterations=700000000... time=1.13648 sec
      result: 9.85497 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000118801 sec
      iterations=10000... time=0.00117981 sec
      iterations=100000... time=0.0118184 sec
      iterations=1000000... time=0.118288 sec
      iterations=9000000... time=1.06289 sec
      result: 1.18099 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000577404 sec
      iterations=10000... time=0.00546754 sec
      iterations=100000... time=0.054525 sec
      iterations=1000000... time=0.545007 sec
      iterations=2000000... time=1.09122 sec
      result: 5.45611 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.71e-05 sec
      iterations=1000... time=0.000269102 sec
      iterations=10000... time=0.00269922 sec
      iterations=100000... time=0.0269282 sec
      iterations=1000000... time=0.269441 sec
      iterations=4000000... time=1.07724 sec
      result: 91.2554 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.17e-05 sec
      iterations=10... time=0.000164001 sec
      iterations=100... time=0.00146601 sec
      iterations=1000... time=0.0145638 sec
      iterations=10000... time=0.14577 sec
      iterations=80000... time=1.17105 sec
      result: 53.7248 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.8e-06 sec
      iterations=10000... time=2.39e-05 sec
      iterations=100000... time=0.000236302 sec
      iterations=1000000... time=0.00235952 sec
      iterations=10000000... time=0.0236358 sec
      iterations=100000000... time=0.236138 sec
      iterations=500000000... time=1.18077 sec
      result: 0.295192 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=2.38e-05 sec
      iterations=10000... time=0.000129001 sec
      iterations=100000... time=0.00126221 sec
      iterations=1000000... time=0.0125701 sec
      iterations=10000000... time=0.12579 sec
      iterations=90000000... time=1.13221 sec
      result: 1.57252 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=4.7e-06 sec
      iterations=100... time=1.35e-05 sec
      iterations=1000... time=0.000133401 sec
      iterations=10000... time=0.00133391 sec
      iterations=100000... time=0.0133323 sec
      iterations=1000000... time=0.133231 sec
      iterations=8000000... time=1.0659 sec
      result: 184.453 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=1.95e-05 sec
      iterations=10... time=0.000196901 sec
      iterations=100... time=0.00197522 sec
      iterations=1000... time=0.0197453 sec
      iterations=10000... time=0.190839 sec
      iterations=60000... time=0.996775 sec
      iterations=120000... time=1.73467 sec
      result: 54.4035 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.57e-05 sec
      iterations=10... time=0.000236502 sec
      iterations=100... time=0.00234842 sec
      iterations=1000... time=0.0234662 sec
      iterations=10000... time=0.234882 sec
      iterations=50000... time=1.17421 sec
      result: 0.0735814 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000188002 sec
      iterations=10... time=0.00189262 sec
      iterations=100... time=0.018633 sec
      iterations=1000... time=0.186404 sec
      iterations=6000... time=1.11909 sec
      result: 0.271577 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00415933 sec
      iterations=10... time=0.0421962 sec
      iterations=100... time=0.425298 sec
      iterations=300... time=1.27362 sec
      result: 0.417289 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00138596 sec
      iterations=10000000... time=0.0124076 sec
      iterations=100000000... time=0.118319 sec
      iterations=900000000... time=1.06806 sec
      iterations=900000000... time=1.06754 sec
      result: 3472.87 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00265597 sec
      iterations=10000000... time=0.0263562 sec
      iterations=100000000... time=0.264389 sec
      iterations=400000000... time=1.06725 sec
      result: 11.9934 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188912 sec
      iterations=10000000... time=0.016767 sec
      iterations=100000000... time=0.162712 sec
      iterations=700000000... time=1.1382 sec
      result: 9.84011 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000118501 sec
      iterations=10000... time=0.00117951 sec
      iterations=100000... time=0.0118274 sec
      iterations=1000000... time=0.118405 sec
      iterations=9000000... time=1.06476 sec
      result: 1.18307 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000562705 sec
      iterations=10000... time=0.00547235 sec
      iterations=100000... time=0.0585655 sec
      iterations=1000000... time=0.54963 sec
      iterations=2000000... time=1.09136 sec
      result: 5.45681 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.25e-06 sec
      iterations=100... time=3.115e-05 sec
      iterations=1000... time=0.000310453 sec
      iterations=10000... time=0.00311778 sec
      iterations=100000... time=0.0273664 sec
      iterations=1000000... time=0.270118 sec
      iterations=4000000... time=1.07996 sec
      result: 91.0259 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=1.975e-05 sec
      iterations=10... time=0.000148202 sec
      iterations=100... time=0.00147231 sec
      iterations=1000... time=0.0144888 sec
      iterations=10000... time=0.145332 sec
      iterations=80000... time=1.16418 sec
      result: 54.0422 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=2.7e-06 sec
      iterations=10000... time=2.38e-05 sec
      iterations=100000... time=0.000236052 sec
      iterations=1000000... time=0.00236662 sec
      iterations=10000000... time=0.0236824 sec
      iterations=100000000... time=0.236691 sec
      iterations=500000000... time=1.18355 sec
      result: 0.295886 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.0801e-05 sec
      iterations=10000... time=0.000130251 sec
      iterations=100000... time=0.00126081 sec
      iterations=1000000... time=0.0126408 sec
      iterations=10000000... time=0.128085 sec
      iterations=90000000... time=1.13363 sec
      result: 1.57448 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.25e-06 sec
      iterations=100... time=1.365e-05 sec
      iterations=1000... time=0.000134401 sec
      iterations=10000... time=0.00134231 sec
      iterations=100000... time=0.0134948 sec
      iterations=1000000... time=0.13448 sec
      iterations=8000000... time=1.0765 sec
      result: 182.636 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.625e-05 sec
      iterations=10... time=0.000262952 sec
      iterations=100... time=0.00261897 sec
      iterations=1000... time=0.0244565 sec
      iterations=10000... time=0.209591 sec
      iterations=50000... time=0.791249 sec
      iterations=100000... time=1.66823 sec
      result: 47.1417 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.95e-06 sec
      iterations=10... time=3.01505e-05 sec
      iterations=100... time=0.000305103 sec
      iterations=1000... time=0.00304368 sec
      iterations=10000... time=0.0294374 sec
      iterations=100000... time=0.294473 sec
      iterations=400000... time=1.17996 sec
      result: 0.247126 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.09005e-05 sec
      iterations=10... time=0.000288002 sec
      iterations=100... time=0.00287817 sec
      iterations=1000... time=0.0305161 sec
      iterations=10000... time=0.289816 sec
      iterations=40000... time=1.15584 sec
      result: 0.84403 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00105331 sec
      iterations=10... time=0.0105104 sec
      iterations=100... time=0.106947 sec
      iterations=1000... time=1.07892 sec
      result: 1.64198 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Aug 10 20:05:42 UTC 2022
+ echo Done.
Done.
  Elapsed time: 48.6 s
