read_verilog ../top.v
proc
fsm -fullexpand

synth -top top

