Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date             : Sun Dec  3 02:20:53 2017
| Host             : A205-36 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file game_top_power_routed.rpt -pb game_top_power_summary_routed.pb -rpx game_top_power_routed.rpx
| Design           : game_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.291 |
| Dynamic (W)              | 0.193 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.7  |
| Junction Temperature (C) | 26.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        6 |       --- |             --- |
| Slice Logic    |     0.018 |     5653 |       --- |             --- |
|   LUT as Logic |     0.017 |     3957 |     63400 |            6.24 |
|   CARRY4       |     0.001 |      219 |     15850 |            1.38 |
|   F7/F8 Muxes  |    <0.001 |      974 |     63400 |            1.54 |
|   Register     |    <0.001 |      207 |    126800 |            0.16 |
|   Others       |     0.000 |       11 |       --- |             --- |
| Signals        |     0.023 |     4350 |       --- |             --- |
| MMCM           |     0.101 |        1 |         6 |           16.67 |
| DSPs           |     0.032 |       32 |       240 |           13.33 |
| I/O            |     0.017 |       36 |       210 |           17.14 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.291 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.091 |       0.075 |      0.015 |
| Vccaux    |       1.800 |     0.075 |       0.057 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------+-----------------+
| Clock              | Domain                           | Constraint (ns) |
+--------------------+----------------------------------+-----------------+
| clk_out1_clk_wiz_0 | disp_clk/inst/clk_out1_clk_wiz_0 |             9.4 |
| clkfbout_clk_wiz_0 | disp_clk/inst/clkfbout_clk_wiz_0 |            70.0 |
| sys_clk_pin        | clk                              |            10.0 |
| sys_clk_pin        | clk_IBUF                         |            10.0 |
+--------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| game_top                            |     0.193 |
|   accel0                            |    <0.001 |
|   disp_clk                          |     0.101 |
|     inst                            |     0.101 |
|   display                           |     0.004 |
|   draw_mod                          |     0.068 |
|     astroBallROM                    |    <0.001 |
|       U0                            |    <0.001 |
|     ball2ROM                        |    <0.001 |
|       U0                            |    <0.001 |
|     blackHoleROM                    |    <0.001 |
|       U0                            |    <0.001 |
|         synth_options.dist_mem_inst |    <0.001 |
|           gen_rom.rom_inst          |    <0.001 |
|     earthTargetROM                  |    <0.001 |
|       U0                            |    <0.001 |
|     minecraftCobStoneROM            |    <0.001 |
|       U0                            |    <0.001 |
|         synth_options.dist_mem_inst |    <0.001 |
|           gen_rom.rom_inst          |    <0.001 |
|     windowsROM                      |    <0.001 |
|       U0                            |    <0.001 |
|     xilinxTargetROM                 |    <0.001 |
|       U0                            |    <0.001 |
|         synth_options.dist_mem_inst |    <0.001 |
|           gen_rom.rom_inst          |    <0.001 |
+-------------------------------------+-----------+


