
AEAT9922_SPI4_A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e7c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a4  0800a060  0800a060  0000b060  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a604  0800a604  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a604  0800a604  0000b604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a60c  0800a60c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a60c  0800a60c  0000b60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a610  0800a610  0000b610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a614  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  200001d4  0800a7e8  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  0800a7e8  0000c4a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000108ed  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024da  00000000  00000000  0001caf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d28  00000000  00000000  0001efd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a16  00000000  00000000  0001fcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026863  00000000  00000000  0002070e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010720  00000000  00000000  00046f71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edfb8  00000000  00000000  00057691  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00145649  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a50  00000000  00000000  0014568c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0014a0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a044 	.word	0x0800a044

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800a044 	.word	0x0800a044

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <AEAT9922_Read_SPI4A>:
 * @param  reg_addr The 8-bit address of the register to read from.
 * @param  read_data Pointer to a variable where the read data will be stored.
 * @retval HAL_StatusTypeDef The status of the HAL SPI operation.
 */
HAL_StatusTypeDef AEAT9922_Read_SPI4A(uint8_t reg_addr, uint8_t* read_data)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b088      	sub	sp, #32
 8001074:	af02      	add	r7, sp, #8
 8001076:	4603      	mov	r3, r0
 8001078:	6039      	str	r1, [r7, #0]
 800107a:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_buf[SPI4A_CMD_SIZE];
    uint8_t rx_buf[SPI4A_CMD_SIZE];

    // --- Single Transaction: Send Read Command & Receive Data ---
    // Master sends frame: [P | RW=1 | 000000 | Addr[7:0]]
    uint16_t command = (1 << 14) | reg_addr; // RW bit is 1 for read
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	b21b      	sxth	r3, r3
 8001080:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001084:	b21b      	sxth	r3, r3
 8001086:	82fb      	strh	r3, [r7, #22]
    uint8_t parity = calculate_even_parity(command);
 8001088:	8afb      	ldrh	r3, [r7, #22]
 800108a:	4618      	mov	r0, r3
 800108c:	f000 fe0a 	bl	8001ca4 <calculate_even_parity>
 8001090:	4603      	mov	r3, r0
 8001092:	757b      	strb	r3, [r7, #21]
    uint16_t frame = (parity << 15) | command;
 8001094:	7d7b      	ldrb	r3, [r7, #21]
 8001096:	b21b      	sxth	r3, r3
 8001098:	03db      	lsls	r3, r3, #15
 800109a:	b21a      	sxth	r2, r3
 800109c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	827b      	strh	r3, [r7, #18]

    tx_buf[0] = (uint8_t)(frame >> 8);   // MSB
 80010a6:	8a7b      	ldrh	r3, [r7, #18]
 80010a8:	0a1b      	lsrs	r3, r3, #8
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	733b      	strb	r3, [r7, #12]
    tx_buf[1] = (uint8_t)(frame & 0xFF); // LSB
 80010b0:	8a7b      	ldrh	r3, [r7, #18]
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(ENCODER_NSS_PORT, ENCODER_NSS_PIN, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2110      	movs	r1, #16
 80010ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010be:	f001 fa23 	bl	8002508 <HAL_GPIO_WritePin>
    status = HAL_SPI_TransmitReceive(&hspi2, tx_buf, rx_buf, SPI4A_CMD_SIZE, SPI_TIMEOUT_MS);
 80010c2:	f107 0208 	add.w	r2, r7, #8
 80010c6:	f107 010c 	add.w	r1, r7, #12
 80010ca:	23fa      	movs	r3, #250	@ 0xfa
 80010cc:	9300      	str	r3, [sp, #0]
 80010ce:	2302      	movs	r3, #2
 80010d0:	480a      	ldr	r0, [pc, #40]	@ (80010fc <AEAT9922_Read_SPI4A+0x8c>)
 80010d2:	f002 fcec 	bl	8003aae <HAL_SPI_TransmitReceive>
 80010d6:	4603      	mov	r3, r0
 80010d8:	747b      	strb	r3, [r7, #17]
    HAL_GPIO_WritePin(ENCODER_NSS_PORT, ENCODER_NSS_PIN, GPIO_PIN_SET);
 80010da:	2201      	movs	r2, #1
 80010dc:	2110      	movs	r1, #16
 80010de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010e2:	f001 fa11 	bl	8002508 <HAL_GPIO_WritePin>

    if (status == HAL_OK) {
 80010e6:	7c7b      	ldrb	r3, [r7, #17]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d102      	bne.n	80010f2 <AEAT9922_Read_SPI4A+0x82>
        // Slave responds with frame: [P | EF | 000000 | Data[7:0]]
        // The actual register data is in the lower byte of the received frame.
        *read_data = rx_buf[1];
 80010ec:	7a7a      	ldrb	r2, [r7, #9]
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	701a      	strb	r2, [r3, #0]
    }

    return status;
 80010f2:	7c7b      	ldrb	r3, [r7, #17]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3718      	adds	r7, #24
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000284 	.word	0x20000284

08001100 <AEAT9922_ReadPosition_SPI4A>:
 * sequence required by the sensor.
 * @param  reading Pointer to the data structure where results will be stored.
 * @retval HAL_StatusTypeDef The status of the SPI communication.
 */
HAL_StatusTypeDef AEAT9922_ReadPosition_SPI4A(AEAT9922_Reading_t* reading)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08e      	sub	sp, #56	@ 0x38
 8001104:	af02      	add	r7, sp, #8
 8001106:	6078      	str	r0, [r7, #4]
    uint8_t tx_buf[SPI4A_PAYLOAD_BYTE_SIZE];
    uint8_t rx_buf[SPI4A_PAYLOAD_BYTE_SIZE];
    uint32_t raw_response_frame;

    // 1. Construct the 16-bit Read Command for the position register (0x3F)
    uint16_t frame_data = (1 << 14) | ENCODER_READ_COMMAND;
 8001108:	f244 033f 	movw	r3, #16447	@ 0x403f
 800110c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t parity = calculate_even_parity(frame_data);
 800110e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001110:	4618      	mov	r0, r3
 8001112:	f000 fdc7 	bl	8001ca4 <calculate_even_parity>
 8001116:	4603      	mov	r3, r0
 8001118:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint16_t command = (parity << 15) | frame_data;
 800111c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001120:	b21b      	sxth	r3, r3
 8001122:	03db      	lsls	r3, r3, #15
 8001124:	b21a      	sxth	r2, r3
 8001126:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800112a:	4313      	orrs	r3, r2
 800112c:	b21b      	sxth	r3, r3
 800112e:	847b      	strh	r3, [r7, #34]	@ 0x22

    tx_buf[0] = (uint8_t)(command >> 8);
 8001130:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001132:	0a1b      	lsrs	r3, r3, #8
 8001134:	b29b      	uxth	r3, r3
 8001136:	b2db      	uxtb	r3, r3
 8001138:	743b      	strb	r3, [r7, #16]
    tx_buf[1] = (uint8_t)(command & 0xFF);
 800113a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800113c:	b2db      	uxtb	r3, r3
 800113e:	747b      	strb	r3, [r7, #17]
    tx_buf[2] = 0x00; // Dummy byte to clock out the full 20-bit response
 8001140:	2300      	movs	r3, #0
 8001142:	74bb      	strb	r3, [r7, #18]

    // 2. Perform the pipelined read sequence
    HAL_GPIO_WritePin(ENCODER_NSS_PORT, ENCODER_NSS_PIN, GPIO_PIN_RESET);
 8001144:	2200      	movs	r2, #0
 8001146:	2110      	movs	r1, #16
 8001148:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114c:	f001 f9dc 	bl	8002508 <HAL_GPIO_WritePin>

    // Transaction 1: Prime the sensor. The received data is ignored.
    status = HAL_SPI_Transmit(&hspi2, tx_buf, SPI4A_CMD_SIZE, SPI_TIMEOUT_MS);
 8001150:	f107 0110 	add.w	r1, r7, #16
 8001154:	23fa      	movs	r3, #250	@ 0xfa
 8001156:	2202      	movs	r2, #2
 8001158:	4845      	ldr	r0, [pc, #276]	@ (8001270 <AEAT9922_ReadPosition_SPI4A+0x170>)
 800115a:	f002 fb32 	bl	80037c2 <HAL_SPI_Transmit>
 800115e:	4603      	mov	r3, r0
 8001160:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    if (status != HAL_OK)
 8001164:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001168:	2b00      	cmp	r3, #0
 800116a:	d008      	beq.n	800117e <AEAT9922_ReadPosition_SPI4A+0x7e>
    {
        HAL_GPIO_WritePin(ENCODER_NSS_PORT, ENCODER_NSS_PIN, GPIO_PIN_SET);
 800116c:	2201      	movs	r2, #1
 800116e:	2110      	movs	r1, #16
 8001170:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001174:	f001 f9c8 	bl	8002508 <HAL_GPIO_WritePin>
        return status;
 8001178:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800117c:	e074      	b.n	8001268 <AEAT9922_ReadPosition_SPI4A+0x168>
    }

    // Transaction 2: Send command again to receive the valid data from the first command.
    status = HAL_SPI_TransmitReceive(&hspi2, tx_buf, rx_buf, SPI4A_PAYLOAD_BYTE_SIZE, SPI_TIMEOUT_MS);
 800117e:	f107 020c 	add.w	r2, r7, #12
 8001182:	f107 0110 	add.w	r1, r7, #16
 8001186:	23fa      	movs	r3, #250	@ 0xfa
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	2303      	movs	r3, #3
 800118c:	4838      	ldr	r0, [pc, #224]	@ (8001270 <AEAT9922_ReadPosition_SPI4A+0x170>)
 800118e:	f002 fc8e 	bl	8003aae <HAL_SPI_TransmitReceive>
 8001192:	4603      	mov	r3, r0
 8001194:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    HAL_GPIO_WritePin(ENCODER_NSS_PORT, ENCODER_NSS_PIN, GPIO_PIN_SET);
 8001198:	2201      	movs	r2, #1
 800119a:	2110      	movs	r1, #16
 800119c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011a0:	f001 f9b2 	bl	8002508 <HAL_GPIO_WritePin>
    if (status != HAL_OK)
 80011a4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d002      	beq.n	80011b2 <AEAT9922_ReadPosition_SPI4A+0xb2>
    {
        return status;
 80011ac:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80011b0:	e05a      	b.n	8001268 <AEAT9922_ReadPosition_SPI4A+0x168>
    }

    // 3. Parse the 20-bit response frame: [P | EF | Pos[17:0]]
    raw_response_frame = ((uint32_t)rx_buf[0] << 16) | ((uint32_t)rx_buf[1] << 8) | (uint32_t)rx_buf[2];
 80011b2:	7b3b      	ldrb	r3, [r7, #12]
 80011b4:	041a      	lsls	r2, r3, #16
 80011b6:	7b7b      	ldrb	r3, [r7, #13]
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	4313      	orrs	r3, r2
 80011bc:	7bba      	ldrb	r2, [r7, #14]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61fb      	str	r3, [r7, #28]
    reading->raw_frame = raw_response_frame >> 4; // Right-align the 20-bit data
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	091a      	lsrs	r2, r3, #4
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	601a      	str	r2, [r3, #0]

    uint8_t received_parity = (reading->raw_frame >> SPI4A_FRAME_P_BIT_POS) & 0x01;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	0cdb      	lsrs	r3, r3, #19
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	76fb      	strb	r3, [r7, #27]
    reading->is_error = (reading->raw_frame >> 18) & 0x01; // EF bit
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	0c9b      	lsrs	r3, r3, #18
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	bf14      	ite	ne
 80011e6:	2301      	movne	r3, #1
 80011e8:	2300      	moveq	r3, #0
 80011ea:	b2da      	uxtb	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	73da      	strb	r2, [r3, #15]
    reading->position = reading->raw_frame & POSITION_DATA_MASK;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f3c3 0211 	ubfx	r2, r3, #0, #18
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	605a      	str	r2, [r3, #4]

    // 4. Verify parity
    uint32_t data_for_parity_check = reading->raw_frame & 0x7FFFF;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001204:	617b      	str	r3, [r7, #20]
    uint8_t calculated_parity = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    for (int i = 0; i < SPI4A_FRAME_P_BIT_POS; i++) {
 800120c:	2300      	movs	r3, #0
 800120e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001210:	e00f      	b.n	8001232 <AEAT9922_ReadPosition_SPI4A+0x132>
        calculated_parity ^= (data_for_parity_check >> i) & 1;
 8001212:	697a      	ldr	r2, [r7, #20]
 8001214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001216:	fa22 f303 	lsr.w	r3, r2, r3
 800121a:	b2db      	uxtb	r3, r3
 800121c:	f003 0301 	and.w	r3, r3, #1
 8001220:	b2da      	uxtb	r2, r3
 8001222:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001226:	4053      	eors	r3, r2
 8001228:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    for (int i = 0; i < SPI4A_FRAME_P_BIT_POS; i++) {
 800122c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800122e:	3301      	adds	r3, #1
 8001230:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001234:	2b12      	cmp	r3, #18
 8001236:	ddec      	ble.n	8001212 <AEAT9922_ReadPosition_SPI4A+0x112>
    }
    reading->crc_ok = (received_parity == calculated_parity); // Using crc_ok flag for parity status
 8001238:	7efa      	ldrb	r2, [r7, #27]
 800123a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800123e:	429a      	cmp	r2, r3
 8001240:	bf0c      	ite	eq
 8001242:	2301      	moveq	r3, #1
 8001244:	2300      	movne	r3, #0
 8001246:	b2da      	uxtb	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	741a      	strb	r2, [r3, #16]

    // 5. Calculate angle
    reading->angle_degrees = (float)reading->position * DEGREES_PER_COUNT;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	ee07 3a90 	vmov	s15, r3
 8001254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001258:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001274 <AEAT9922_ReadPosition_SPI4A+0x174>
 800125c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	edc3 7a02 	vstr	s15, [r3, #8]

    return HAL_OK;
 8001266:	2300      	movs	r3, #0
}
 8001268:	4618      	mov	r0, r3
 800126a:	3730      	adds	r7, #48	@ 0x30
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	20000284 	.word	0x20000284
 8001274:	3ab40000 	.word	0x3ab40000

08001278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b088      	sub	sp, #32
 800127c:	af00      	add	r7, sp, #0


    /* MCU Configuration--------------------------------------------------------*/
    HAL_Init();
 800127e:	f000 fd5e 	bl	8001d3e <HAL_Init>
    SystemClock_Config();
 8001282:	f000 f925 	bl	80014d0 <SystemClock_Config>
    MX_GPIO_Init();
 8001286:	f000 fa3d 	bl	8001704 <MX_GPIO_Init>
    MX_LPUART1_UART_Init();
 800128a:	f000 f975 	bl	8001578 <MX_LPUART1_UART_Init>
    MX_SPI2_Init();
 800128e:	f000 f9bd 	bl	800160c <MX_SPI2_Init>
    MX_SPI3_Init();
 8001292:	f000 f9f9 	bl	8001688 <MX_SPI3_Init>

    /* 2. Print Startup Message */
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n=== AEAT-9922 Position and Diagnostics Reader ===\r\n", 51, HAL_MAX_DELAY);
 8001296:	f04f 33ff 	mov.w	r3, #4294967295
 800129a:	2233      	movs	r2, #51	@ 0x33
 800129c:	4918      	ldr	r1, [pc, #96]	@ (8001300 <main+0x88>)
 800129e:	4819      	ldr	r0, [pc, #100]	@ (8001304 <main+0x8c>)
 80012a0:	f003 f8f8 	bl	8004494 <HAL_UART_Transmit>
    HAL_Delay(100);
 80012a4:	2064      	movs	r0, #100	@ 0x64
 80012a6:	f000 fdbb 	bl	8001e20 <HAL_Delay>

       /* 3. Declare variables for the main loop */
       AEAT9922_Reading_t reading_data;
       uint8_t status_register_val = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	71fb      	strb	r3, [r7, #7]

       /* 4. Enter the main application loop */
       while (1)
       {
           // Read position, parity, and the Error Flag (EF) from the sensor.
           comm_status = AEAT9922_ReadPosition_SPI4A(&reading_data);
 80012ae:	f107 0308 	add.w	r3, r7, #8
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ff24 	bl	8001100 <AEAT9922_ReadPosition_SPI4A>
 80012b8:	4603      	mov	r3, r0
 80012ba:	77fb      	strb	r3, [r7, #31]

           if (comm_status == HAL_OK) {
 80012bc:	7ffb      	ldrb	r3, [r7, #31]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d112      	bne.n	80012e8 <main+0x70>
               // If the Error Flag is set, perform a second read to get the detailed error cause.
               if (reading_data.is_error) {
 80012c2:	7dfb      	ldrb	r3, [r7, #23]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d005      	beq.n	80012d4 <main+0x5c>
                   // Read the status register (0x21) for specifics.
                   AEAT9922_Read_SPI4A(STATUS, &status_register_val);
 80012c8:	1dfb      	adds	r3, r7, #7
 80012ca:	4619      	mov	r1, r3
 80012cc:	2021      	movs	r0, #33	@ 0x21
 80012ce:	f7ff fecf 	bl	8001070 <AEAT9922_Read_SPI4A>
 80012d2:	e001      	b.n	80012d8 <main+0x60>
               } else {
                   status_register_val = 0; // Clear the status if no error is present.
 80012d4:	2300      	movs	r3, #0
 80012d6:	71fb      	strb	r3, [r7, #7]
               }

               // Print the fully formatted diagnostic output to the serial terminal.
               Print_Reading_SPI4A(&reading_data, status_register_val);
 80012d8:	79fa      	ldrb	r2, [r7, #7]
 80012da:	f107 0308 	add.w	r3, r7, #8
 80012de:	4611      	mov	r1, r2
 80012e0:	4618      	mov	r0, r3
 80012e2:	f000 f813 	bl	800130c <Print_Reading_SPI4A>
 80012e6:	e006      	b.n	80012f6 <main+0x7e>
           } else {
               // Handle cases where the SPI communication itself fails.
               HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Error: SPI Communication Failed!\r\n", 32, HAL_MAX_DELAY);
 80012e8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ec:	2220      	movs	r2, #32
 80012ee:	4906      	ldr	r1, [pc, #24]	@ (8001308 <main+0x90>)
 80012f0:	4804      	ldr	r0, [pc, #16]	@ (8001304 <main+0x8c>)
 80012f2:	f003 f8cf 	bl	8004494 <HAL_UART_Transmit>
           }

           HAL_Delay(250); // Loop delay for readability.
 80012f6:	20fa      	movs	r0, #250	@ 0xfa
 80012f8:	f000 fd92 	bl	8001e20 <HAL_Delay>
           comm_status = AEAT9922_ReadPosition_SPI4A(&reading_data);
 80012fc:	e7d7      	b.n	80012ae <main+0x36>
 80012fe:	bf00      	nop
 8001300:	0800a060 	.word	0x0800a060
 8001304:	200001f0 	.word	0x200001f0
 8001308:	0800a098 	.word	0x0800a098

0800130c <Print_Reading_SPI4A>:
 * @brief  Formats and prints the sensor reading and status to match the README.md specification.
 * @param  reading Pointer to the sensor data structure (const as we only read it).
 * @param  status_register The value from the status register (only used if an error is active).
 */
static void Print_Reading_SPI4A(const AEAT9922_Reading_t* reading, uint8_t status_register)
{
 800130c:	b5b0      	push	{r4, r5, r7, lr}
 800130e:	b0d0      	sub	sp, #320	@ 0x140
 8001310:	af04      	add	r7, sp, #16
 8001312:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001316:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800131a:	6018      	str	r0, [r3, #0]
 800131c:	460a      	mov	r2, r1
 800131e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001322:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8001326:	701a      	strb	r2, [r3, #0]
    char buffer[200];
    char parity_str[5];
    char status_str[50];

    // Use the crc_ok flag (which represents parity status for SPI-4A) to set the parity string.
    strcpy(parity_str, reading->crc_ok ? "OK" : "FAIL");
 8001328:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800132c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	7c1b      	ldrb	r3, [r3, #16]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <Print_Reading_SPI4A+0x30>
 8001338:	4a5a      	ldr	r2, [pc, #360]	@ (80014a4 <Print_Reading_SPI4A+0x198>)
 800133a:	e000      	b.n	800133e <Print_Reading_SPI4A+0x32>
 800133c:	4a5a      	ldr	r2, [pc, #360]	@ (80014a8 <Print_Reading_SPI4A+0x19c>)
 800133e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001342:	4611      	mov	r1, r2
 8001344:	4618      	mov	r0, r3
 8001346:	f005 fb1a 	bl	800697e <strcpy>

    // Build the status string based on the priority of errors.
    if (!reading->crc_ok) {
 800134a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800134e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	7c1b      	ldrb	r3, [r3, #16]
 8001356:	f083 0301 	eor.w	r3, r3, #1
 800135a:	b2db      	uxtb	r3, r3
 800135c:	2b00      	cmp	r3, #0
 800135e:	d006      	beq.n	800136e <Print_Reading_SPI4A+0x62>
        // Highest priority: Data corruption invalidates other flags.
        sprintf(status_str, "Status: DATA CORRUPTED");
 8001360:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001364:	4951      	ldr	r1, [pc, #324]	@ (80014ac <Print_Reading_SPI4A+0x1a0>)
 8001366:	4618      	mov	r0, r3
 8001368:	f005 fa24 	bl	80067b4 <siprintf>
 800136c:	e068      	b.n	8001440 <Print_Reading_SPI4A+0x134>
    } else if (reading->is_error) {
 800136e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001372:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	7bdb      	ldrb	r3, [r3, #15]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d05a      	beq.n	8001434 <Print_Reading_SPI4A+0x128>
        // Second priority: A hardware error was flagged by the sensor.
        char error_detail[30] = "Unknown";
 800137e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001382:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001386:	494a      	ldr	r1, [pc, #296]	@ (80014b0 <Print_Reading_SPI4A+0x1a4>)
 8001388:	461a      	mov	r2, r3
 800138a:	c903      	ldmia	r1, {r0, r1}
 800138c:	e882 0003 	stmia.w	r2, {r0, r1}
 8001390:	3308      	adds	r3, #8
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
 800139c:	611a      	str	r2, [r3, #16]
 800139e:	829a      	strh	r2, [r3, #20]
        if (status_register & FLAG_MHI) strcpy(error_detail, "MHI - Magnet Too Strong");
 80013a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013a4:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d00a      	beq.n	80013c8 <Print_Reading_SPI4A+0xbc>
 80013b2:	f107 030c 	add.w	r3, r7, #12
 80013b6:	4a3f      	ldr	r2, [pc, #252]	@ (80014b4 <Print_Reading_SPI4A+0x1a8>)
 80013b8:	461c      	mov	r4, r3
 80013ba:	4615      	mov	r5, r2
 80013bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013c0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80013c4:	e884 0003 	stmia.w	r4, {r0, r1}
        if (status_register & FLAG_MLO) strcpy(error_detail, "MLO - Magnet Too Weak");
 80013c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013cc:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	f003 0320 	and.w	r3, r3, #32
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d00b      	beq.n	80013f2 <Print_Reading_SPI4A+0xe6>
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	4a36      	ldr	r2, [pc, #216]	@ (80014b8 <Print_Reading_SPI4A+0x1ac>)
 80013e0:	461c      	mov	r4, r3
 80013e2:	4615      	mov	r5, r2
 80013e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013e8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80013ec:	6020      	str	r0, [r4, #0]
 80013ee:	3404      	adds	r4, #4
 80013f0:	8021      	strh	r1, [r4, #0]
        if (status_register & FLAG_MEM_Err) strcpy(error_detail, "MEM_Err - Memory Error");
 80013f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013f6:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	f003 0310 	and.w	r3, r3, #16
 8001400:	2b00      	cmp	r3, #0
 8001402:	d00e      	beq.n	8001422 <Print_Reading_SPI4A+0x116>
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	4a2c      	ldr	r2, [pc, #176]	@ (80014bc <Print_Reading_SPI4A+0x1b0>)
 800140a:	461c      	mov	r4, r3
 800140c:	4615      	mov	r5, r2
 800140e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001410:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001412:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001416:	6020      	str	r0, [r4, #0]
 8001418:	3404      	adds	r4, #4
 800141a:	8021      	strh	r1, [r4, #0]
 800141c:	3402      	adds	r4, #2
 800141e:	0c0b      	lsrs	r3, r1, #16
 8001420:	7023      	strb	r3, [r4, #0]
        sprintf(status_str, "Status: ERROR (%s)", error_detail);
 8001422:	f107 020c 	add.w	r2, r7, #12
 8001426:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800142a:	4925      	ldr	r1, [pc, #148]	@ (80014c0 <Print_Reading_SPI4A+0x1b4>)
 800142c:	4618      	mov	r0, r3
 800142e:	f005 f9c1 	bl	80067b4 <siprintf>
 8001432:	e005      	b.n	8001440 <Print_Reading_SPI4A+0x134>
    } else {
        // No errors detected, normal operation.
        sprintf(status_str, "Status: OK");
 8001434:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001438:	4922      	ldr	r1, [pc, #136]	@ (80014c4 <Print_Reading_SPI4A+0x1b8>)
 800143a:	4618      	mov	r0, r3
 800143c:	f005 f9ba 	bl	80067b4 <siprintf>
    }

    // Combine all parts into the final output string.
    sprintf(buffer, "Pos: %6lu | Angle: %7.2f° | Parity: %s | %s\r\n",
            (unsigned long)reading->position,
 8001440:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001444:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	685c      	ldr	r4, [r3, #4]
            reading->angle_degrees,
 800144c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001450:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	689b      	ldr	r3, [r3, #8]
    sprintf(buffer, "Pos: %6lu | Angle: %7.2f° | Parity: %s | %s\r\n",
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff f89d 	bl	8000598 <__aeabi_f2d>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8001466:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800146a:	9103      	str	r1, [sp, #12]
 800146c:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 8001470:	9102      	str	r1, [sp, #8]
 8001472:	e9cd 2300 	strd	r2, r3, [sp]
 8001476:	4622      	mov	r2, r4
 8001478:	4913      	ldr	r1, [pc, #76]	@ (80014c8 <Print_Reading_SPI4A+0x1bc>)
 800147a:	f005 f99b 	bl	80067b4 <siprintf>
            parity_str,
            status_str);

    HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 800147e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001482:	4618      	mov	r0, r3
 8001484:	f7fe ff1c 	bl	80002c0 <strlen>
 8001488:	4603      	mov	r3, r0
 800148a:	b29a      	uxth	r2, r3
 800148c:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8001490:	f04f 33ff 	mov.w	r3, #4294967295
 8001494:	480d      	ldr	r0, [pc, #52]	@ (80014cc <Print_Reading_SPI4A+0x1c0>)
 8001496:	f002 fffd 	bl	8004494 <HAL_UART_Transmit>
}
 800149a:	bf00      	nop
 800149c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bdb0      	pop	{r4, r5, r7, pc}
 80014a4:	0800a0bc 	.word	0x0800a0bc
 80014a8:	0800a0c0 	.word	0x0800a0c0
 80014ac:	0800a0c8 	.word	0x0800a0c8
 80014b0:	0800a178 	.word	0x0800a178
 80014b4:	0800a0e0 	.word	0x0800a0e0
 80014b8:	0800a0f8 	.word	0x0800a0f8
 80014bc:	0800a110 	.word	0x0800a110
 80014c0:	0800a128 	.word	0x0800a128
 80014c4:	0800a13c 	.word	0x0800a13c
 80014c8:	0800a148 	.word	0x0800a148
 80014cc:	200001f0 	.word	0x200001f0

080014d0 <SystemClock_Config>:



/* System configuration functions (same as in main.c) */
void SystemClock_Config(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b094      	sub	sp, #80	@ 0x50
 80014d4:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014d6:	f107 0318 	add.w	r3, r7, #24
 80014da:	2238      	movs	r2, #56	@ 0x38
 80014dc:	2100      	movs	r1, #0
 80014de:	4618      	mov	r0, r3
 80014e0:	f005 f9cd 	bl	800687e <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	611a      	str	r2, [r3, #16]

    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80014f2:	2000      	movs	r0, #0
 80014f4:	f001 f844 	bl	8002580 <HAL_PWREx_ControlVoltageScaling>

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014f8:	2302      	movs	r3, #2
 80014fa:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001500:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001502:	2340      	movs	r3, #64	@ 0x40
 8001504:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001506:	2302      	movs	r3, #2
 8001508:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800150a:	2302      	movs	r3, #2
 800150c:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800150e:	2304      	movs	r3, #4
 8001510:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLN = 85;
 8001512:	2355      	movs	r3, #85	@ 0x55
 8001514:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001516:	2302      	movs	r3, #2
 8001518:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800151a:	2302      	movs	r3, #2
 800151c:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800151e:	2302      	movs	r3, #2
 8001520:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001522:	f107 0318 	add.w	r3, r7, #24
 8001526:	4618      	mov	r0, r3
 8001528:	f001 f8de 	bl	80026e8 <HAL_RCC_OscConfig>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <SystemClock_Config+0x66>
        Error_Handler();
 8001532:	f000 f97b 	bl	800182c <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001536:	230f      	movs	r3, #15
 8001538:	607b      	str	r3, [r7, #4]
                                  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800153a:	2303      	movs	r3, #3
 800153c:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001542:	2300      	movs	r3, #0
 8001544:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	2104      	movs	r1, #4
 800154e:	4618      	mov	r0, r3
 8001550:	f001 fbdc 	bl	8002d0c <HAL_RCC_ClockConfig>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <SystemClock_Config+0x8e>
        Error_Handler();
 800155a:	f000 f967 	bl	800182c <Error_Handler>
    }
    HAL_RCC_MCOConfig(RCC_MCO_PG10, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800155e:	2200      	movs	r2, #0
 8001560:	f04f 7140 	mov.w	r1, #50331648	@ 0x3000000
 8001564:	4803      	ldr	r0, [pc, #12]	@ (8001574 <SystemClock_Config+0xa4>)
 8001566:	f001 fd0d 	bl	8002f84 <HAL_RCC_MCOConfig>
}
 800156a:	bf00      	nop
 800156c:	3750      	adds	r7, #80	@ 0x50
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	00060400 	.word	0x00060400

08001578 <MX_LPUART1_UART_Init>:

static void MX_LPUART1_UART_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
    hlpuart1.Instance = LPUART1;
 800157c:	4b21      	ldr	r3, [pc, #132]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 800157e:	4a22      	ldr	r2, [pc, #136]	@ (8001608 <MX_LPUART1_UART_Init+0x90>)
 8001580:	601a      	str	r2, [r3, #0]
    hlpuart1.Init.BaudRate = 115200;
 8001582:	4b20      	ldr	r3, [pc, #128]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 8001584:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001588:	605a      	str	r2, [r3, #4]
    hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800158a:	4b1e      	ldr	r3, [pc, #120]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
    hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001590:	4b1c      	ldr	r3, [pc, #112]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
    hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001596:	4b1b      	ldr	r3, [pc, #108]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
    hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800159c:	4b19      	ldr	r3, [pc, #100]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 800159e:	220c      	movs	r2, #12
 80015a0:	615a      	str	r2, [r3, #20]
    hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015a2:	4b18      	ldr	r3, [pc, #96]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	619a      	str	r2, [r3, #24]
    hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015a8:	4b16      	ldr	r3, [pc, #88]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	621a      	str	r2, [r3, #32]
    hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015ae:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015b4:	4b13      	ldr	r3, [pc, #76]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 80015ba:	4812      	ldr	r0, [pc, #72]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 80015bc:	f002 ff1a 	bl	80043f4 <HAL_UART_Init>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_LPUART1_UART_Init+0x52>
        Error_Handler();
 80015c6:	f000 f931 	bl	800182c <Error_Handler>
    }
    if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) {
 80015ca:	2100      	movs	r1, #0
 80015cc:	480d      	ldr	r0, [pc, #52]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 80015ce:	f004 f900 	bl	80057d2 <HAL_UARTEx_SetTxFifoThreshold>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_LPUART1_UART_Init+0x64>
        Error_Handler();
 80015d8:	f000 f928 	bl	800182c <Error_Handler>
    }
    if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) {
 80015dc:	2100      	movs	r1, #0
 80015de:	4809      	ldr	r0, [pc, #36]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 80015e0:	f004 f935 	bl	800584e <HAL_UARTEx_SetRxFifoThreshold>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_LPUART1_UART_Init+0x76>
        Error_Handler();
 80015ea:	f000 f91f 	bl	800182c <Error_Handler>
    }
    if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK) {
 80015ee:	4805      	ldr	r0, [pc, #20]	@ (8001604 <MX_LPUART1_UART_Init+0x8c>)
 80015f0:	f004 f8b6 	bl	8005760 <HAL_UARTEx_DisableFifoMode>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_LPUART1_UART_Init+0x86>
        Error_Handler();
 80015fa:	f000 f917 	bl	800182c <Error_Handler>
    }
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	200001f0 	.word	0x200001f0
 8001608:	40008000 	.word	0x40008000

0800160c <MX_SPI2_Init>:

static void MX_SPI2_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
    hspi2.Instance = SPI2;
 8001610:	4b1b      	ldr	r3, [pc, #108]	@ (8001680 <MX_SPI2_Init+0x74>)
 8001612:	4a1c      	ldr	r2, [pc, #112]	@ (8001684 <MX_SPI2_Init+0x78>)
 8001614:	601a      	str	r2, [r3, #0]
    hspi2.Init.Mode = SPI_MODE_MASTER;
 8001616:	4b1a      	ldr	r3, [pc, #104]	@ (8001680 <MX_SPI2_Init+0x74>)
 8001618:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800161c:	605a      	str	r2, [r3, #4]
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800161e:	4b18      	ldr	r3, [pc, #96]	@ (8001680 <MX_SPI2_Init+0x74>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001624:	4b16      	ldr	r3, [pc, #88]	@ (8001680 <MX_SPI2_Init+0x74>)
 8001626:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800162a:	60da      	str	r2, [r3, #12]
    hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800162c:	4b14      	ldr	r3, [pc, #80]	@ (8001680 <MX_SPI2_Init+0x74>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
    hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001632:	4b13      	ldr	r3, [pc, #76]	@ (8001680 <MX_SPI2_Init+0x74>)
 8001634:	2201      	movs	r2, #1
 8001636:	615a      	str	r2, [r3, #20]
    hspi2.Init.NSS = SPI_NSS_SOFT;
 8001638:	4b11      	ldr	r3, [pc, #68]	@ (8001680 <MX_SPI2_Init+0x74>)
 800163a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800163e:	619a      	str	r2, [r3, #24]
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001640:	4b0f      	ldr	r3, [pc, #60]	@ (8001680 <MX_SPI2_Init+0x74>)
 8001642:	2238      	movs	r2, #56	@ 0x38
 8001644:	61da      	str	r2, [r3, #28]
    hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001646:	4b0e      	ldr	r3, [pc, #56]	@ (8001680 <MX_SPI2_Init+0x74>)
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
    hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800164c:	4b0c      	ldr	r3, [pc, #48]	@ (8001680 <MX_SPI2_Init+0x74>)
 800164e:	2200      	movs	r2, #0
 8001650:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001652:	4b0b      	ldr	r3, [pc, #44]	@ (8001680 <MX_SPI2_Init+0x74>)
 8001654:	2200      	movs	r2, #0
 8001656:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi2.Init.CRCPolynomial = 7;
 8001658:	4b09      	ldr	r3, [pc, #36]	@ (8001680 <MX_SPI2_Init+0x74>)
 800165a:	2207      	movs	r2, #7
 800165c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800165e:	4b08      	ldr	r3, [pc, #32]	@ (8001680 <MX_SPI2_Init+0x74>)
 8001660:	2200      	movs	r2, #0
 8001662:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001664:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <MX_SPI2_Init+0x74>)
 8001666:	2200      	movs	r2, #0
 8001668:	635a      	str	r2, [r3, #52]	@ 0x34

    if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 800166a:	4805      	ldr	r0, [pc, #20]	@ (8001680 <MX_SPI2_Init+0x74>)
 800166c:	f001 fffe 	bl	800366c <HAL_SPI_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_SPI2_Init+0x6e>
        Error_Handler();
 8001676:	f000 f8d9 	bl	800182c <Error_Handler>
    }
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000284 	.word	0x20000284
 8001684:	40003800 	.word	0x40003800

08001688 <MX_SPI3_Init>:

static void MX_SPI3_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
    hspi3.Instance = SPI3;
 800168c:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <MX_SPI3_Init+0x74>)
 800168e:	4a1c      	ldr	r2, [pc, #112]	@ (8001700 <MX_SPI3_Init+0x78>)
 8001690:	601a      	str	r2, [r3, #0]
    hspi3.Init.Mode = SPI_MODE_MASTER;
 8001692:	4b1a      	ldr	r3, [pc, #104]	@ (80016fc <MX_SPI3_Init+0x74>)
 8001694:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001698:	605a      	str	r2, [r3, #4]
    hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800169a:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <MX_SPI3_Init+0x74>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
    hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80016a0:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016a2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80016a6:	60da      	str	r2, [r3, #12]
    hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016a8:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	611a      	str	r2, [r3, #16]
    hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80016ae:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	615a      	str	r2, [r3, #20]
    hspi3.Init.NSS = SPI_NSS_SOFT;
 80016b4:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016ba:	619a      	str	r2, [r3, #24]
    hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80016bc:	4b0f      	ldr	r3, [pc, #60]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016be:	2238      	movs	r2, #56	@ 0x38
 80016c0:	61da      	str	r2, [r3, #28]
    hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016c2:	4b0e      	ldr	r3, [pc, #56]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	621a      	str	r2, [r3, #32]
    hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80016c8:	4b0c      	ldr	r3, [pc, #48]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ce:	4b0b      	ldr	r3, [pc, #44]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi3.Init.CRCPolynomial = 7;
 80016d4:	4b09      	ldr	r3, [pc, #36]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016d6:	2207      	movs	r2, #7
 80016d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016da:	4b08      	ldr	r3, [pc, #32]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016dc:	2200      	movs	r2, #0
 80016de:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80016e0:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 80016e6:	4805      	ldr	r0, [pc, #20]	@ (80016fc <MX_SPI3_Init+0x74>)
 80016e8:	f001 ffc0 	bl	800366c <HAL_SPI_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_SPI3_Init+0x6e>
        Error_Handler();
 80016f2:	f000 f89b 	bl	800182c <Error_Handler>
    }
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200002e8 	.word	0x200002e8
 8001700:	40003c00 	.word	0x40003c00

08001704 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08a      	sub	sp, #40	@ 0x28
 8001708:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
 8001718:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800171a:	4b41      	ldr	r3, [pc, #260]	@ (8001820 <MX_GPIO_Init+0x11c>)
 800171c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171e:	4a40      	ldr	r2, [pc, #256]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001720:	f043 0304 	orr.w	r3, r3, #4
 8001724:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001726:	4b3e      	ldr	r3, [pc, #248]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172a:	f003 0304 	and.w	r3, r3, #4
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001732:	4b3b      	ldr	r3, [pc, #236]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001736:	4a3a      	ldr	r2, [pc, #232]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001738:	f043 0320 	orr.w	r3, r3, #32
 800173c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800173e:	4b38      	ldr	r3, [pc, #224]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	f003 0320 	and.w	r3, r3, #32
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800174a:	4b35      	ldr	r3, [pc, #212]	@ (8001820 <MX_GPIO_Init+0x11c>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	4a34      	ldr	r2, [pc, #208]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001750:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001756:	4b32      	ldr	r3, [pc, #200]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001762:	4b2f      	ldr	r3, [pc, #188]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001766:	4a2e      	ldr	r2, [pc, #184]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001768:	f043 0301 	orr.w	r3, r3, #1
 800176c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800176e:	4b2c      	ldr	r3, [pc, #176]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800177a:	4b29      	ldr	r3, [pc, #164]	@ (8001820 <MX_GPIO_Init+0x11c>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	4a28      	ldr	r2, [pc, #160]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001780:	f043 0302 	orr.w	r3, r3, #2
 8001784:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001786:	4b26      	ldr	r3, [pc, #152]	@ (8001820 <MX_GPIO_Init+0x11c>)
 8001788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178a:	f003 0302 	and.w	r3, r3, #2
 800178e:	603b      	str	r3, [r7, #0]
 8001790:	683b      	ldr	r3, [r7, #0]

    HAL_GPIO_WritePin(ENCODER_NSS_PORT, ENCODER_NSS_PIN, GPIO_PIN_SET);
 8001792:	2201      	movs	r2, #1
 8001794:	2110      	movs	r1, #16
 8001796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800179a:	f000 feb5 	bl	8002508 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);  // LD2
 800179e:	2200      	movs	r2, #0
 80017a0:	2120      	movs	r1, #32
 80017a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a6:	f000 feaf 	bl	8002508 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = GPIO_PIN_13;  // B1
 80017aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	4619      	mov	r1, r3
 80017c0:	4818      	ldr	r0, [pc, #96]	@ (8001824 <MX_GPIO_Init+0x120>)
 80017c2:	f000 fd1f 	bl	8002204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017cc:	2302      	movs	r3, #2
 80017ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d4:	2300      	movs	r3, #0
 80017d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80017d8:	2300      	movs	r3, #0
 80017da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	4619      	mov	r1, r3
 80017e2:	4811      	ldr	r0, [pc, #68]	@ (8001828 <MX_GPIO_Init+0x124>)
 80017e4:	f000 fd0e 	bl	8002204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_NSS_PIN | GPIO_PIN_5;  // NSS and LD2
 80017e8:	2330      	movs	r3, #48	@ 0x30
 80017ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ec:	2301      	movs	r3, #1
 80017ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2300      	movs	r3, #0
 80017f6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f8:	f107 0314 	add.w	r3, r7, #20
 80017fc:	4619      	mov	r1, r3
 80017fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001802:	f000 fcff 	bl	8002204 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001806:	2200      	movs	r2, #0
 8001808:	2100      	movs	r1, #0
 800180a:	2028      	movs	r0, #40	@ 0x28
 800180c:	f000 fc05 	bl	800201a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001810:	2028      	movs	r0, #40	@ 0x28
 8001812:	f000 fc1c 	bl	800204e <HAL_NVIC_EnableIRQ>
}
 8001816:	bf00      	nop
 8001818:	3728      	adds	r7, #40	@ 0x28
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40021000 	.word	0x40021000
 8001824:	48000800 	.word	0x48000800
 8001828:	48001800 	.word	0x48001800

0800182c <Error_Handler>:

void Error_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001830:	b672      	cpsid	i
}
 8001832:	bf00      	nop
    __disable_irq();
    while (1) {
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <Error_Handler+0x8>

08001838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183e:	4b0f      	ldr	r3, [pc, #60]	@ (800187c <HAL_MspInit+0x44>)
 8001840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001842:	4a0e      	ldr	r2, [pc, #56]	@ (800187c <HAL_MspInit+0x44>)
 8001844:	f043 0301 	orr.w	r3, r3, #1
 8001848:	6613      	str	r3, [r2, #96]	@ 0x60
 800184a:	4b0c      	ldr	r3, [pc, #48]	@ (800187c <HAL_MspInit+0x44>)
 800184c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001856:	4b09      	ldr	r3, [pc, #36]	@ (800187c <HAL_MspInit+0x44>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185a:	4a08      	ldr	r2, [pc, #32]	@ (800187c <HAL_MspInit+0x44>)
 800185c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001860:	6593      	str	r3, [r2, #88]	@ 0x58
 8001862:	4b06      	ldr	r3, [pc, #24]	@ (800187c <HAL_MspInit+0x44>)
 8001864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800186a:	603b      	str	r3, [r7, #0]
 800186c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800186e:	f000 ff2b 	bl	80026c8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40021000 	.word	0x40021000

08001880 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b09e      	sub	sp, #120	@ 0x78
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001898:	f107 0310 	add.w	r3, r7, #16
 800189c:	2254      	movs	r2, #84	@ 0x54
 800189e:	2100      	movs	r1, #0
 80018a0:	4618      	mov	r0, r3
 80018a2:	f004 ffec 	bl	800687e <memset>
  if(huart->Instance==LPUART1)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a23      	ldr	r2, [pc, #140]	@ (8001938 <HAL_UART_MspInit+0xb8>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d13e      	bne.n	800192e <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80018b0:	2320      	movs	r3, #32
 80018b2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80018b4:	2300      	movs	r3, #0
 80018b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018b8:	f107 0310 	add.w	r3, r7, #16
 80018bc:	4618      	mov	r0, r3
 80018be:	f001 fc87 	bl	80031d0 <HAL_RCCEx_PeriphCLKConfig>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018c8:	f7ff ffb0 	bl	800182c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80018cc:	4b1b      	ldr	r3, [pc, #108]	@ (800193c <HAL_UART_MspInit+0xbc>)
 80018ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018d0:	4a1a      	ldr	r2, [pc, #104]	@ (800193c <HAL_UART_MspInit+0xbc>)
 80018d2:	f043 0301 	orr.w	r3, r3, #1
 80018d6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80018d8:	4b18      	ldr	r3, [pc, #96]	@ (800193c <HAL_UART_MspInit+0xbc>)
 80018da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e4:	4b15      	ldr	r3, [pc, #84]	@ (800193c <HAL_UART_MspInit+0xbc>)
 80018e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e8:	4a14      	ldr	r2, [pc, #80]	@ (800193c <HAL_UART_MspInit+0xbc>)
 80018ea:	f043 0301 	orr.w	r3, r3, #1
 80018ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018f0:	4b12      	ldr	r3, [pc, #72]	@ (800193c <HAL_UART_MspInit+0xbc>)
 80018f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80018fc:	230c      	movs	r3, #12
 80018fe:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001900:	2302      	movs	r3, #2
 8001902:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001908:	2300      	movs	r3, #0
 800190a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800190c:	230c      	movs	r3, #12
 800190e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001910:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001914:	4619      	mov	r1, r3
 8001916:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800191a:	f000 fc73 	bl	8002204 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	205b      	movs	r0, #91	@ 0x5b
 8001924:	f000 fb79 	bl	800201a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001928:	205b      	movs	r0, #91	@ 0x5b
 800192a:	f000 fb90 	bl	800204e <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800192e:	bf00      	nop
 8001930:	3778      	adds	r7, #120	@ 0x78
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40008000 	.word	0x40008000
 800193c:	40021000 	.word	0x40021000

08001940 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08c      	sub	sp, #48	@ 0x30
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	f107 031c 	add.w	r3, r7, #28
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a36      	ldr	r2, [pc, #216]	@ (8001a38 <HAL_SPI_MspInit+0xf8>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d131      	bne.n	80019c6 <HAL_SPI_MspInit+0x86>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001962:	4b36      	ldr	r3, [pc, #216]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 8001964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001966:	4a35      	ldr	r2, [pc, #212]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 8001968:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800196c:	6593      	str	r3, [r2, #88]	@ 0x58
 800196e:	4b33      	ldr	r3, [pc, #204]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 8001970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001972:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001976:	61bb      	str	r3, [r7, #24]
 8001978:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800197a:	4b30      	ldr	r3, [pc, #192]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 800197c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 8001980:	f043 0302 	orr.w	r3, r3, #2
 8001984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001986:	4b2d      	ldr	r3, [pc, #180]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 8001988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001992:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001998:	2302      	movs	r3, #2
 800199a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a0:	2300      	movs	r3, #0
 80019a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019a4:	2305      	movs	r3, #5
 80019a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a8:	f107 031c 	add.w	r3, r7, #28
 80019ac:	4619      	mov	r1, r3
 80019ae:	4824      	ldr	r0, [pc, #144]	@ (8001a40 <HAL_SPI_MspInit+0x100>)
 80019b0:	f000 fc28 	bl	8002204 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80019b4:	2200      	movs	r2, #0
 80019b6:	2100      	movs	r1, #0
 80019b8:	2024      	movs	r0, #36	@ 0x24
 80019ba:	f000 fb2e 	bl	800201a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80019be:	2024      	movs	r0, #36	@ 0x24
 80019c0:	f000 fb45 	bl	800204e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80019c4:	e034      	b.n	8001a30 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI3)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a1e      	ldr	r2, [pc, #120]	@ (8001a44 <HAL_SPI_MspInit+0x104>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d12f      	bne.n	8001a30 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80019d0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 80019d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d4:	4a19      	ldr	r2, [pc, #100]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 80019d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019da:	6593      	str	r3, [r2, #88]	@ 0x58
 80019dc:	4b17      	ldr	r3, [pc, #92]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 80019de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e8:	4b14      	ldr	r3, [pc, #80]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 80019ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ec:	4a13      	ldr	r2, [pc, #76]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 80019ee:	f043 0302 	orr.w	r3, r3, #2
 80019f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f4:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <HAL_SPI_MspInit+0xfc>)
 80019f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f8:	f003 0302 	and.w	r3, r3, #2
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001a00:	2338      	movs	r3, #56	@ 0x38
 8001a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a04:	2302      	movs	r3, #2
 8001a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a10:	2306      	movs	r3, #6
 8001a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a14:	f107 031c 	add.w	r3, r7, #28
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4809      	ldr	r0, [pc, #36]	@ (8001a40 <HAL_SPI_MspInit+0x100>)
 8001a1c:	f000 fbf2 	bl	8002204 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8001a20:	2200      	movs	r2, #0
 8001a22:	2100      	movs	r1, #0
 8001a24:	2033      	movs	r0, #51	@ 0x33
 8001a26:	f000 faf8 	bl	800201a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001a2a:	2033      	movs	r0, #51	@ 0x33
 8001a2c:	f000 fb0f 	bl	800204e <HAL_NVIC_EnableIRQ>
}
 8001a30:	bf00      	nop
 8001a32:	3730      	adds	r7, #48	@ 0x30
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40003800 	.word	0x40003800
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	48000400 	.word	0x48000400
 8001a44:	40003c00 	.word	0x40003c00

08001a48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <NMI_Handler+0x4>

08001a50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <HardFault_Handler+0x4>

08001a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a5c:	bf00      	nop
 8001a5e:	e7fd      	b.n	8001a5c <MemManage_Handler+0x4>

08001a60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <BusFault_Handler+0x4>

08001a68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a6c:	bf00      	nop
 8001a6e:	e7fd      	b.n	8001a6c <UsageFault_Handler+0x4>

08001a70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a9e:	f000 f9a1 	bl	8001de4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
	...

08001aa8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001aac:	4802      	ldr	r0, [pc, #8]	@ (8001ab8 <SPI2_IRQHandler+0x10>)
 8001aae:	f002 fa1d 	bl	8003eec <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000284 	.word	0x20000284

08001abc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001ac0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ac4:	f000 fd38 	bl	8002538 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}

08001acc <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001ad0:	4802      	ldr	r0, [pc, #8]	@ (8001adc <SPI3_IRQHandler+0x10>)
 8001ad2:	f002 fa0b 	bl	8003eec <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	200002e8 	.word	0x200002e8

08001ae0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001ae4:	4802      	ldr	r0, [pc, #8]	@ (8001af0 <LPUART1_IRQHandler+0x10>)
 8001ae6:	f002 fd63 	bl	80045b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200001f0 	.word	0x200001f0

08001af4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return 1;
 8001af8:	2301      	movs	r3, #1
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <_kill>:

int _kill(int pid, int sig)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b0e:	f004 ff09 	bl	8006924 <__errno>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2216      	movs	r2, #22
 8001b16:	601a      	str	r2, [r3, #0]
  return -1;
 8001b18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <_exit>:

void _exit (int status)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff ffe7 	bl	8001b04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b36:	bf00      	nop
 8001b38:	e7fd      	b.n	8001b36 <_exit+0x12>

08001b3a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b086      	sub	sp, #24
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
 8001b4a:	e00a      	b.n	8001b62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b4c:	f3af 8000 	nop.w
 8001b50:	4601      	mov	r1, r0
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	1c5a      	adds	r2, r3, #1
 8001b56:	60ba      	str	r2, [r7, #8]
 8001b58:	b2ca      	uxtb	r2, r1
 8001b5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	617b      	str	r3, [r7, #20]
 8001b62:	697a      	ldr	r2, [r7, #20]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	dbf0      	blt.n	8001b4c <_read+0x12>
  }

  return len;
 8001b6a:	687b      	ldr	r3, [r7, #4]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3718      	adds	r7, #24
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	e009      	b.n	8001b9a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	1c5a      	adds	r2, r3, #1
 8001b8a:	60ba      	str	r2, [r7, #8]
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	3301      	adds	r3, #1
 8001b98:	617b      	str	r3, [r7, #20]
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	dbf1      	blt.n	8001b86 <_write+0x12>
  }
  return len;
 8001ba2:	687b      	ldr	r3, [r7, #4]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <_close>:

int _close(int file)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bd4:	605a      	str	r2, [r3, #4]
  return 0;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_isatty>:

int _isatty(int file)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bec:	2301      	movs	r3, #1
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b085      	sub	sp, #20
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c1c:	4a14      	ldr	r2, [pc, #80]	@ (8001c70 <_sbrk+0x5c>)
 8001c1e:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <_sbrk+0x60>)
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c28:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <_sbrk+0x64>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d102      	bne.n	8001c36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <_sbrk+0x64>)
 8001c32:	4a12      	ldr	r2, [pc, #72]	@ (8001c7c <_sbrk+0x68>)
 8001c34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c36:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <_sbrk+0x64>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d207      	bcs.n	8001c54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c44:	f004 fe6e 	bl	8006924 <__errno>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	220c      	movs	r2, #12
 8001c4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c52:	e009      	b.n	8001c68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c54:	4b08      	ldr	r3, [pc, #32]	@ (8001c78 <_sbrk+0x64>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c5a:	4b07      	ldr	r3, [pc, #28]	@ (8001c78 <_sbrk+0x64>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4413      	add	r3, r2
 8001c62:	4a05      	ldr	r2, [pc, #20]	@ (8001c78 <_sbrk+0x64>)
 8001c64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c66:	68fb      	ldr	r3, [r7, #12]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20020000 	.word	0x20020000
 8001c74:	00000400 	.word	0x00000400
 8001c78:	2000034c 	.word	0x2000034c
 8001c7c:	200004a0 	.word	0x200004a0

08001c80 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <SystemInit+0x20>)
 8001c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c8a:	4a05      	ldr	r2, [pc, #20]	@ (8001ca0 <SystemInit+0x20>)
 8001c8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <calculate_even_parity>:
 */

#include "utils.h"

uint8_t calculate_even_parity(uint16_t val)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	80fb      	strh	r3, [r7, #6]
    uint8_t parity = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 15; i++)
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	e00f      	b.n	8001cd8 <calculate_even_parity+0x34>
    {
        parity ^= (val >> i) & 0x01;
 8001cb8:	88fa      	ldrh	r2, [r7, #6]
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	fa42 f303 	asr.w	r3, r2, r3
 8001cc0:	b25b      	sxtb	r3, r3
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	b25a      	sxtb	r2, r3
 8001cc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ccc:	4053      	eors	r3, r2
 8001cce:	b25b      	sxtb	r3, r3
 8001cd0:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 15; i++)
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	60bb      	str	r3, [r7, #8]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	2b0e      	cmp	r3, #14
 8001cdc:	ddec      	ble.n	8001cb8 <calculate_even_parity+0x14>
    }
    return parity;
 8001cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3714      	adds	r7, #20
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001cec:	480d      	ldr	r0, [pc, #52]	@ (8001d24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cf0:	f7ff ffc6 	bl	8001c80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cf4:	480c      	ldr	r0, [pc, #48]	@ (8001d28 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cf6:	490d      	ldr	r1, [pc, #52]	@ (8001d2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cf8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d30 <LoopForever+0xe>)
  movs r3, #0
 8001cfa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001cfc:	e002      	b.n	8001d04 <LoopCopyDataInit>

08001cfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d02:	3304      	adds	r3, #4

08001d04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d08:	d3f9      	bcc.n	8001cfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d0c:	4c0a      	ldr	r4, [pc, #40]	@ (8001d38 <LoopForever+0x16>)
  movs r3, #0
 8001d0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d10:	e001      	b.n	8001d16 <LoopFillZerobss>

08001d12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d14:	3204      	adds	r2, #4

08001d16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d18:	d3fb      	bcc.n	8001d12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d1a:	f004 fe09 	bl	8006930 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d1e:	f7ff faab 	bl	8001278 <main>

08001d22 <LoopForever>:

LoopForever:
    b LoopForever
 8001d22:	e7fe      	b.n	8001d22 <LoopForever>
  ldr   r0, =_estack
 8001d24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d2c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d30:	0800a614 	.word	0x0800a614
  ldr r2, =_sbss
 8001d34:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d38:	200004a0 	.word	0x200004a0

08001d3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d3c:	e7fe      	b.n	8001d3c <ADC1_2_IRQHandler>

08001d3e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d48:	2003      	movs	r0, #3
 8001d4a:	f000 f95b 	bl	8002004 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d4e:	2000      	movs	r0, #0
 8001d50:	f000 f80e 	bl	8001d70 <HAL_InitTick>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d002      	beq.n	8001d60 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	71fb      	strb	r3, [r7, #7]
 8001d5e:	e001      	b.n	8001d64 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d60:	f7ff fd6a 	bl	8001838 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d64:	79fb      	ldrb	r3, [r7, #7]

}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001d7c:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <HAL_InitTick+0x68>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d022      	beq.n	8001dca <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001d84:	4b15      	ldr	r3, [pc, #84]	@ (8001ddc <HAL_InitTick+0x6c>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4b13      	ldr	r3, [pc, #76]	@ (8001dd8 <HAL_InitTick+0x68>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d90:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f000 f966 	bl	800206a <HAL_SYSTICK_Config>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d10f      	bne.n	8001dc4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b0f      	cmp	r3, #15
 8001da8:	d809      	bhi.n	8001dbe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001daa:	2200      	movs	r2, #0
 8001dac:	6879      	ldr	r1, [r7, #4]
 8001dae:	f04f 30ff 	mov.w	r0, #4294967295
 8001db2:	f000 f932 	bl	800201a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001db6:	4a0a      	ldr	r2, [pc, #40]	@ (8001de0 <HAL_InitTick+0x70>)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	e007      	b.n	8001dce <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	73fb      	strb	r3, [r7, #15]
 8001dc2:	e004      	b.n	8001dce <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	73fb      	strb	r3, [r7, #15]
 8001dc8:	e001      	b.n	8001dce <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000008 	.word	0x20000008
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	20000004 	.word	0x20000004

08001de4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001de8:	4b05      	ldr	r3, [pc, #20]	@ (8001e00 <HAL_IncTick+0x1c>)
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	4b05      	ldr	r3, [pc, #20]	@ (8001e04 <HAL_IncTick+0x20>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4413      	add	r3, r2
 8001df2:	4a03      	ldr	r2, [pc, #12]	@ (8001e00 <HAL_IncTick+0x1c>)
 8001df4:	6013      	str	r3, [r2, #0]
}
 8001df6:	bf00      	nop
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	20000350 	.word	0x20000350
 8001e04:	20000008 	.word	0x20000008

08001e08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e0c:	4b03      	ldr	r3, [pc, #12]	@ (8001e1c <HAL_GetTick+0x14>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	20000350 	.word	0x20000350

08001e20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e28:	f7ff ffee 	bl	8001e08 <HAL_GetTick>
 8001e2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e38:	d004      	beq.n	8001e44 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e3a:	4b09      	ldr	r3, [pc, #36]	@ (8001e60 <HAL_Delay+0x40>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	4413      	add	r3, r2
 8001e42:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e44:	bf00      	nop
 8001e46:	f7ff ffdf 	bl	8001e08 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	68fa      	ldr	r2, [r7, #12]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d8f7      	bhi.n	8001e46 <HAL_Delay+0x26>
  {
  }
}
 8001e56:	bf00      	nop
 8001e58:	bf00      	nop
 8001e5a:	3710      	adds	r7, #16
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20000008 	.word	0x20000008

08001e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f003 0307 	and.w	r3, r3, #7
 8001e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e80:	4013      	ands	r3, r2
 8001e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e96:	4a04      	ldr	r2, [pc, #16]	@ (8001ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	60d3      	str	r3, [r2, #12]
}
 8001e9c:	bf00      	nop
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb0:	4b04      	ldr	r3, [pc, #16]	@ (8001ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	0a1b      	lsrs	r3, r3, #8
 8001eb6:	f003 0307 	and.w	r3, r3, #7
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	db0b      	blt.n	8001ef2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eda:	79fb      	ldrb	r3, [r7, #7]
 8001edc:	f003 021f 	and.w	r2, r3, #31
 8001ee0:	4907      	ldr	r1, [pc, #28]	@ (8001f00 <__NVIC_EnableIRQ+0x38>)
 8001ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee6:	095b      	lsrs	r3, r3, #5
 8001ee8:	2001      	movs	r0, #1
 8001eea:	fa00 f202 	lsl.w	r2, r0, r2
 8001eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	e000e100 	.word	0xe000e100

08001f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	6039      	str	r1, [r7, #0]
 8001f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	db0a      	blt.n	8001f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	b2da      	uxtb	r2, r3
 8001f1c:	490c      	ldr	r1, [pc, #48]	@ (8001f50 <__NVIC_SetPriority+0x4c>)
 8001f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f22:	0112      	lsls	r2, r2, #4
 8001f24:	b2d2      	uxtb	r2, r2
 8001f26:	440b      	add	r3, r1
 8001f28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f2c:	e00a      	b.n	8001f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	b2da      	uxtb	r2, r3
 8001f32:	4908      	ldr	r1, [pc, #32]	@ (8001f54 <__NVIC_SetPriority+0x50>)
 8001f34:	79fb      	ldrb	r3, [r7, #7]
 8001f36:	f003 030f 	and.w	r3, r3, #15
 8001f3a:	3b04      	subs	r3, #4
 8001f3c:	0112      	lsls	r2, r2, #4
 8001f3e:	b2d2      	uxtb	r2, r2
 8001f40:	440b      	add	r3, r1
 8001f42:	761a      	strb	r2, [r3, #24]
}
 8001f44:	bf00      	nop
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	e000e100 	.word	0xe000e100
 8001f54:	e000ed00 	.word	0xe000ed00

08001f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b089      	sub	sp, #36	@ 0x24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f003 0307 	and.w	r3, r3, #7
 8001f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	f1c3 0307 	rsb	r3, r3, #7
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	bf28      	it	cs
 8001f76:	2304      	movcs	r3, #4
 8001f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	3304      	adds	r3, #4
 8001f7e:	2b06      	cmp	r3, #6
 8001f80:	d902      	bls.n	8001f88 <NVIC_EncodePriority+0x30>
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	3b03      	subs	r3, #3
 8001f86:	e000      	b.n	8001f8a <NVIC_EncodePriority+0x32>
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	fa02 f303 	lsl.w	r3, r2, r3
 8001f96:	43da      	mvns	r2, r3
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	401a      	ands	r2, r3
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8001faa:	43d9      	mvns	r1, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb0:	4313      	orrs	r3, r2
         );
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3724      	adds	r7, #36	@ 0x24
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
	...

08001fc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fd0:	d301      	bcc.n	8001fd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e00f      	b.n	8001ff6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002000 <SysTick_Config+0x40>)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fde:	210f      	movs	r1, #15
 8001fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fe4:	f7ff ff8e 	bl	8001f04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fe8:	4b05      	ldr	r3, [pc, #20]	@ (8002000 <SysTick_Config+0x40>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fee:	4b04      	ldr	r3, [pc, #16]	@ (8002000 <SysTick_Config+0x40>)
 8001ff0:	2207      	movs	r2, #7
 8001ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	e000e010 	.word	0xe000e010

08002004 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f7ff ff29 	bl	8001e64 <__NVIC_SetPriorityGrouping>
}
 8002012:	bf00      	nop
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b086      	sub	sp, #24
 800201e:	af00      	add	r7, sp, #0
 8002020:	4603      	mov	r3, r0
 8002022:	60b9      	str	r1, [r7, #8]
 8002024:	607a      	str	r2, [r7, #4]
 8002026:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002028:	f7ff ff40 	bl	8001eac <__NVIC_GetPriorityGrouping>
 800202c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	68b9      	ldr	r1, [r7, #8]
 8002032:	6978      	ldr	r0, [r7, #20]
 8002034:	f7ff ff90 	bl	8001f58 <NVIC_EncodePriority>
 8002038:	4602      	mov	r2, r0
 800203a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800203e:	4611      	mov	r1, r2
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff ff5f 	bl	8001f04 <__NVIC_SetPriority>
}
 8002046:	bf00      	nop
 8002048:	3718      	adds	r7, #24
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	4603      	mov	r3, r0
 8002056:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff ff33 	bl	8001ec8 <__NVIC_EnableIRQ>
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b082      	sub	sp, #8
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f7ff ffa4 	bl	8001fc0 <SysTick_Config>
 8002078:	4603      	mov	r3, r0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002082:	b480      	push	{r7}
 8002084:	b085      	sub	sp, #20
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800208a:	2300      	movs	r3, #0
 800208c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d005      	beq.n	80020a6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2204      	movs	r2, #4
 800209e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	73fb      	strb	r3, [r7, #15]
 80020a4:	e037      	b.n	8002116 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 020e 	bic.w	r2, r2, #14
 80020b4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80020c4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0201 	bic.w	r2, r2, #1
 80020d4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020da:	f003 021f 	and.w	r2, r3, #31
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e2:	2101      	movs	r1, #1
 80020e4:	fa01 f202 	lsl.w	r2, r1, r2
 80020e8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80020f2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d00c      	beq.n	8002116 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002106:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800210a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002114:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2201      	movs	r2, #1
 800211a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002126:	7bfb      	ldrb	r3, [r7, #15]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3714      	adds	r7, #20
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800213c:	2300      	movs	r3, #0
 800213e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002146:	b2db      	uxtb	r3, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d00d      	beq.n	8002168 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2204      	movs	r2, #4
 8002150:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2201      	movs	r2, #1
 8002156:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	73fb      	strb	r3, [r7, #15]
 8002166:	e047      	b.n	80021f8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 020e 	bic.w	r2, r2, #14
 8002176:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0201 	bic.w	r2, r2, #1
 8002186:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002192:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002196:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219c:	f003 021f 	and.w	r2, r3, #31
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a4:	2101      	movs	r1, #1
 80021a6:	fa01 f202 	lsl.w	r2, r1, r2
 80021aa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80021b4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00c      	beq.n	80021d8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021cc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80021d6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d003      	beq.n	80021f8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	4798      	blx	r3
    }
  }
  return status;
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002204:	b480      	push	{r7}
 8002206:	b087      	sub	sp, #28
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800220e:	2300      	movs	r3, #0
 8002210:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002212:	e15a      	b.n	80024ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	2101      	movs	r1, #1
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	fa01 f303 	lsl.w	r3, r1, r3
 8002220:	4013      	ands	r3, r2
 8002222:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 814c 	beq.w	80024c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 0303 	and.w	r3, r3, #3
 8002234:	2b01      	cmp	r3, #1
 8002236:	d005      	beq.n	8002244 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002240:	2b02      	cmp	r3, #2
 8002242:	d130      	bne.n	80022a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	2203      	movs	r2, #3
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	43db      	mvns	r3, r3
 8002256:	693a      	ldr	r2, [r7, #16]
 8002258:	4013      	ands	r3, r2
 800225a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	68da      	ldr	r2, [r3, #12]
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	4313      	orrs	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800227a:	2201      	movs	r2, #1
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	fa02 f303 	lsl.w	r3, r2, r3
 8002282:	43db      	mvns	r3, r3
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	4013      	ands	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	091b      	lsrs	r3, r3, #4
 8002290:	f003 0201 	and.w	r2, r3, #1
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	fa02 f303 	lsl.w	r3, r2, r3
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	2b03      	cmp	r3, #3
 80022b0:	d017      	beq.n	80022e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	2203      	movs	r2, #3
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43db      	mvns	r3, r3
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	4013      	ands	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	689a      	ldr	r2, [r3, #8]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	fa02 f303 	lsl.w	r3, r2, r3
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	4313      	orrs	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 0303 	and.w	r3, r3, #3
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d123      	bne.n	8002336 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	08da      	lsrs	r2, r3, #3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	3208      	adds	r2, #8
 80022f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	220f      	movs	r2, #15
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	43db      	mvns	r3, r3
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4013      	ands	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	691a      	ldr	r2, [r3, #16]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	fa02 f303 	lsl.w	r3, r2, r3
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	4313      	orrs	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	08da      	lsrs	r2, r3, #3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3208      	adds	r2, #8
 8002330:	6939      	ldr	r1, [r7, #16]
 8002332:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	2203      	movs	r2, #3
 8002342:	fa02 f303 	lsl.w	r3, r2, r3
 8002346:	43db      	mvns	r3, r3
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	4013      	ands	r3, r2
 800234c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f003 0203 	and.w	r2, r3, #3
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	fa02 f303 	lsl.w	r3, r2, r3
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	4313      	orrs	r3, r2
 8002362:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002372:	2b00      	cmp	r3, #0
 8002374:	f000 80a6 	beq.w	80024c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002378:	4b5b      	ldr	r3, [pc, #364]	@ (80024e8 <HAL_GPIO_Init+0x2e4>)
 800237a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800237c:	4a5a      	ldr	r2, [pc, #360]	@ (80024e8 <HAL_GPIO_Init+0x2e4>)
 800237e:	f043 0301 	orr.w	r3, r3, #1
 8002382:	6613      	str	r3, [r2, #96]	@ 0x60
 8002384:	4b58      	ldr	r3, [pc, #352]	@ (80024e8 <HAL_GPIO_Init+0x2e4>)
 8002386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002388:	f003 0301 	and.w	r3, r3, #1
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002390:	4a56      	ldr	r2, [pc, #344]	@ (80024ec <HAL_GPIO_Init+0x2e8>)
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	089b      	lsrs	r3, r3, #2
 8002396:	3302      	adds	r3, #2
 8002398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800239c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	f003 0303 	and.w	r3, r3, #3
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	220f      	movs	r2, #15
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	4013      	ands	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80023ba:	d01f      	beq.n	80023fc <HAL_GPIO_Init+0x1f8>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a4c      	ldr	r2, [pc, #304]	@ (80024f0 <HAL_GPIO_Init+0x2ec>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d019      	beq.n	80023f8 <HAL_GPIO_Init+0x1f4>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a4b      	ldr	r2, [pc, #300]	@ (80024f4 <HAL_GPIO_Init+0x2f0>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d013      	beq.n	80023f4 <HAL_GPIO_Init+0x1f0>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a4a      	ldr	r2, [pc, #296]	@ (80024f8 <HAL_GPIO_Init+0x2f4>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d00d      	beq.n	80023f0 <HAL_GPIO_Init+0x1ec>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a49      	ldr	r2, [pc, #292]	@ (80024fc <HAL_GPIO_Init+0x2f8>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d007      	beq.n	80023ec <HAL_GPIO_Init+0x1e8>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a48      	ldr	r2, [pc, #288]	@ (8002500 <HAL_GPIO_Init+0x2fc>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d101      	bne.n	80023e8 <HAL_GPIO_Init+0x1e4>
 80023e4:	2305      	movs	r3, #5
 80023e6:	e00a      	b.n	80023fe <HAL_GPIO_Init+0x1fa>
 80023e8:	2306      	movs	r3, #6
 80023ea:	e008      	b.n	80023fe <HAL_GPIO_Init+0x1fa>
 80023ec:	2304      	movs	r3, #4
 80023ee:	e006      	b.n	80023fe <HAL_GPIO_Init+0x1fa>
 80023f0:	2303      	movs	r3, #3
 80023f2:	e004      	b.n	80023fe <HAL_GPIO_Init+0x1fa>
 80023f4:	2302      	movs	r3, #2
 80023f6:	e002      	b.n	80023fe <HAL_GPIO_Init+0x1fa>
 80023f8:	2301      	movs	r3, #1
 80023fa:	e000      	b.n	80023fe <HAL_GPIO_Init+0x1fa>
 80023fc:	2300      	movs	r3, #0
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	f002 0203 	and.w	r2, r2, #3
 8002404:	0092      	lsls	r2, r2, #2
 8002406:	4093      	lsls	r3, r2
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4313      	orrs	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800240e:	4937      	ldr	r1, [pc, #220]	@ (80024ec <HAL_GPIO_Init+0x2e8>)
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	089b      	lsrs	r3, r3, #2
 8002414:	3302      	adds	r3, #2
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800241c:	4b39      	ldr	r3, [pc, #228]	@ (8002504 <HAL_GPIO_Init+0x300>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	43db      	mvns	r3, r3
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	4013      	ands	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d003      	beq.n	8002440 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	4313      	orrs	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002440:	4a30      	ldr	r2, [pc, #192]	@ (8002504 <HAL_GPIO_Init+0x300>)
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002446:	4b2f      	ldr	r3, [pc, #188]	@ (8002504 <HAL_GPIO_Init+0x300>)
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	43db      	mvns	r3, r3
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	4013      	ands	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	4313      	orrs	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800246a:	4a26      	ldr	r2, [pc, #152]	@ (8002504 <HAL_GPIO_Init+0x300>)
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002470:	4b24      	ldr	r3, [pc, #144]	@ (8002504 <HAL_GPIO_Init+0x300>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	43db      	mvns	r3, r3
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	4013      	ands	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d003      	beq.n	8002494 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	4313      	orrs	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002494:	4a1b      	ldr	r2, [pc, #108]	@ (8002504 <HAL_GPIO_Init+0x300>)
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800249a:	4b1a      	ldr	r3, [pc, #104]	@ (8002504 <HAL_GPIO_Init+0x300>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	43db      	mvns	r3, r3
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	4013      	ands	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80024be:	4a11      	ldr	r2, [pc, #68]	@ (8002504 <HAL_GPIO_Init+0x300>)
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	3301      	adds	r3, #1
 80024c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	fa22 f303 	lsr.w	r3, r2, r3
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f47f ae9d 	bne.w	8002214 <HAL_GPIO_Init+0x10>
  }
}
 80024da:	bf00      	nop
 80024dc:	bf00      	nop
 80024de:	371c      	adds	r7, #28
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	40021000 	.word	0x40021000
 80024ec:	40010000 	.word	0x40010000
 80024f0:	48000400 	.word	0x48000400
 80024f4:	48000800 	.word	0x48000800
 80024f8:	48000c00 	.word	0x48000c00
 80024fc:	48001000 	.word	0x48001000
 8002500:	48001400 	.word	0x48001400
 8002504:	40010400 	.word	0x40010400

08002508 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	807b      	strh	r3, [r7, #2]
 8002514:	4613      	mov	r3, r2
 8002516:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002518:	787b      	ldrb	r3, [r7, #1]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800251e:	887a      	ldrh	r2, [r7, #2]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002524:	e002      	b.n	800252c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002526:	887a      	ldrh	r2, [r7, #2]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002542:	4b08      	ldr	r3, [pc, #32]	@ (8002564 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002544:	695a      	ldr	r2, [r3, #20]
 8002546:	88fb      	ldrh	r3, [r7, #6]
 8002548:	4013      	ands	r3, r2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d006      	beq.n	800255c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800254e:	4a05      	ldr	r2, [pc, #20]	@ (8002564 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002550:	88fb      	ldrh	r3, [r7, #6]
 8002552:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002554:	88fb      	ldrh	r3, [r7, #6]
 8002556:	4618      	mov	r0, r3
 8002558:	f000 f806 	bl	8002568 <HAL_GPIO_EXTI_Callback>
  }
}
 800255c:	bf00      	nop
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40010400 	.word	0x40010400

08002568 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
	...

08002580 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002580:	b480      	push	{r7}
 8002582:	b085      	sub	sp, #20
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d141      	bne.n	8002612 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800258e:	4b4b      	ldr	r3, [pc, #300]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800259a:	d131      	bne.n	8002600 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800259c:	4b47      	ldr	r3, [pc, #284]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800259e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025a2:	4a46      	ldr	r2, [pc, #280]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025ac:	4b43      	ldr	r3, [pc, #268]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025b4:	4a41      	ldr	r2, [pc, #260]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80025bc:	4b40      	ldr	r3, [pc, #256]	@ (80026c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2232      	movs	r2, #50	@ 0x32
 80025c2:	fb02 f303 	mul.w	r3, r2, r3
 80025c6:	4a3f      	ldr	r2, [pc, #252]	@ (80026c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80025c8:	fba2 2303 	umull	r2, r3, r2, r3
 80025cc:	0c9b      	lsrs	r3, r3, #18
 80025ce:	3301      	adds	r3, #1
 80025d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025d2:	e002      	b.n	80025da <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	3b01      	subs	r3, #1
 80025d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025da:	4b38      	ldr	r3, [pc, #224]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025dc:	695b      	ldr	r3, [r3, #20]
 80025de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025e6:	d102      	bne.n	80025ee <HAL_PWREx_ControlVoltageScaling+0x6e>
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f2      	bne.n	80025d4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025ee:	4b33      	ldr	r3, [pc, #204]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025fa:	d158      	bne.n	80026ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e057      	b.n	80026b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002600:	4b2e      	ldr	r3, [pc, #184]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002606:	4a2d      	ldr	r2, [pc, #180]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800260c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002610:	e04d      	b.n	80026ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002618:	d141      	bne.n	800269e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800261a:	4b28      	ldr	r3, [pc, #160]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002626:	d131      	bne.n	800268c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002628:	4b24      	ldr	r3, [pc, #144]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800262a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800262e:	4a23      	ldr	r2, [pc, #140]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002630:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002634:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002638:	4b20      	ldr	r3, [pc, #128]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002640:	4a1e      	ldr	r2, [pc, #120]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002642:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002646:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002648:	4b1d      	ldr	r3, [pc, #116]	@ (80026c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2232      	movs	r2, #50	@ 0x32
 800264e:	fb02 f303 	mul.w	r3, r2, r3
 8002652:	4a1c      	ldr	r2, [pc, #112]	@ (80026c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002654:	fba2 2303 	umull	r2, r3, r2, r3
 8002658:	0c9b      	lsrs	r3, r3, #18
 800265a:	3301      	adds	r3, #1
 800265c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800265e:	e002      	b.n	8002666 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	3b01      	subs	r3, #1
 8002664:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002666:	4b15      	ldr	r3, [pc, #84]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800266e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002672:	d102      	bne.n	800267a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1f2      	bne.n	8002660 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800267a:	4b10      	ldr	r3, [pc, #64]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800267c:	695b      	ldr	r3, [r3, #20]
 800267e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002682:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002686:	d112      	bne.n	80026ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e011      	b.n	80026b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800268c:	4b0b      	ldr	r3, [pc, #44]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800268e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002692:	4a0a      	ldr	r2, [pc, #40]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002698:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800269c:	e007      	b.n	80026ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800269e:	4b07      	ldr	r3, [pc, #28]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026a6:	4a05      	ldr	r2, [pc, #20]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026ac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3714      	adds	r7, #20
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	40007000 	.word	0x40007000
 80026c0:	20000000 	.word	0x20000000
 80026c4:	431bde83 	.word	0x431bde83

080026c8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80026cc:	4b05      	ldr	r3, [pc, #20]	@ (80026e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	4a04      	ldr	r2, [pc, #16]	@ (80026e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80026d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026d6:	6093      	str	r3, [r2, #8]
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	40007000 	.word	0x40007000

080026e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b088      	sub	sp, #32
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e2fe      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d075      	beq.n	80027f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002706:	4b97      	ldr	r3, [pc, #604]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f003 030c 	and.w	r3, r3, #12
 800270e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002710:	4b94      	ldr	r3, [pc, #592]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f003 0303 	and.w	r3, r3, #3
 8002718:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	2b0c      	cmp	r3, #12
 800271e:	d102      	bne.n	8002726 <HAL_RCC_OscConfig+0x3e>
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	2b03      	cmp	r3, #3
 8002724:	d002      	beq.n	800272c <HAL_RCC_OscConfig+0x44>
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	2b08      	cmp	r3, #8
 800272a:	d10b      	bne.n	8002744 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800272c:	4b8d      	ldr	r3, [pc, #564]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d05b      	beq.n	80027f0 <HAL_RCC_OscConfig+0x108>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d157      	bne.n	80027f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e2d9      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800274c:	d106      	bne.n	800275c <HAL_RCC_OscConfig+0x74>
 800274e:	4b85      	ldr	r3, [pc, #532]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a84      	ldr	r2, [pc, #528]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	e01d      	b.n	8002798 <HAL_RCC_OscConfig+0xb0>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002764:	d10c      	bne.n	8002780 <HAL_RCC_OscConfig+0x98>
 8002766:	4b7f      	ldr	r3, [pc, #508]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a7e      	ldr	r2, [pc, #504]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 800276c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	4b7c      	ldr	r3, [pc, #496]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a7b      	ldr	r2, [pc, #492]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	e00b      	b.n	8002798 <HAL_RCC_OscConfig+0xb0>
 8002780:	4b78      	ldr	r3, [pc, #480]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a77      	ldr	r2, [pc, #476]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800278a:	6013      	str	r3, [r2, #0]
 800278c:	4b75      	ldr	r3, [pc, #468]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a74      	ldr	r2, [pc, #464]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d013      	beq.n	80027c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a0:	f7ff fb32 	bl	8001e08 <HAL_GetTick>
 80027a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027a6:	e008      	b.n	80027ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027a8:	f7ff fb2e 	bl	8001e08 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b64      	cmp	r3, #100	@ 0x64
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e29e      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ba:	4b6a      	ldr	r3, [pc, #424]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d0f0      	beq.n	80027a8 <HAL_RCC_OscConfig+0xc0>
 80027c6:	e014      	b.n	80027f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c8:	f7ff fb1e 	bl	8001e08 <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027d0:	f7ff fb1a 	bl	8001e08 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b64      	cmp	r3, #100	@ 0x64
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e28a      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027e2:	4b60      	ldr	r3, [pc, #384]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f0      	bne.n	80027d0 <HAL_RCC_OscConfig+0xe8>
 80027ee:	e000      	b.n	80027f2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d075      	beq.n	80028ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027fe:	4b59      	ldr	r3, [pc, #356]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 030c 	and.w	r3, r3, #12
 8002806:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002808:	4b56      	ldr	r3, [pc, #344]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	2b0c      	cmp	r3, #12
 8002816:	d102      	bne.n	800281e <HAL_RCC_OscConfig+0x136>
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	2b02      	cmp	r3, #2
 800281c:	d002      	beq.n	8002824 <HAL_RCC_OscConfig+0x13c>
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	2b04      	cmp	r3, #4
 8002822:	d11f      	bne.n	8002864 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002824:	4b4f      	ldr	r3, [pc, #316]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800282c:	2b00      	cmp	r3, #0
 800282e:	d005      	beq.n	800283c <HAL_RCC_OscConfig+0x154>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e25d      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800283c:	4b49      	ldr	r3, [pc, #292]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	061b      	lsls	r3, r3, #24
 800284a:	4946      	ldr	r1, [pc, #280]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 800284c:	4313      	orrs	r3, r2
 800284e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002850:	4b45      	ldr	r3, [pc, #276]	@ (8002968 <HAL_RCC_OscConfig+0x280>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff fa8b 	bl	8001d70 <HAL_InitTick>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d043      	beq.n	80028e8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e249      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d023      	beq.n	80028b4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800286c:	4b3d      	ldr	r3, [pc, #244]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a3c      	ldr	r2, [pc, #240]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002872:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002878:	f7ff fac6 	bl	8001e08 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002880:	f7ff fac2 	bl	8001e08 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e232      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002892:	4b34      	ldr	r3, [pc, #208]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0f0      	beq.n	8002880 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800289e:	4b31      	ldr	r3, [pc, #196]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	061b      	lsls	r3, r3, #24
 80028ac:	492d      	ldr	r1, [pc, #180]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	604b      	str	r3, [r1, #4]
 80028b2:	e01a      	b.n	80028ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a2a      	ldr	r2, [pc, #168]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 80028ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7ff faa2 	bl	8001e08 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c8:	f7ff fa9e 	bl	8001e08 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e20e      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028da:	4b22      	ldr	r3, [pc, #136]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x1e0>
 80028e6:	e000      	b.n	80028ea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0308 	and.w	r3, r3, #8
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d041      	beq.n	800297a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d01c      	beq.n	8002938 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028fe:	4b19      	ldr	r3, [pc, #100]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002900:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002904:	4a17      	ldr	r2, [pc, #92]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002906:	f043 0301 	orr.w	r3, r3, #1
 800290a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800290e:	f7ff fa7b 	bl	8001e08 <HAL_GetTick>
 8002912:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002914:	e008      	b.n	8002928 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002916:	f7ff fa77 	bl	8001e08 <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d901      	bls.n	8002928 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e1e7      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002928:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 800292a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d0ef      	beq.n	8002916 <HAL_RCC_OscConfig+0x22e>
 8002936:	e020      	b.n	800297a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002938:	4b0a      	ldr	r3, [pc, #40]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 800293a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800293e:	4a09      	ldr	r2, [pc, #36]	@ (8002964 <HAL_RCC_OscConfig+0x27c>)
 8002940:	f023 0301 	bic.w	r3, r3, #1
 8002944:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002948:	f7ff fa5e 	bl	8001e08 <HAL_GetTick>
 800294c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800294e:	e00d      	b.n	800296c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002950:	f7ff fa5a 	bl	8001e08 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d906      	bls.n	800296c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e1ca      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
 8002962:	bf00      	nop
 8002964:	40021000 	.word	0x40021000
 8002968:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800296c:	4b8c      	ldr	r3, [pc, #560]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 800296e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1ea      	bne.n	8002950 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0304 	and.w	r3, r3, #4
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 80a6 	beq.w	8002ad4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002988:	2300      	movs	r3, #0
 800298a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800298c:	4b84      	ldr	r3, [pc, #528]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 800298e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002990:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d101      	bne.n	800299c <HAL_RCC_OscConfig+0x2b4>
 8002998:	2301      	movs	r3, #1
 800299a:	e000      	b.n	800299e <HAL_RCC_OscConfig+0x2b6>
 800299c:	2300      	movs	r3, #0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00d      	beq.n	80029be <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029a2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 80029a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a6:	4a7e      	ldr	r2, [pc, #504]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 80029a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80029ae:	4b7c      	ldr	r3, [pc, #496]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 80029b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029b6:	60fb      	str	r3, [r7, #12]
 80029b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80029ba:	2301      	movs	r3, #1
 80029bc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029be:	4b79      	ldr	r3, [pc, #484]	@ (8002ba4 <HAL_RCC_OscConfig+0x4bc>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d118      	bne.n	80029fc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029ca:	4b76      	ldr	r3, [pc, #472]	@ (8002ba4 <HAL_RCC_OscConfig+0x4bc>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a75      	ldr	r2, [pc, #468]	@ (8002ba4 <HAL_RCC_OscConfig+0x4bc>)
 80029d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029d6:	f7ff fa17 	bl	8001e08 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029dc:	e008      	b.n	80029f0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029de:	f7ff fa13 	bl	8001e08 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e183      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029f0:	4b6c      	ldr	r3, [pc, #432]	@ (8002ba4 <HAL_RCC_OscConfig+0x4bc>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d0f0      	beq.n	80029de <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d108      	bne.n	8002a16 <HAL_RCC_OscConfig+0x32e>
 8002a04:	4b66      	ldr	r3, [pc, #408]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0a:	4a65      	ldr	r2, [pc, #404]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a0c:	f043 0301 	orr.w	r3, r3, #1
 8002a10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a14:	e024      	b.n	8002a60 <HAL_RCC_OscConfig+0x378>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	2b05      	cmp	r3, #5
 8002a1c:	d110      	bne.n	8002a40 <HAL_RCC_OscConfig+0x358>
 8002a1e:	4b60      	ldr	r3, [pc, #384]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a24:	4a5e      	ldr	r2, [pc, #376]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a26:	f043 0304 	orr.w	r3, r3, #4
 8002a2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a2e:	4b5c      	ldr	r3, [pc, #368]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a34:	4a5a      	ldr	r2, [pc, #360]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a36:	f043 0301 	orr.w	r3, r3, #1
 8002a3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a3e:	e00f      	b.n	8002a60 <HAL_RCC_OscConfig+0x378>
 8002a40:	4b57      	ldr	r3, [pc, #348]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a46:	4a56      	ldr	r2, [pc, #344]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a48:	f023 0301 	bic.w	r3, r3, #1
 8002a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a50:	4b53      	ldr	r3, [pc, #332]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a56:	4a52      	ldr	r2, [pc, #328]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a58:	f023 0304 	bic.w	r3, r3, #4
 8002a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d016      	beq.n	8002a96 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a68:	f7ff f9ce 	bl	8001e08 <HAL_GetTick>
 8002a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a6e:	e00a      	b.n	8002a86 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a70:	f7ff f9ca 	bl	8001e08 <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e138      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a86:	4b46      	ldr	r3, [pc, #280]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0ed      	beq.n	8002a70 <HAL_RCC_OscConfig+0x388>
 8002a94:	e015      	b.n	8002ac2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a96:	f7ff f9b7 	bl	8001e08 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a9c:	e00a      	b.n	8002ab4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a9e:	f7ff f9b3 	bl	8001e08 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e121      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ab4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1ed      	bne.n	8002a9e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ac2:	7ffb      	ldrb	r3, [r7, #31]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d105      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ac8:	4b35      	ldr	r3, [pc, #212]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002acc:	4a34      	ldr	r2, [pc, #208]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002ace:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ad2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0320 	and.w	r3, r3, #32
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d03c      	beq.n	8002b5a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d01c      	beq.n	8002b22 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ae8:	4b2d      	ldr	r3, [pc, #180]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002aea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002aee:	4a2c      	ldr	r2, [pc, #176]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af8:	f7ff f986 	bl	8001e08 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b00:	f7ff f982 	bl	8001e08 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e0f2      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b12:	4b23      	ldr	r3, [pc, #140]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002b14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0ef      	beq.n	8002b00 <HAL_RCC_OscConfig+0x418>
 8002b20:	e01b      	b.n	8002b5a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b22:	4b1f      	ldr	r3, [pc, #124]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002b24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b28:	4a1d      	ldr	r2, [pc, #116]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002b2a:	f023 0301 	bic.w	r3, r3, #1
 8002b2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b32:	f7ff f969 	bl	8001e08 <HAL_GetTick>
 8002b36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b38:	e008      	b.n	8002b4c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b3a:	f7ff f965 	bl	8001e08 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d901      	bls.n	8002b4c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e0d5      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b4c:	4b14      	ldr	r3, [pc, #80]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002b4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1ef      	bne.n	8002b3a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 80c9 	beq.w	8002cf6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b64:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f003 030c 	and.w	r3, r3, #12
 8002b6c:	2b0c      	cmp	r3, #12
 8002b6e:	f000 8083 	beq.w	8002c78 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	69db      	ldr	r3, [r3, #28]
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d15e      	bne.n	8002c38 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b7a:	4b09      	ldr	r3, [pc, #36]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a08      	ldr	r2, [pc, #32]	@ (8002ba0 <HAL_RCC_OscConfig+0x4b8>)
 8002b80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b86:	f7ff f93f 	bl	8001e08 <HAL_GetTick>
 8002b8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b8c:	e00c      	b.n	8002ba8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b8e:	f7ff f93b 	bl	8001e08 <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	d905      	bls.n	8002ba8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e0ab      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ba8:	4b55      	ldr	r3, [pc, #340]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1ec      	bne.n	8002b8e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bb4:	4b52      	ldr	r3, [pc, #328]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002bb6:	68da      	ldr	r2, [r3, #12]
 8002bb8:	4b52      	ldr	r3, [pc, #328]	@ (8002d04 <HAL_RCC_OscConfig+0x61c>)
 8002bba:	4013      	ands	r3, r2
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	6a11      	ldr	r1, [r2, #32]
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bc4:	3a01      	subs	r2, #1
 8002bc6:	0112      	lsls	r2, r2, #4
 8002bc8:	4311      	orrs	r1, r2
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002bce:	0212      	lsls	r2, r2, #8
 8002bd0:	4311      	orrs	r1, r2
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002bd6:	0852      	lsrs	r2, r2, #1
 8002bd8:	3a01      	subs	r2, #1
 8002bda:	0552      	lsls	r2, r2, #21
 8002bdc:	4311      	orrs	r1, r2
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002be2:	0852      	lsrs	r2, r2, #1
 8002be4:	3a01      	subs	r2, #1
 8002be6:	0652      	lsls	r2, r2, #25
 8002be8:	4311      	orrs	r1, r2
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002bee:	06d2      	lsls	r2, r2, #27
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	4943      	ldr	r1, [pc, #268]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bf8:	4b41      	ldr	r3, [pc, #260]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a40      	ldr	r2, [pc, #256]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002bfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c02:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c04:	4b3e      	ldr	r3, [pc, #248]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	4a3d      	ldr	r2, [pc, #244]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002c0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c0e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c10:	f7ff f8fa 	bl	8001e08 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c18:	f7ff f8f6 	bl	8001e08 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e066      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c2a:	4b35      	ldr	r3, [pc, #212]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0f0      	beq.n	8002c18 <HAL_RCC_OscConfig+0x530>
 8002c36:	e05e      	b.n	8002cf6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c38:	4b31      	ldr	r3, [pc, #196]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a30      	ldr	r2, [pc, #192]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002c3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c44:	f7ff f8e0 	bl	8001e08 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c4c:	f7ff f8dc 	bl	8001e08 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e04c      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c5e:	4b28      	ldr	r3, [pc, #160]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1f0      	bne.n	8002c4c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002c6a:	4b25      	ldr	r3, [pc, #148]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002c6c:	68da      	ldr	r2, [r3, #12]
 8002c6e:	4924      	ldr	r1, [pc, #144]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002c70:	4b25      	ldr	r3, [pc, #148]	@ (8002d08 <HAL_RCC_OscConfig+0x620>)
 8002c72:	4013      	ands	r3, r2
 8002c74:	60cb      	str	r3, [r1, #12]
 8002c76:	e03e      	b.n	8002cf6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d101      	bne.n	8002c84 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e039      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002c84:	4b1e      	ldr	r3, [pc, #120]	@ (8002d00 <HAL_RCC_OscConfig+0x618>)
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f003 0203 	and.w	r2, r3, #3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d12c      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d123      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d11b      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d113      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd4:	085b      	lsrs	r3, r3, #1
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d109      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ce8:	085b      	lsrs	r3, r3, #1
 8002cea:	3b01      	subs	r3, #1
 8002cec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d001      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e000      	b.n	8002cf8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3720      	adds	r7, #32
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	40021000 	.word	0x40021000
 8002d04:	019f800c 	.word	0x019f800c
 8002d08:	feeefffc 	.word	0xfeeefffc

08002d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002d16:	2300      	movs	r3, #0
 8002d18:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e11e      	b.n	8002f62 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d24:	4b91      	ldr	r3, [pc, #580]	@ (8002f6c <HAL_RCC_ClockConfig+0x260>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 030f 	and.w	r3, r3, #15
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d910      	bls.n	8002d54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d32:	4b8e      	ldr	r3, [pc, #568]	@ (8002f6c <HAL_RCC_ClockConfig+0x260>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f023 020f 	bic.w	r2, r3, #15
 8002d3a:	498c      	ldr	r1, [pc, #560]	@ (8002f6c <HAL_RCC_ClockConfig+0x260>)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d42:	4b8a      	ldr	r3, [pc, #552]	@ (8002f6c <HAL_RCC_ClockConfig+0x260>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 030f 	and.w	r3, r3, #15
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d001      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e106      	b.n	8002f62 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0301 	and.w	r3, r3, #1
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d073      	beq.n	8002e48 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	2b03      	cmp	r3, #3
 8002d66:	d129      	bne.n	8002dbc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d68:	4b81      	ldr	r3, [pc, #516]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d101      	bne.n	8002d78 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e0f4      	b.n	8002f62 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002d78:	f000 f9e4 	bl	8003144 <RCC_GetSysClockFreqFromPLLSource>
 8002d7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	4a7c      	ldr	r2, [pc, #496]	@ (8002f74 <HAL_RCC_ClockConfig+0x268>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d93f      	bls.n	8002e06 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d86:	4b7a      	ldr	r3, [pc, #488]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d009      	beq.n	8002da6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d033      	beq.n	8002e06 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d12f      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002da6:	4b72      	ldr	r3, [pc, #456]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002dae:	4a70      	ldr	r2, [pc, #448]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002db4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002db6:	2380      	movs	r3, #128	@ 0x80
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	e024      	b.n	8002e06 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d107      	bne.n	8002dd4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dc4:	4b6a      	ldr	r3, [pc, #424]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d109      	bne.n	8002de4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e0c6      	b.n	8002f62 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dd4:	4b66      	ldr	r3, [pc, #408]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d101      	bne.n	8002de4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e0be      	b.n	8002f62 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002de4:	f000 f914 	bl	8003010 <HAL_RCC_GetSysClockFreq>
 8002de8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	4a61      	ldr	r2, [pc, #388]	@ (8002f74 <HAL_RCC_ClockConfig+0x268>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d909      	bls.n	8002e06 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002df2:	4b5f      	ldr	r3, [pc, #380]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002dfa:	4a5d      	ldr	r2, [pc, #372]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e00:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002e02:	2380      	movs	r3, #128	@ 0x80
 8002e04:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e06:	4b5a      	ldr	r3, [pc, #360]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f023 0203 	bic.w	r2, r3, #3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	4957      	ldr	r1, [pc, #348]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e18:	f7fe fff6 	bl	8001e08 <HAL_GetTick>
 8002e1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e1e:	e00a      	b.n	8002e36 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e20:	f7fe fff2 	bl	8001e08 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e095      	b.n	8002f62 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e36:	4b4e      	ldr	r3, [pc, #312]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f003 020c 	and.w	r2, r3, #12
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d1eb      	bne.n	8002e20 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0302 	and.w	r3, r3, #2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d023      	beq.n	8002e9c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0304 	and.w	r3, r3, #4
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d005      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e60:	4b43      	ldr	r3, [pc, #268]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	4a42      	ldr	r2, [pc, #264]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002e66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e6a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0308 	and.w	r3, r3, #8
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d007      	beq.n	8002e88 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002e78:	4b3d      	ldr	r3, [pc, #244]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002e80:	4a3b      	ldr	r2, [pc, #236]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002e82:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e88:	4b39      	ldr	r3, [pc, #228]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	4936      	ldr	r1, [pc, #216]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	608b      	str	r3, [r1, #8]
 8002e9a:	e008      	b.n	8002eae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	2b80      	cmp	r3, #128	@ 0x80
 8002ea0:	d105      	bne.n	8002eae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002ea2:	4b33      	ldr	r3, [pc, #204]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	4a32      	ldr	r2, [pc, #200]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002ea8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002eac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002eae:	4b2f      	ldr	r3, [pc, #188]	@ (8002f6c <HAL_RCC_ClockConfig+0x260>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 030f 	and.w	r3, r3, #15
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d21d      	bcs.n	8002ef8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ebc:	4b2b      	ldr	r3, [pc, #172]	@ (8002f6c <HAL_RCC_ClockConfig+0x260>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f023 020f 	bic.w	r2, r3, #15
 8002ec4:	4929      	ldr	r1, [pc, #164]	@ (8002f6c <HAL_RCC_ClockConfig+0x260>)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ecc:	f7fe ff9c 	bl	8001e08 <HAL_GetTick>
 8002ed0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ed2:	e00a      	b.n	8002eea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ed4:	f7fe ff98 	bl	8001e08 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e03b      	b.n	8002f62 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eea:	4b20      	ldr	r3, [pc, #128]	@ (8002f6c <HAL_RCC_ClockConfig+0x260>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 030f 	and.w	r3, r3, #15
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d1ed      	bne.n	8002ed4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d008      	beq.n	8002f16 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f04:	4b1a      	ldr	r3, [pc, #104]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	4917      	ldr	r1, [pc, #92]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0308 	and.w	r3, r3, #8
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d009      	beq.n	8002f36 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f22:	4b13      	ldr	r3, [pc, #76]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	490f      	ldr	r1, [pc, #60]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f36:	f000 f86b 	bl	8003010 <HAL_RCC_GetSysClockFreq>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f70 <HAL_RCC_ClockConfig+0x264>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	091b      	lsrs	r3, r3, #4
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	490c      	ldr	r1, [pc, #48]	@ (8002f78 <HAL_RCC_ClockConfig+0x26c>)
 8002f48:	5ccb      	ldrb	r3, [r1, r3]
 8002f4a:	f003 031f 	and.w	r3, r3, #31
 8002f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f52:	4a0a      	ldr	r2, [pc, #40]	@ (8002f7c <HAL_RCC_ClockConfig+0x270>)
 8002f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f56:	4b0a      	ldr	r3, [pc, #40]	@ (8002f80 <HAL_RCC_ClockConfig+0x274>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7fe ff08 	bl	8001d70 <HAL_InitTick>
 8002f60:	4603      	mov	r3, r0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40022000 	.word	0x40022000
 8002f70:	40021000 	.word	0x40021000
 8002f74:	04c4b400 	.word	0x04c4b400
 8002f78:	0800a198 	.word	0x0800a198
 8002f7c:	20000000 	.word	0x20000000
 8002f80:	20000004 	.word	0x20000004

08002f84 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b08c      	sub	sp, #48	@ 0x30
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8002f90:	2302      	movs	r3, #2
 8002f92:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f94:	2303      	movs	r3, #3
 8002f96:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	61bb      	str	r3, [r7, #24]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	0c1b      	lsrs	r3, r3, #16
 8002fa8:	f003 030f 	and.w	r3, r3, #15
 8002fac:	f503 1390 	add.w	r3, r3, #1179648	@ 0x120000
 8002fb0:	029b      	lsls	r3, r3, #10
 8002fb2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	0c1b      	lsrs	r3, r3, #16
 8002fb8:	f003 030f 	and.w	r3, r3, #15
 8002fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 8002fbe:	4b13      	ldr	r3, [pc, #76]	@ (800300c <HAL_RCC_MCOConfig+0x88>)
 8002fc0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8002fca:	4910      	ldr	r1, [pc, #64]	@ (800300c <HAL_RCC_MCOConfig+0x88>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	64cb      	str	r3, [r1, #76]	@ 0x4c

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	613b      	str	r3, [r7, #16]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	0d1b      	lsrs	r3, r3, #20
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8002fde:	f107 0310 	add.w	r3, r7, #16
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002fe6:	f7ff f90d 	bl	8002204 <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 8002fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d109      	bne.n	8003004 <HAL_RCC_MCOConfig+0x80>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8002ff0:	4b06      	ldr	r3, [pc, #24]	@ (800300c <HAL_RCC_MCOConfig+0x88>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ff8:	68b9      	ldr	r1, [r7, #8]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	430b      	orrs	r3, r1
 8002ffe:	4903      	ldr	r1, [pc, #12]	@ (800300c <HAL_RCC_MCOConfig+0x88>)
 8003000:	4313      	orrs	r3, r2
 8003002:	608b      	str	r3, [r1, #8]
  }
}
 8003004:	bf00      	nop
 8003006:	3730      	adds	r7, #48	@ 0x30
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	40021000 	.word	0x40021000

08003010 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003010:	b480      	push	{r7}
 8003012:	b087      	sub	sp, #28
 8003014:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003016:	4b2c      	ldr	r3, [pc, #176]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	2b04      	cmp	r3, #4
 8003020:	d102      	bne.n	8003028 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003022:	4b2a      	ldr	r3, [pc, #168]	@ (80030cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003024:	613b      	str	r3, [r7, #16]
 8003026:	e047      	b.n	80030b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003028:	4b27      	ldr	r3, [pc, #156]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f003 030c 	and.w	r3, r3, #12
 8003030:	2b08      	cmp	r3, #8
 8003032:	d102      	bne.n	800303a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003034:	4b26      	ldr	r3, [pc, #152]	@ (80030d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003036:	613b      	str	r3, [r7, #16]
 8003038:	e03e      	b.n	80030b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800303a:	4b23      	ldr	r3, [pc, #140]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 030c 	and.w	r3, r3, #12
 8003042:	2b0c      	cmp	r3, #12
 8003044:	d136      	bne.n	80030b4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003046:	4b20      	ldr	r3, [pc, #128]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f003 0303 	and.w	r3, r3, #3
 800304e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003050:	4b1d      	ldr	r3, [pc, #116]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	091b      	lsrs	r3, r3, #4
 8003056:	f003 030f 	and.w	r3, r3, #15
 800305a:	3301      	adds	r3, #1
 800305c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2b03      	cmp	r3, #3
 8003062:	d10c      	bne.n	800307e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003064:	4a1a      	ldr	r2, [pc, #104]	@ (80030d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	fbb2 f3f3 	udiv	r3, r2, r3
 800306c:	4a16      	ldr	r2, [pc, #88]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800306e:	68d2      	ldr	r2, [r2, #12]
 8003070:	0a12      	lsrs	r2, r2, #8
 8003072:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003076:	fb02 f303 	mul.w	r3, r2, r3
 800307a:	617b      	str	r3, [r7, #20]
      break;
 800307c:	e00c      	b.n	8003098 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800307e:	4a13      	ldr	r2, [pc, #76]	@ (80030cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	fbb2 f3f3 	udiv	r3, r2, r3
 8003086:	4a10      	ldr	r2, [pc, #64]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003088:	68d2      	ldr	r2, [r2, #12]
 800308a:	0a12      	lsrs	r2, r2, #8
 800308c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003090:	fb02 f303 	mul.w	r3, r2, r3
 8003094:	617b      	str	r3, [r7, #20]
      break;
 8003096:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003098:	4b0b      	ldr	r3, [pc, #44]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	0e5b      	lsrs	r3, r3, #25
 800309e:	f003 0303 	and.w	r3, r3, #3
 80030a2:	3301      	adds	r3, #1
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b0:	613b      	str	r3, [r7, #16]
 80030b2:	e001      	b.n	80030b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80030b8:	693b      	ldr	r3, [r7, #16]
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	371c      	adds	r7, #28
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	40021000 	.word	0x40021000
 80030cc:	00f42400 	.word	0x00f42400
 80030d0:	016e3600 	.word	0x016e3600

080030d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030d8:	4b03      	ldr	r3, [pc, #12]	@ (80030e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80030da:	681b      	ldr	r3, [r3, #0]
}
 80030dc:	4618      	mov	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	20000000 	.word	0x20000000

080030ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030f0:	f7ff fff0 	bl	80030d4 <HAL_RCC_GetHCLKFreq>
 80030f4:	4602      	mov	r2, r0
 80030f6:	4b06      	ldr	r3, [pc, #24]	@ (8003110 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	0a1b      	lsrs	r3, r3, #8
 80030fc:	f003 0307 	and.w	r3, r3, #7
 8003100:	4904      	ldr	r1, [pc, #16]	@ (8003114 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003102:	5ccb      	ldrb	r3, [r1, r3]
 8003104:	f003 031f 	and.w	r3, r3, #31
 8003108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800310c:	4618      	mov	r0, r3
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40021000 	.word	0x40021000
 8003114:	0800a1a8 	.word	0x0800a1a8

08003118 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800311c:	f7ff ffda 	bl	80030d4 <HAL_RCC_GetHCLKFreq>
 8003120:	4602      	mov	r2, r0
 8003122:	4b06      	ldr	r3, [pc, #24]	@ (800313c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	0adb      	lsrs	r3, r3, #11
 8003128:	f003 0307 	and.w	r3, r3, #7
 800312c:	4904      	ldr	r1, [pc, #16]	@ (8003140 <HAL_RCC_GetPCLK2Freq+0x28>)
 800312e:	5ccb      	ldrb	r3, [r1, r3]
 8003130:	f003 031f 	and.w	r3, r3, #31
 8003134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003138:	4618      	mov	r0, r3
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40021000 	.word	0x40021000
 8003140:	0800a1a8 	.word	0x0800a1a8

08003144 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003144:	b480      	push	{r7}
 8003146:	b087      	sub	sp, #28
 8003148:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800314a:	4b1e      	ldr	r3, [pc, #120]	@ (80031c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003154:	4b1b      	ldr	r3, [pc, #108]	@ (80031c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	091b      	lsrs	r3, r3, #4
 800315a:	f003 030f 	and.w	r3, r3, #15
 800315e:	3301      	adds	r3, #1
 8003160:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	2b03      	cmp	r3, #3
 8003166:	d10c      	bne.n	8003182 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003168:	4a17      	ldr	r2, [pc, #92]	@ (80031c8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003170:	4a14      	ldr	r2, [pc, #80]	@ (80031c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003172:	68d2      	ldr	r2, [r2, #12]
 8003174:	0a12      	lsrs	r2, r2, #8
 8003176:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800317a:	fb02 f303 	mul.w	r3, r2, r3
 800317e:	617b      	str	r3, [r7, #20]
    break;
 8003180:	e00c      	b.n	800319c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003182:	4a12      	ldr	r2, [pc, #72]	@ (80031cc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	fbb2 f3f3 	udiv	r3, r2, r3
 800318a:	4a0e      	ldr	r2, [pc, #56]	@ (80031c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800318c:	68d2      	ldr	r2, [r2, #12]
 800318e:	0a12      	lsrs	r2, r2, #8
 8003190:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003194:	fb02 f303 	mul.w	r3, r2, r3
 8003198:	617b      	str	r3, [r7, #20]
    break;
 800319a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800319c:	4b09      	ldr	r3, [pc, #36]	@ (80031c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	0e5b      	lsrs	r3, r3, #25
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	3301      	adds	r3, #1
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80031b6:	687b      	ldr	r3, [r7, #4]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	371c      	adds	r7, #28
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	40021000 	.word	0x40021000
 80031c8:	016e3600 	.word	0x016e3600
 80031cc:	00f42400 	.word	0x00f42400

080031d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031d8:	2300      	movs	r3, #0
 80031da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031dc:	2300      	movs	r3, #0
 80031de:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f000 8098 	beq.w	800331e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031ee:	2300      	movs	r3, #0
 80031f0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031f2:	4b43      	ldr	r3, [pc, #268]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10d      	bne.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031fe:	4b40      	ldr	r3, [pc, #256]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003202:	4a3f      	ldr	r2, [pc, #252]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003204:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003208:	6593      	str	r3, [r2, #88]	@ 0x58
 800320a:	4b3d      	ldr	r3, [pc, #244]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800320c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800320e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003212:	60bb      	str	r3, [r7, #8]
 8003214:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003216:	2301      	movs	r3, #1
 8003218:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800321a:	4b3a      	ldr	r3, [pc, #232]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a39      	ldr	r2, [pc, #228]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003220:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003224:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003226:	f7fe fdef 	bl	8001e08 <HAL_GetTick>
 800322a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800322c:	e009      	b.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800322e:	f7fe fdeb 	bl	8001e08 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d902      	bls.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	74fb      	strb	r3, [r7, #19]
        break;
 8003240:	e005      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003242:	4b30      	ldr	r3, [pc, #192]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800324a:	2b00      	cmp	r3, #0
 800324c:	d0ef      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800324e:	7cfb      	ldrb	r3, [r7, #19]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d159      	bne.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003254:	4b2a      	ldr	r3, [pc, #168]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800325a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800325e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d01e      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	429a      	cmp	r2, r3
 800326e:	d019      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003270:	4b23      	ldr	r3, [pc, #140]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003276:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800327a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800327c:	4b20      	ldr	r3, [pc, #128]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800327e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003282:	4a1f      	ldr	r2, [pc, #124]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003284:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003288:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800328c:	4b1c      	ldr	r3, [pc, #112]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800328e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003292:	4a1b      	ldr	r2, [pc, #108]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003294:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003298:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800329c:	4a18      	ldr	r2, [pc, #96]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d016      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ae:	f7fe fdab 	bl	8001e08 <HAL_GetTick>
 80032b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032b4:	e00b      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032b6:	f7fe fda7 	bl	8001e08 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d902      	bls.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	74fb      	strb	r3, [r7, #19]
            break;
 80032cc:	e006      	b.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0ec      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80032dc:	7cfb      	ldrb	r3, [r7, #19]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10b      	bne.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032e2:	4b07      	ldr	r3, [pc, #28]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032f0:	4903      	ldr	r1, [pc, #12]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80032f8:	e008      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80032fa:	7cfb      	ldrb	r3, [r7, #19]
 80032fc:	74bb      	strb	r3, [r7, #18]
 80032fe:	e005      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003300:	40021000 	.word	0x40021000
 8003304:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003308:	7cfb      	ldrb	r3, [r7, #19]
 800330a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800330c:	7c7b      	ldrb	r3, [r7, #17]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d105      	bne.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003312:	4ba7      	ldr	r3, [pc, #668]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003316:	4aa6      	ldr	r2, [pc, #664]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003318:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800331c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00a      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800332a:	4ba1      	ldr	r3, [pc, #644]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800332c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003330:	f023 0203 	bic.w	r2, r3, #3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	499d      	ldr	r1, [pc, #628]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800333a:	4313      	orrs	r3, r2
 800333c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0302 	and.w	r3, r3, #2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00a      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800334c:	4b98      	ldr	r3, [pc, #608]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800334e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003352:	f023 020c 	bic.w	r2, r3, #12
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	4995      	ldr	r1, [pc, #596]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800335c:	4313      	orrs	r3, r2
 800335e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0304 	and.w	r3, r3, #4
 800336a:	2b00      	cmp	r3, #0
 800336c:	d00a      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800336e:	4b90      	ldr	r3, [pc, #576]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003374:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	498c      	ldr	r1, [pc, #560]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800337e:	4313      	orrs	r3, r2
 8003380:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0308 	and.w	r3, r3, #8
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00a      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003390:	4b87      	ldr	r3, [pc, #540]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003396:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	691b      	ldr	r3, [r3, #16]
 800339e:	4984      	ldr	r1, [pc, #528]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0310 	and.w	r3, r3, #16
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00a      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80033b2:	4b7f      	ldr	r3, [pc, #508]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	497b      	ldr	r1, [pc, #492]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0320 	and.w	r3, r3, #32
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00a      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033d4:	4b76      	ldr	r3, [pc, #472]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	4973      	ldr	r1, [pc, #460]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00a      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033f6:	4b6e      	ldr	r3, [pc, #440]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033fc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	69db      	ldr	r3, [r3, #28]
 8003404:	496a      	ldr	r1, [pc, #424]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003406:	4313      	orrs	r3, r2
 8003408:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00a      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003418:	4b65      	ldr	r3, [pc, #404]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800341a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800341e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a1b      	ldr	r3, [r3, #32]
 8003426:	4962      	ldr	r1, [pc, #392]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003428:	4313      	orrs	r3, r2
 800342a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00a      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800343a:	4b5d      	ldr	r3, [pc, #372]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800343c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003440:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003448:	4959      	ldr	r1, [pc, #356]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800344a:	4313      	orrs	r3, r2
 800344c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00a      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800345c:	4b54      	ldr	r3, [pc, #336]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800345e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003462:	f023 0203 	bic.w	r2, r3, #3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346a:	4951      	ldr	r1, [pc, #324]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800346c:	4313      	orrs	r3, r2
 800346e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00a      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800347e:	4b4c      	ldr	r3, [pc, #304]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003484:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800348c:	4948      	ldr	r1, [pc, #288]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800348e:	4313      	orrs	r3, r2
 8003490:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800349c:	2b00      	cmp	r3, #0
 800349e:	d015      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034a0:	4b43      	ldr	r3, [pc, #268]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ae:	4940      	ldr	r1, [pc, #256]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034be:	d105      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034c0:	4b3b      	ldr	r3, [pc, #236]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	4a3a      	ldr	r2, [pc, #232]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034ca:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d015      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034d8:	4b35      	ldr	r3, [pc, #212]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034de:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e6:	4932      	ldr	r1, [pc, #200]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034f6:	d105      	bne.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034f8:	4b2d      	ldr	r3, [pc, #180]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	4a2c      	ldr	r2, [pc, #176]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003502:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d015      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003510:	4b27      	ldr	r3, [pc, #156]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003516:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351e:	4924      	ldr	r1, [pc, #144]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003520:	4313      	orrs	r3, r2
 8003522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800352a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800352e:	d105      	bne.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003530:	4b1f      	ldr	r3, [pc, #124]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	4a1e      	ldr	r2, [pc, #120]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003536:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800353a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d015      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003548:	4b19      	ldr	r3, [pc, #100]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800354a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800354e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003556:	4916      	ldr	r1, [pc, #88]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003558:	4313      	orrs	r3, r2
 800355a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003562:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003566:	d105      	bne.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003568:	4b11      	ldr	r3, [pc, #68]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	4a10      	ldr	r2, [pc, #64]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800356e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003572:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d019      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003580:	4b0b      	ldr	r3, [pc, #44]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003586:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358e:	4908      	ldr	r1, [pc, #32]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003590:	4313      	orrs	r3, r2
 8003592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800359e:	d109      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035a0:	4b03      	ldr	r3, [pc, #12]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	4a02      	ldr	r2, [pc, #8]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035aa:	60d3      	str	r3, [r2, #12]
 80035ac:	e002      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80035ae:	bf00      	nop
 80035b0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d015      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80035c0:	4b29      	ldr	r3, [pc, #164]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ce:	4926      	ldr	r1, [pc, #152]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035de:	d105      	bne.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80035e0:	4b21      	ldr	r3, [pc, #132]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	4a20      	ldr	r2, [pc, #128]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035ea:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d015      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80035f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035fe:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003606:	4918      	ldr	r1, [pc, #96]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003608:	4313      	orrs	r3, r2
 800360a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003616:	d105      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003618:	4b13      	ldr	r3, [pc, #76]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	4a12      	ldr	r2, [pc, #72]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800361e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003622:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d015      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003630:	4b0d      	ldr	r3, [pc, #52]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003632:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003636:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363e:	490a      	ldr	r1, [pc, #40]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003640:	4313      	orrs	r3, r2
 8003642:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800364a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800364e:	d105      	bne.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003650:	4b05      	ldr	r3, [pc, #20]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	4a04      	ldr	r2, [pc, #16]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003656:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800365a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800365c:	7cbb      	ldrb	r3, [r7, #18]
}
 800365e:	4618      	mov	r0, r3
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	40021000 	.word	0x40021000

0800366c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e09d      	b.n	80037ba <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003682:	2b00      	cmp	r3, #0
 8003684:	d108      	bne.n	8003698 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800368e:	d009      	beq.n	80036a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	61da      	str	r2, [r3, #28]
 8003696:	e005      	b.n	80036a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d106      	bne.n	80036c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f7fe f93e 	bl	8001940 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2202      	movs	r2, #2
 80036c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036e4:	d902      	bls.n	80036ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80036e6:	2300      	movs	r3, #0
 80036e8:	60fb      	str	r3, [r7, #12]
 80036ea:	e002      	b.n	80036f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80036ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80036fa:	d007      	beq.n	800370c <HAL_SPI_Init+0xa0>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003704:	d002      	beq.n	800370c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800371c:	431a      	orrs	r2, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	431a      	orrs	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	431a      	orrs	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800373a:	431a      	orrs	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003744:	431a      	orrs	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800374e:	ea42 0103 	orr.w	r1, r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003756:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	0c1b      	lsrs	r3, r3, #16
 8003768:	f003 0204 	and.w	r2, r3, #4
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003770:	f003 0310 	and.w	r3, r3, #16
 8003774:	431a      	orrs	r2, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003788:	ea42 0103 	orr.w	r1, r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	430a      	orrs	r2, r1
 8003798:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	69da      	ldr	r2, [r3, #28]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b088      	sub	sp, #32
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	60f8      	str	r0, [r7, #12]
 80037ca:	60b9      	str	r1, [r7, #8]
 80037cc:	603b      	str	r3, [r7, #0]
 80037ce:	4613      	mov	r3, r2
 80037d0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80037d2:	f7fe fb19 	bl	8001e08 <HAL_GetTick>
 80037d6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80037d8:	88fb      	ldrh	r3, [r7, #6]
 80037da:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d001      	beq.n	80037ec <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80037e8:	2302      	movs	r3, #2
 80037ea:	e15c      	b.n	8003aa6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d002      	beq.n	80037f8 <HAL_SPI_Transmit+0x36>
 80037f2:	88fb      	ldrh	r3, [r7, #6]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d101      	bne.n	80037fc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e154      	b.n	8003aa6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003802:	2b01      	cmp	r3, #1
 8003804:	d101      	bne.n	800380a <HAL_SPI_Transmit+0x48>
 8003806:	2302      	movs	r3, #2
 8003808:	e14d      	b.n	8003aa6 <HAL_SPI_Transmit+0x2e4>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2203      	movs	r2, #3
 8003816:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	88fa      	ldrh	r2, [r7, #6]
 800382a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	88fa      	ldrh	r2, [r7, #6]
 8003830:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800385c:	d10f      	bne.n	800387e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800386c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800387c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003888:	2b40      	cmp	r3, #64	@ 0x40
 800388a:	d007      	beq.n	800389c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800389a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038a4:	d952      	bls.n	800394c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d002      	beq.n	80038b4 <HAL_SPI_Transmit+0xf2>
 80038ae:	8b7b      	ldrh	r3, [r7, #26]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d145      	bne.n	8003940 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b8:	881a      	ldrh	r2, [r3, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c4:	1c9a      	adds	r2, r3, #2
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	3b01      	subs	r3, #1
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80038d8:	e032      	b.n	8003940 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d112      	bne.n	800390e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ec:	881a      	ldrh	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f8:	1c9a      	adds	r2, r3, #2
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003902:	b29b      	uxth	r3, r3
 8003904:	3b01      	subs	r3, #1
 8003906:	b29a      	uxth	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800390c:	e018      	b.n	8003940 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800390e:	f7fe fa7b 	bl	8001e08 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	683a      	ldr	r2, [r7, #0]
 800391a:	429a      	cmp	r2, r3
 800391c:	d803      	bhi.n	8003926 <HAL_SPI_Transmit+0x164>
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003924:	d102      	bne.n	800392c <HAL_SPI_Transmit+0x16a>
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d109      	bne.n	8003940 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e0b2      	b.n	8003aa6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003944:	b29b      	uxth	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1c7      	bne.n	80038da <HAL_SPI_Transmit+0x118>
 800394a:	e083      	b.n	8003a54 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <HAL_SPI_Transmit+0x198>
 8003954:	8b7b      	ldrh	r3, [r7, #26]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d177      	bne.n	8003a4a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800395e:	b29b      	uxth	r3, r3
 8003960:	2b01      	cmp	r3, #1
 8003962:	d912      	bls.n	800398a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003968:	881a      	ldrh	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003974:	1c9a      	adds	r2, r3, #2
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800397e:	b29b      	uxth	r3, r3
 8003980:	3b02      	subs	r3, #2
 8003982:	b29a      	uxth	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003988:	e05f      	b.n	8003a4a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	330c      	adds	r3, #12
 8003994:	7812      	ldrb	r2, [r2, #0]
 8003996:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80039b0:	e04b      	b.n	8003a4a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d12b      	bne.n	8003a18 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d912      	bls.n	80039f0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ce:	881a      	ldrh	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039da:	1c9a      	adds	r2, r3, #2
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	3b02      	subs	r3, #2
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80039ee:	e02c      	b.n	8003a4a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	330c      	adds	r3, #12
 80039fa:	7812      	ldrb	r2, [r2, #0]
 80039fc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a02:	1c5a      	adds	r2, r3, #1
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a16:	e018      	b.n	8003a4a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a18:	f7fe f9f6 	bl	8001e08 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	683a      	ldr	r2, [r7, #0]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d803      	bhi.n	8003a30 <HAL_SPI_Transmit+0x26e>
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a2e:	d102      	bne.n	8003a36 <HAL_SPI_Transmit+0x274>
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d109      	bne.n	8003a4a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e02d      	b.n	8003aa6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1ae      	bne.n	80039b2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a54:	69fa      	ldr	r2, [r7, #28]
 8003a56:	6839      	ldr	r1, [r7, #0]
 8003a58:	68f8      	ldr	r0, [r7, #12]
 8003a5a:	f000 fc85 	bl	8004368 <SPI_EndRxTxTransaction>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d002      	beq.n	8003a6a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2220      	movs	r2, #32
 8003a68:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10a      	bne.n	8003a88 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	617b      	str	r3, [r7, #20]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	617b      	str	r3, [r7, #20]
 8003a86:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e000      	b.n	8003aa6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
  }
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3720      	adds	r7, #32
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}

08003aae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b08a      	sub	sp, #40	@ 0x28
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	60f8      	str	r0, [r7, #12]
 8003ab6:	60b9      	str	r1, [r7, #8]
 8003ab8:	607a      	str	r2, [r7, #4]
 8003aba:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003abc:	2301      	movs	r3, #1
 8003abe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ac0:	f7fe f9a2 	bl	8001e08 <HAL_GetTick>
 8003ac4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003acc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003ad4:	887b      	ldrh	r3, [r7, #2]
 8003ad6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003ad8:	887b      	ldrh	r3, [r7, #2]
 8003ada:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003adc:	7ffb      	ldrb	r3, [r7, #31]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d00c      	beq.n	8003afc <HAL_SPI_TransmitReceive+0x4e>
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ae8:	d106      	bne.n	8003af8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d102      	bne.n	8003af8 <HAL_SPI_TransmitReceive+0x4a>
 8003af2:	7ffb      	ldrb	r3, [r7, #31]
 8003af4:	2b04      	cmp	r3, #4
 8003af6:	d001      	beq.n	8003afc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003af8:	2302      	movs	r3, #2
 8003afa:	e1f3      	b.n	8003ee4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d005      	beq.n	8003b0e <HAL_SPI_TransmitReceive+0x60>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d002      	beq.n	8003b0e <HAL_SPI_TransmitReceive+0x60>
 8003b08:	887b      	ldrh	r3, [r7, #2]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e1e8      	b.n	8003ee4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d101      	bne.n	8003b20 <HAL_SPI_TransmitReceive+0x72>
 8003b1c:	2302      	movs	r3, #2
 8003b1e:	e1e1      	b.n	8003ee4 <HAL_SPI_TransmitReceive+0x436>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b04      	cmp	r3, #4
 8003b32:	d003      	beq.n	8003b3c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2205      	movs	r2, #5
 8003b38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	887a      	ldrh	r2, [r7, #2]
 8003b4c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	887a      	ldrh	r2, [r7, #2]
 8003b54:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	887a      	ldrh	r2, [r7, #2]
 8003b62:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	887a      	ldrh	r2, [r7, #2]
 8003b68:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b7e:	d802      	bhi.n	8003b86 <HAL_SPI_TransmitReceive+0xd8>
 8003b80:	8abb      	ldrh	r3, [r7, #20]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d908      	bls.n	8003b98 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b94:	605a      	str	r2, [r3, #4]
 8003b96:	e007      	b.n	8003ba8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	685a      	ldr	r2, [r3, #4]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ba6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bb2:	2b40      	cmp	r3, #64	@ 0x40
 8003bb4:	d007      	beq.n	8003bc6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bc4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003bce:	f240 8083 	bls.w	8003cd8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <HAL_SPI_TransmitReceive+0x132>
 8003bda:	8afb      	ldrh	r3, [r7, #22]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d16f      	bne.n	8003cc0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003be4:	881a      	ldrh	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf0:	1c9a      	adds	r2, r3, #2
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c04:	e05c      	b.n	8003cc0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d11b      	bne.n	8003c4c <HAL_SPI_TransmitReceive+0x19e>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d016      	beq.n	8003c4c <HAL_SPI_TransmitReceive+0x19e>
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d113      	bne.n	8003c4c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c28:	881a      	ldrh	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c34:	1c9a      	adds	r2, r3, #2
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	3b01      	subs	r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f003 0301 	and.w	r3, r3, #1
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d11c      	bne.n	8003c94 <HAL_SPI_TransmitReceive+0x1e6>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d016      	beq.n	8003c94 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68da      	ldr	r2, [r3, #12]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c70:	b292      	uxth	r2, r2
 8003c72:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c78:	1c9a      	adds	r2, r3, #2
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	3b01      	subs	r3, #1
 8003c88:	b29a      	uxth	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c90:	2301      	movs	r3, #1
 8003c92:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003c94:	f7fe f8b8 	bl	8001e08 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	6a3b      	ldr	r3, [r7, #32]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d80d      	bhi.n	8003cc0 <HAL_SPI_TransmitReceive+0x212>
 8003ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003caa:	d009      	beq.n	8003cc0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e111      	b.n	8003ee4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d19d      	bne.n	8003c06 <HAL_SPI_TransmitReceive+0x158>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d197      	bne.n	8003c06 <HAL_SPI_TransmitReceive+0x158>
 8003cd6:	e0e5      	b.n	8003ea4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d003      	beq.n	8003ce8 <HAL_SPI_TransmitReceive+0x23a>
 8003ce0:	8afb      	ldrh	r3, [r7, #22]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	f040 80d1 	bne.w	8003e8a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d912      	bls.n	8003d18 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf6:	881a      	ldrh	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d02:	1c9a      	adds	r2, r3, #2
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	3b02      	subs	r3, #2
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d16:	e0b8      	b.n	8003e8a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	330c      	adds	r3, #12
 8003d22:	7812      	ldrb	r2, [r2, #0]
 8003d24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2a:	1c5a      	adds	r2, r3, #1
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	3b01      	subs	r3, #1
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d3e:	e0a4      	b.n	8003e8a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d134      	bne.n	8003db8 <HAL_SPI_TransmitReceive+0x30a>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d02f      	beq.n	8003db8 <HAL_SPI_TransmitReceive+0x30a>
 8003d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d12c      	bne.n	8003db8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d912      	bls.n	8003d8e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6c:	881a      	ldrh	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d78:	1c9a      	adds	r2, r3, #2
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	3b02      	subs	r3, #2
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d8c:	e012      	b.n	8003db4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	330c      	adds	r3, #12
 8003d98:	7812      	ldrb	r2, [r2, #0]
 8003d9a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da0:	1c5a      	adds	r2, r3, #1
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	3b01      	subs	r3, #1
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d148      	bne.n	8003e58 <HAL_SPI_TransmitReceive+0x3aa>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d042      	beq.n	8003e58 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d923      	bls.n	8003e26 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68da      	ldr	r2, [r3, #12]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de8:	b292      	uxth	r2, r2
 8003dea:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df0:	1c9a      	adds	r2, r3, #2
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	3b02      	subs	r3, #2
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d81f      	bhi.n	8003e54 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e22:	605a      	str	r2, [r3, #4]
 8003e24:	e016      	b.n	8003e54 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f103 020c 	add.w	r2, r3, #12
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e32:	7812      	ldrb	r2, [r2, #0]
 8003e34:	b2d2      	uxtb	r2, r2
 8003e36:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3c:	1c5a      	adds	r2, r3, #1
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e54:	2301      	movs	r3, #1
 8003e56:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003e58:	f7fd ffd6 	bl	8001e08 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	6a3b      	ldr	r3, [r7, #32]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d803      	bhi.n	8003e70 <HAL_SPI_TransmitReceive+0x3c2>
 8003e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6e:	d102      	bne.n	8003e76 <HAL_SPI_TransmitReceive+0x3c8>
 8003e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d109      	bne.n	8003e8a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e02c      	b.n	8003ee4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f47f af55 	bne.w	8003d40 <HAL_SPI_TransmitReceive+0x292>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	f47f af4e 	bne.w	8003d40 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ea4:	6a3a      	ldr	r2, [r7, #32]
 8003ea6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f000 fa5d 	bl	8004368 <SPI_EndRxTxTransaction>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d008      	beq.n	8003ec6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2220      	movs	r2, #32
 8003eb8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e00e      	b.n	8003ee4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e000      	b.n	8003ee4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
  }
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3728      	adds	r7, #40	@ 0x28
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b088      	sub	sp, #32
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	099b      	lsrs	r3, r3, #6
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10f      	bne.n	8003f30 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00a      	beq.n	8003f30 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	099b      	lsrs	r3, r3, #6
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d004      	beq.n	8003f30 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	4798      	blx	r3
    return;
 8003f2e:	e0d7      	b.n	80040e0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	085b      	lsrs	r3, r3, #1
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d00a      	beq.n	8003f52 <HAL_SPI_IRQHandler+0x66>
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	09db      	lsrs	r3, r3, #7
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d004      	beq.n	8003f52 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	4798      	blx	r3
    return;
 8003f50:	e0c6      	b.n	80040e0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	095b      	lsrs	r3, r3, #5
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10c      	bne.n	8003f78 <HAL_SPI_IRQHandler+0x8c>
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	099b      	lsrs	r3, r3, #6
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d106      	bne.n	8003f78 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	0a1b      	lsrs	r3, r3, #8
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f000 80b4 	beq.w	80040e0 <HAL_SPI_IRQHandler+0x1f4>
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f000 80ad 	beq.w	80040e0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	099b      	lsrs	r3, r3, #6
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d023      	beq.n	8003fda <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d011      	beq.n	8003fc2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fa2:	f043 0204 	orr.w	r2, r3, #4
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003faa:	2300      	movs	r3, #0
 8003fac:	617b      	str	r3, [r7, #20]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	617b      	str	r3, [r7, #20]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	617b      	str	r3, [r7, #20]
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	e00b      	b.n	8003fda <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	613b      	str	r3, [r7, #16]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	613b      	str	r3, [r7, #16]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	613b      	str	r3, [r7, #16]
 8003fd6:	693b      	ldr	r3, [r7, #16]
        return;
 8003fd8:	e082      	b.n	80040e0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	095b      	lsrs	r3, r3, #5
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d014      	beq.n	8004010 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fea:	f043 0201 	orr.w	r2, r3, #1
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	60fb      	str	r3, [r7, #12]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	0a1b      	lsrs	r3, r3, #8
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	2b00      	cmp	r3, #0
 800401a:	d00c      	beq.n	8004036 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004020:	f043 0208 	orr.w	r2, r3, #8
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004028:	2300      	movs	r3, #0
 800402a:	60bb      	str	r3, [r7, #8]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	60bb      	str	r3, [r7, #8]
 8004034:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800403a:	2b00      	cmp	r3, #0
 800403c:	d04f      	beq.n	80040de <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800404c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d104      	bne.n	800406a <HAL_SPI_IRQHandler+0x17e>
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	2b00      	cmp	r3, #0
 8004068:	d034      	beq.n	80040d4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0203 	bic.w	r2, r2, #3
 8004078:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800407e:	2b00      	cmp	r3, #0
 8004080:	d011      	beq.n	80040a6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004086:	4a18      	ldr	r2, [pc, #96]	@ (80040e8 <HAL_SPI_IRQHandler+0x1fc>)
 8004088:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800408e:	4618      	mov	r0, r3
 8004090:	f7fe f850 	bl	8002134 <HAL_DMA_Abort_IT>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800409e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d016      	beq.n	80040dc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040b2:	4a0d      	ldr	r2, [pc, #52]	@ (80040e8 <HAL_SPI_IRQHandler+0x1fc>)
 80040b4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7fe f83a 	bl	8002134 <HAL_DMA_Abort_IT>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00a      	beq.n	80040dc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80040d2:	e003      	b.n	80040dc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 f809 	bl	80040ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80040da:	e000      	b.n	80040de <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80040dc:	bf00      	nop
    return;
 80040de:	bf00      	nop
  }
}
 80040e0:	3720      	adds	r7, #32
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	08004101 	.word	0x08004101

080040ec <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800411c:	68f8      	ldr	r0, [r7, #12]
 800411e:	f7ff ffe5 	bl	80040ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004122:	bf00      	nop
 8004124:	3710      	adds	r7, #16
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
	...

0800412c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b088      	sub	sp, #32
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	603b      	str	r3, [r7, #0]
 8004138:	4613      	mov	r3, r2
 800413a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800413c:	f7fd fe64 	bl	8001e08 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004144:	1a9b      	subs	r3, r3, r2
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	4413      	add	r3, r2
 800414a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800414c:	f7fd fe5c 	bl	8001e08 <HAL_GetTick>
 8004150:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004152:	4b39      	ldr	r3, [pc, #228]	@ (8004238 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	015b      	lsls	r3, r3, #5
 8004158:	0d1b      	lsrs	r3, r3, #20
 800415a:	69fa      	ldr	r2, [r7, #28]
 800415c:	fb02 f303 	mul.w	r3, r2, r3
 8004160:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004162:	e054      	b.n	800420e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800416a:	d050      	beq.n	800420e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800416c:	f7fd fe4c 	bl	8001e08 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	69fa      	ldr	r2, [r7, #28]
 8004178:	429a      	cmp	r2, r3
 800417a:	d902      	bls.n	8004182 <SPI_WaitFlagStateUntilTimeout+0x56>
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d13d      	bne.n	80041fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004190:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800419a:	d111      	bne.n	80041c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041a4:	d004      	beq.n	80041b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ae:	d107      	bne.n	80041c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041c8:	d10f      	bne.n	80041ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041d8:	601a      	str	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e017      	b.n	800422e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d101      	bne.n	8004208 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004204:	2300      	movs	r3, #0
 8004206:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	3b01      	subs	r3, #1
 800420c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	4013      	ands	r3, r2
 8004218:	68ba      	ldr	r2, [r7, #8]
 800421a:	429a      	cmp	r2, r3
 800421c:	bf0c      	ite	eq
 800421e:	2301      	moveq	r3, #1
 8004220:	2300      	movne	r3, #0
 8004222:	b2db      	uxtb	r3, r3
 8004224:	461a      	mov	r2, r3
 8004226:	79fb      	ldrb	r3, [r7, #7]
 8004228:	429a      	cmp	r2, r3
 800422a:	d19b      	bne.n	8004164 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3720      	adds	r7, #32
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	20000000 	.word	0x20000000

0800423c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b08a      	sub	sp, #40	@ 0x28
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
 8004248:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800424a:	2300      	movs	r3, #0
 800424c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800424e:	f7fd fddb 	bl	8001e08 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004256:	1a9b      	subs	r3, r3, r2
 8004258:	683a      	ldr	r2, [r7, #0]
 800425a:	4413      	add	r3, r2
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800425e:	f7fd fdd3 	bl	8001e08 <HAL_GetTick>
 8004262:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	330c      	adds	r3, #12
 800426a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800426c:	4b3d      	ldr	r3, [pc, #244]	@ (8004364 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	4613      	mov	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	00da      	lsls	r2, r3, #3
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	0d1b      	lsrs	r3, r3, #20
 800427c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800427e:	fb02 f303 	mul.w	r3, r2, r3
 8004282:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004284:	e060      	b.n	8004348 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800428c:	d107      	bne.n	800429e <SPI_WaitFifoStateUntilTimeout+0x62>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d104      	bne.n	800429e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	b2db      	uxtb	r3, r3
 800429a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800429c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a4:	d050      	beq.n	8004348 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042a6:	f7fd fdaf 	bl	8001e08 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d902      	bls.n	80042bc <SPI_WaitFifoStateUntilTimeout+0x80>
 80042b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d13d      	bne.n	8004338 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	685a      	ldr	r2, [r3, #4]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80042ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042d4:	d111      	bne.n	80042fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042de:	d004      	beq.n	80042ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042e8:	d107      	bne.n	80042fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004302:	d10f      	bne.n	8004324 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004312:	601a      	str	r2, [r3, #0]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004322:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e010      	b.n	800435a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800433e:	2300      	movs	r3, #0
 8004340:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	3b01      	subs	r3, #1
 8004346:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	689a      	ldr	r2, [r3, #8]
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	4013      	ands	r3, r2
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	429a      	cmp	r2, r3
 8004356:	d196      	bne.n	8004286 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3728      	adds	r7, #40	@ 0x28
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	20000000 	.word	0x20000000

08004368 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af02      	add	r7, sp, #8
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	9300      	str	r3, [sp, #0]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	2200      	movs	r2, #0
 800437c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f7ff ff5b 	bl	800423c <SPI_WaitFifoStateUntilTimeout>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d007      	beq.n	800439c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004390:	f043 0220 	orr.w	r2, r3, #32
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e027      	b.n	80043ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	2200      	movs	r2, #0
 80043a4:	2180      	movs	r1, #128	@ 0x80
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f7ff fec0 	bl	800412c <SPI_WaitFlagStateUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d007      	beq.n	80043c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b6:	f043 0220 	orr.w	r2, r3, #32
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e014      	b.n	80043ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f7ff ff34 	bl	800423c <SPI_WaitFifoStateUntilTimeout>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d007      	beq.n	80043ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043de:	f043 0220 	orr.w	r2, r3, #32
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e000      	b.n	80043ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3710      	adds	r7, #16
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e042      	b.n	800448c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440c:	2b00      	cmp	r3, #0
 800440e:	d106      	bne.n	800441e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f7fd fa31 	bl	8001880 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2224      	movs	r2, #36	@ 0x24
 8004422:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 0201 	bic.w	r2, r2, #1
 8004434:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f000 ff14 	bl	800526c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 fc15 	bl	8004c74 <UART_SetConfig>
 800444a:	4603      	mov	r3, r0
 800444c:	2b01      	cmp	r3, #1
 800444e:	d101      	bne.n	8004454 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e01b      	b.n	800448c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004462:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	689a      	ldr	r2, [r3, #8]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004472:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f042 0201 	orr.w	r2, r2, #1
 8004482:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 ff93 	bl	80053b0 <UART_CheckIdleState>
 800448a:	4603      	mov	r3, r0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3708      	adds	r7, #8
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b08a      	sub	sp, #40	@ 0x28
 8004498:	af02      	add	r7, sp, #8
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	603b      	str	r3, [r7, #0]
 80044a0:	4613      	mov	r3, r2
 80044a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044aa:	2b20      	cmp	r3, #32
 80044ac:	d17b      	bne.n	80045a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d002      	beq.n	80044ba <HAL_UART_Transmit+0x26>
 80044b4:	88fb      	ldrh	r3, [r7, #6]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e074      	b.n	80045a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2221      	movs	r2, #33	@ 0x21
 80044ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044ce:	f7fd fc9b 	bl	8001e08 <HAL_GetTick>
 80044d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	88fa      	ldrh	r2, [r7, #6]
 80044d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	88fa      	ldrh	r2, [r7, #6]
 80044e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044ec:	d108      	bne.n	8004500 <HAL_UART_Transmit+0x6c>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d104      	bne.n	8004500 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80044f6:	2300      	movs	r3, #0
 80044f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	61bb      	str	r3, [r7, #24]
 80044fe:	e003      	b.n	8004508 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004504:	2300      	movs	r3, #0
 8004506:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004508:	e030      	b.n	800456c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	9300      	str	r3, [sp, #0]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	2200      	movs	r2, #0
 8004512:	2180      	movs	r1, #128	@ 0x80
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f000 fff5 	bl	8005504 <UART_WaitOnFlagUntilTimeout>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d005      	beq.n	800452c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2220      	movs	r2, #32
 8004524:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e03d      	b.n	80045a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10b      	bne.n	800454a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	881b      	ldrh	r3, [r3, #0]
 8004536:	461a      	mov	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004540:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	3302      	adds	r3, #2
 8004546:	61bb      	str	r3, [r7, #24]
 8004548:	e007      	b.n	800455a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	781a      	ldrb	r2, [r3, #0]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	3301      	adds	r3, #1
 8004558:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004560:	b29b      	uxth	r3, r3
 8004562:	3b01      	subs	r3, #1
 8004564:	b29a      	uxth	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004572:	b29b      	uxth	r3, r3
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1c8      	bne.n	800450a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	2200      	movs	r2, #0
 8004580:	2140      	movs	r1, #64	@ 0x40
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f000 ffbe 	bl	8005504 <UART_WaitOnFlagUntilTimeout>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d005      	beq.n	800459a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2220      	movs	r2, #32
 8004592:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e006      	b.n	80045a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2220      	movs	r2, #32
 800459e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80045a2:	2300      	movs	r3, #0
 80045a4:	e000      	b.n	80045a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80045a6:	2302      	movs	r3, #2
  }
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3720      	adds	r7, #32
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b0ba      	sub	sp, #232	@ 0xe8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	69db      	ldr	r3, [r3, #28]
 80045be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80045d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80045da:	f640 030f 	movw	r3, #2063	@ 0x80f
 80045de:	4013      	ands	r3, r2
 80045e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80045e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d11b      	bne.n	8004624 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80045ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045f0:	f003 0320 	and.w	r3, r3, #32
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d015      	beq.n	8004624 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80045f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045fc:	f003 0320 	and.w	r3, r3, #32
 8004600:	2b00      	cmp	r3, #0
 8004602:	d105      	bne.n	8004610 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004604:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d009      	beq.n	8004624 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 8300 	beq.w	8004c1a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	4798      	blx	r3
      }
      return;
 8004622:	e2fa      	b.n	8004c1a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004624:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004628:	2b00      	cmp	r3, #0
 800462a:	f000 8123 	beq.w	8004874 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800462e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004632:	4b8d      	ldr	r3, [pc, #564]	@ (8004868 <HAL_UART_IRQHandler+0x2b8>)
 8004634:	4013      	ands	r3, r2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d106      	bne.n	8004648 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800463a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800463e:	4b8b      	ldr	r3, [pc, #556]	@ (800486c <HAL_UART_IRQHandler+0x2bc>)
 8004640:	4013      	ands	r3, r2
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 8116 	beq.w	8004874 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800464c:	f003 0301 	and.w	r3, r3, #1
 8004650:	2b00      	cmp	r3, #0
 8004652:	d011      	beq.n	8004678 <HAL_UART_IRQHandler+0xc8>
 8004654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00b      	beq.n	8004678 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2201      	movs	r2, #1
 8004666:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800466e:	f043 0201 	orr.w	r2, r3, #1
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d011      	beq.n	80046a8 <HAL_UART_IRQHandler+0xf8>
 8004684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	d00b      	beq.n	80046a8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2202      	movs	r2, #2
 8004696:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800469e:	f043 0204 	orr.w	r2, r3, #4
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80046a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ac:	f003 0304 	and.w	r3, r3, #4
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d011      	beq.n	80046d8 <HAL_UART_IRQHandler+0x128>
 80046b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046b8:	f003 0301 	and.w	r3, r3, #1
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00b      	beq.n	80046d8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2204      	movs	r2, #4
 80046c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ce:	f043 0202 	orr.w	r2, r3, #2
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80046d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046dc:	f003 0308 	and.w	r3, r3, #8
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d017      	beq.n	8004714 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80046e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046e8:	f003 0320 	and.w	r3, r3, #32
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d105      	bne.n	80046fc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80046f0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80046f4:	4b5c      	ldr	r3, [pc, #368]	@ (8004868 <HAL_UART_IRQHandler+0x2b8>)
 80046f6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d00b      	beq.n	8004714 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2208      	movs	r2, #8
 8004702:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800470a:	f043 0208 	orr.w	r2, r3, #8
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004718:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800471c:	2b00      	cmp	r3, #0
 800471e:	d012      	beq.n	8004746 <HAL_UART_IRQHandler+0x196>
 8004720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004724:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00c      	beq.n	8004746 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004734:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800473c:	f043 0220 	orr.w	r2, r3, #32
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800474c:	2b00      	cmp	r3, #0
 800474e:	f000 8266 	beq.w	8004c1e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004756:	f003 0320 	and.w	r3, r3, #32
 800475a:	2b00      	cmp	r3, #0
 800475c:	d013      	beq.n	8004786 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800475e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004762:	f003 0320 	and.w	r3, r3, #32
 8004766:	2b00      	cmp	r3, #0
 8004768:	d105      	bne.n	8004776 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800476a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800476e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d007      	beq.n	8004786 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800477a:	2b00      	cmp	r3, #0
 800477c:	d003      	beq.n	8004786 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800478c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800479a:	2b40      	cmp	r3, #64	@ 0x40
 800479c:	d005      	beq.n	80047aa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800479e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d054      	beq.n	8004854 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 ff17 	bl	80055de <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ba:	2b40      	cmp	r3, #64	@ 0x40
 80047bc:	d146      	bne.n	800484c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	3308      	adds	r3, #8
 80047c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047cc:	e853 3f00 	ldrex	r3, [r3]
 80047d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80047d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80047d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	3308      	adds	r3, #8
 80047e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80047ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80047ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80047f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80047fa:	e841 2300 	strex	r3, r2, [r1]
 80047fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004802:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1d9      	bne.n	80047be <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004810:	2b00      	cmp	r3, #0
 8004812:	d017      	beq.n	8004844 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800481a:	4a15      	ldr	r2, [pc, #84]	@ (8004870 <HAL_UART_IRQHandler+0x2c0>)
 800481c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004824:	4618      	mov	r0, r3
 8004826:	f7fd fc85 	bl	8002134 <HAL_DMA_Abort_IT>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d019      	beq.n	8004864 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800483e:	4610      	mov	r0, r2
 8004840:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004842:	e00f      	b.n	8004864 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 f9ff 	bl	8004c48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800484a:	e00b      	b.n	8004864 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 f9fb 	bl	8004c48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004852:	e007      	b.n	8004864 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f000 f9f7 	bl	8004c48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004862:	e1dc      	b.n	8004c1e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004864:	bf00      	nop
    return;
 8004866:	e1da      	b.n	8004c1e <HAL_UART_IRQHandler+0x66e>
 8004868:	10000001 	.word	0x10000001
 800486c:	04000120 	.word	0x04000120
 8004870:	080056ab 	.word	0x080056ab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004878:	2b01      	cmp	r3, #1
 800487a:	f040 8170 	bne.w	8004b5e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800487e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004882:	f003 0310 	and.w	r3, r3, #16
 8004886:	2b00      	cmp	r3, #0
 8004888:	f000 8169 	beq.w	8004b5e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800488c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004890:	f003 0310 	and.w	r3, r3, #16
 8004894:	2b00      	cmp	r3, #0
 8004896:	f000 8162 	beq.w	8004b5e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2210      	movs	r2, #16
 80048a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ac:	2b40      	cmp	r3, #64	@ 0x40
 80048ae:	f040 80d8 	bne.w	8004a62 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80048c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 80af 	beq.w	8004a28 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80048d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048d4:	429a      	cmp	r2, r3
 80048d6:	f080 80a7 	bcs.w	8004a28 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0320 	and.w	r3, r3, #32
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	f040 8087 	bne.w	8004a06 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004900:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004904:	e853 3f00 	ldrex	r3, [r3]
 8004908:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800490c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004910:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004914:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	461a      	mov	r2, r3
 800491e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004922:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004926:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800492e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004932:	e841 2300 	strex	r3, r2, [r1]
 8004936:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800493a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1da      	bne.n	80048f8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	3308      	adds	r3, #8
 8004948:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800494c:	e853 3f00 	ldrex	r3, [r3]
 8004950:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004952:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004954:	f023 0301 	bic.w	r3, r3, #1
 8004958:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	3308      	adds	r3, #8
 8004962:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004966:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800496a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800496c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800496e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004972:	e841 2300 	strex	r3, r2, [r1]
 8004976:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004978:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800497a:	2b00      	cmp	r3, #0
 800497c:	d1e1      	bne.n	8004942 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	3308      	adds	r3, #8
 8004984:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004986:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004988:	e853 3f00 	ldrex	r3, [r3]
 800498c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800498e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004990:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004994:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	3308      	adds	r3, #8
 800499e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80049a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80049a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80049a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80049aa:	e841 2300 	strex	r3, r2, [r1]
 80049ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80049b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1e3      	bne.n	800497e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049cc:	e853 3f00 	ldrex	r3, [r3]
 80049d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80049d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049d4:	f023 0310 	bic.w	r3, r3, #16
 80049d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	461a      	mov	r2, r3
 80049e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80049e8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80049ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80049ee:	e841 2300 	strex	r3, r2, [r1]
 80049f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80049f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1e4      	bne.n	80049c4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7fd fb3e 	bl	8002082 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2202      	movs	r2, #2
 8004a0a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	4619      	mov	r1, r3
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 f91b 	bl	8004c5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004a26:	e0fc      	b.n	8004c22 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004a2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a32:	429a      	cmp	r2, r3
 8004a34:	f040 80f5 	bne.w	8004c22 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0320 	and.w	r3, r3, #32
 8004a46:	2b20      	cmp	r3, #32
 8004a48:	f040 80eb 	bne.w	8004c22 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2202      	movs	r2, #2
 8004a50:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004a58:	4619      	mov	r1, r3
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 f8fe 	bl	8004c5c <HAL_UARTEx_RxEventCallback>
      return;
 8004a60:	e0df      	b.n	8004c22 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f000 80d1 	beq.w	8004c26 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8004a84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f000 80cc 	beq.w	8004c26 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a96:	e853 3f00 	ldrex	r3, [r3]
 8004a9a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004aa2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	461a      	mov	r2, r3
 8004aac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004ab0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ab2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ab6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ab8:	e841 2300 	strex	r3, r2, [r1]
 8004abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1e4      	bne.n	8004a8e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	3308      	adds	r3, #8
 8004aca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ace:	e853 3f00 	ldrex	r3, [r3]
 8004ad2:	623b      	str	r3, [r7, #32]
   return(result);
 8004ad4:	6a3b      	ldr	r3, [r7, #32]
 8004ad6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ada:	f023 0301 	bic.w	r3, r3, #1
 8004ade:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	3308      	adds	r3, #8
 8004ae8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004aec:	633a      	str	r2, [r7, #48]	@ 0x30
 8004aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004af2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004af4:	e841 2300 	strex	r3, r2, [r1]
 8004af8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1e1      	bne.n	8004ac4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	e853 3f00 	ldrex	r3, [r3]
 8004b20:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f023 0310 	bic.w	r3, r3, #16
 8004b28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	461a      	mov	r2, r3
 8004b32:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b36:	61fb      	str	r3, [r7, #28]
 8004b38:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3a:	69b9      	ldr	r1, [r7, #24]
 8004b3c:	69fa      	ldr	r2, [r7, #28]
 8004b3e:	e841 2300 	strex	r3, r2, [r1]
 8004b42:	617b      	str	r3, [r7, #20]
   return(result);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1e4      	bne.n	8004b14 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2202      	movs	r2, #2
 8004b4e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b54:	4619      	mov	r1, r3
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f000 f880 	bl	8004c5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004b5c:	e063      	b.n	8004c26 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00e      	beq.n	8004b88 <HAL_UART_IRQHandler+0x5d8>
 8004b6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d008      	beq.n	8004b88 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004b7e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 fdcf 	bl	8005724 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004b86:	e051      	b.n	8004c2c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d014      	beq.n	8004bbe <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004b94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d105      	bne.n	8004bac <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004ba0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ba4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d008      	beq.n	8004bbe <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d03a      	beq.n	8004c2a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	4798      	blx	r3
    }
    return;
 8004bbc:	e035      	b.n	8004c2a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d009      	beq.n	8004bde <HAL_UART_IRQHandler+0x62e>
 8004bca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d003      	beq.n	8004bde <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 fd79 	bl	80056ce <UART_EndTransmit_IT>
    return;
 8004bdc:	e026      	b.n	8004c2c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004be2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d009      	beq.n	8004bfe <HAL_UART_IRQHandler+0x64e>
 8004bea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d003      	beq.n	8004bfe <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 fda8 	bl	800574c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004bfc:	e016      	b.n	8004c2c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d010      	beq.n	8004c2c <HAL_UART_IRQHandler+0x67c>
 8004c0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	da0c      	bge.n	8004c2c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 fd90 	bl	8005738 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c18:	e008      	b.n	8004c2c <HAL_UART_IRQHandler+0x67c>
      return;
 8004c1a:	bf00      	nop
 8004c1c:	e006      	b.n	8004c2c <HAL_UART_IRQHandler+0x67c>
    return;
 8004c1e:	bf00      	nop
 8004c20:	e004      	b.n	8004c2c <HAL_UART_IRQHandler+0x67c>
      return;
 8004c22:	bf00      	nop
 8004c24:	e002      	b.n	8004c2c <HAL_UART_IRQHandler+0x67c>
      return;
 8004c26:	bf00      	nop
 8004c28:	e000      	b.n	8004c2c <HAL_UART_IRQHandler+0x67c>
    return;
 8004c2a:	bf00      	nop
  }
}
 8004c2c:	37e8      	adds	r7, #232	@ 0xe8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop

08004c34 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004c3c:	bf00      	nop
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	460b      	mov	r3, r1
 8004c66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c78:	b08c      	sub	sp, #48	@ 0x30
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	431a      	orrs	r2, r3
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	431a      	orrs	r2, r3
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	4baa      	ldr	r3, [pc, #680]	@ (8004f4c <UART_SetConfig+0x2d8>)
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	6812      	ldr	r2, [r2, #0]
 8004caa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cac:	430b      	orrs	r3, r1
 8004cae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	68da      	ldr	r2, [r3, #12]
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a9f      	ldr	r2, [pc, #636]	@ (8004f50 <UART_SetConfig+0x2dc>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d004      	beq.n	8004ce0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004cea:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004cee:	697a      	ldr	r2, [r7, #20]
 8004cf0:	6812      	ldr	r2, [r2, #0]
 8004cf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cf4:	430b      	orrs	r3, r1
 8004cf6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cfe:	f023 010f 	bic.w	r1, r3, #15
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a90      	ldr	r2, [pc, #576]	@ (8004f54 <UART_SetConfig+0x2e0>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d125      	bne.n	8004d64 <UART_SetConfig+0xf0>
 8004d18:	4b8f      	ldr	r3, [pc, #572]	@ (8004f58 <UART_SetConfig+0x2e4>)
 8004d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	2b03      	cmp	r3, #3
 8004d24:	d81a      	bhi.n	8004d5c <UART_SetConfig+0xe8>
 8004d26:	a201      	add	r2, pc, #4	@ (adr r2, 8004d2c <UART_SetConfig+0xb8>)
 8004d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2c:	08004d3d 	.word	0x08004d3d
 8004d30:	08004d4d 	.word	0x08004d4d
 8004d34:	08004d45 	.word	0x08004d45
 8004d38:	08004d55 	.word	0x08004d55
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d42:	e116      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004d44:	2302      	movs	r3, #2
 8004d46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d4a:	e112      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004d4c:	2304      	movs	r3, #4
 8004d4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d52:	e10e      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004d54:	2308      	movs	r3, #8
 8004d56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d5a:	e10a      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004d5c:	2310      	movs	r3, #16
 8004d5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d62:	e106      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a7c      	ldr	r2, [pc, #496]	@ (8004f5c <UART_SetConfig+0x2e8>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d138      	bne.n	8004de0 <UART_SetConfig+0x16c>
 8004d6e:	4b7a      	ldr	r3, [pc, #488]	@ (8004f58 <UART_SetConfig+0x2e4>)
 8004d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d74:	f003 030c 	and.w	r3, r3, #12
 8004d78:	2b0c      	cmp	r3, #12
 8004d7a:	d82d      	bhi.n	8004dd8 <UART_SetConfig+0x164>
 8004d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d84 <UART_SetConfig+0x110>)
 8004d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d82:	bf00      	nop
 8004d84:	08004db9 	.word	0x08004db9
 8004d88:	08004dd9 	.word	0x08004dd9
 8004d8c:	08004dd9 	.word	0x08004dd9
 8004d90:	08004dd9 	.word	0x08004dd9
 8004d94:	08004dc9 	.word	0x08004dc9
 8004d98:	08004dd9 	.word	0x08004dd9
 8004d9c:	08004dd9 	.word	0x08004dd9
 8004da0:	08004dd9 	.word	0x08004dd9
 8004da4:	08004dc1 	.word	0x08004dc1
 8004da8:	08004dd9 	.word	0x08004dd9
 8004dac:	08004dd9 	.word	0x08004dd9
 8004db0:	08004dd9 	.word	0x08004dd9
 8004db4:	08004dd1 	.word	0x08004dd1
 8004db8:	2300      	movs	r3, #0
 8004dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dbe:	e0d8      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dc6:	e0d4      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004dc8:	2304      	movs	r3, #4
 8004dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dce:	e0d0      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004dd0:	2308      	movs	r3, #8
 8004dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dd6:	e0cc      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004dd8:	2310      	movs	r3, #16
 8004dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dde:	e0c8      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a5e      	ldr	r2, [pc, #376]	@ (8004f60 <UART_SetConfig+0x2ec>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d125      	bne.n	8004e36 <UART_SetConfig+0x1c2>
 8004dea:	4b5b      	ldr	r3, [pc, #364]	@ (8004f58 <UART_SetConfig+0x2e4>)
 8004dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004df0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004df4:	2b30      	cmp	r3, #48	@ 0x30
 8004df6:	d016      	beq.n	8004e26 <UART_SetConfig+0x1b2>
 8004df8:	2b30      	cmp	r3, #48	@ 0x30
 8004dfa:	d818      	bhi.n	8004e2e <UART_SetConfig+0x1ba>
 8004dfc:	2b20      	cmp	r3, #32
 8004dfe:	d00a      	beq.n	8004e16 <UART_SetConfig+0x1a2>
 8004e00:	2b20      	cmp	r3, #32
 8004e02:	d814      	bhi.n	8004e2e <UART_SetConfig+0x1ba>
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d002      	beq.n	8004e0e <UART_SetConfig+0x19a>
 8004e08:	2b10      	cmp	r3, #16
 8004e0a:	d008      	beq.n	8004e1e <UART_SetConfig+0x1aa>
 8004e0c:	e00f      	b.n	8004e2e <UART_SetConfig+0x1ba>
 8004e0e:	2300      	movs	r3, #0
 8004e10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e14:	e0ad      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004e16:	2302      	movs	r3, #2
 8004e18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e1c:	e0a9      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004e1e:	2304      	movs	r3, #4
 8004e20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e24:	e0a5      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004e26:	2308      	movs	r3, #8
 8004e28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e2c:	e0a1      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004e2e:	2310      	movs	r3, #16
 8004e30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e34:	e09d      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a4a      	ldr	r2, [pc, #296]	@ (8004f64 <UART_SetConfig+0x2f0>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d125      	bne.n	8004e8c <UART_SetConfig+0x218>
 8004e40:	4b45      	ldr	r3, [pc, #276]	@ (8004f58 <UART_SetConfig+0x2e4>)
 8004e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e46:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e4c:	d016      	beq.n	8004e7c <UART_SetConfig+0x208>
 8004e4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e50:	d818      	bhi.n	8004e84 <UART_SetConfig+0x210>
 8004e52:	2b80      	cmp	r3, #128	@ 0x80
 8004e54:	d00a      	beq.n	8004e6c <UART_SetConfig+0x1f8>
 8004e56:	2b80      	cmp	r3, #128	@ 0x80
 8004e58:	d814      	bhi.n	8004e84 <UART_SetConfig+0x210>
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d002      	beq.n	8004e64 <UART_SetConfig+0x1f0>
 8004e5e:	2b40      	cmp	r3, #64	@ 0x40
 8004e60:	d008      	beq.n	8004e74 <UART_SetConfig+0x200>
 8004e62:	e00f      	b.n	8004e84 <UART_SetConfig+0x210>
 8004e64:	2300      	movs	r3, #0
 8004e66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e6a:	e082      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e72:	e07e      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004e74:	2304      	movs	r3, #4
 8004e76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e7a:	e07a      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004e7c:	2308      	movs	r3, #8
 8004e7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e82:	e076      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004e84:	2310      	movs	r3, #16
 8004e86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e8a:	e072      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a35      	ldr	r2, [pc, #212]	@ (8004f68 <UART_SetConfig+0x2f4>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d12a      	bne.n	8004eec <UART_SetConfig+0x278>
 8004e96:	4b30      	ldr	r3, [pc, #192]	@ (8004f58 <UART_SetConfig+0x2e4>)
 8004e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ea0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ea4:	d01a      	beq.n	8004edc <UART_SetConfig+0x268>
 8004ea6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004eaa:	d81b      	bhi.n	8004ee4 <UART_SetConfig+0x270>
 8004eac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eb0:	d00c      	beq.n	8004ecc <UART_SetConfig+0x258>
 8004eb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eb6:	d815      	bhi.n	8004ee4 <UART_SetConfig+0x270>
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d003      	beq.n	8004ec4 <UART_SetConfig+0x250>
 8004ebc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ec0:	d008      	beq.n	8004ed4 <UART_SetConfig+0x260>
 8004ec2:	e00f      	b.n	8004ee4 <UART_SetConfig+0x270>
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eca:	e052      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004ecc:	2302      	movs	r3, #2
 8004ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ed2:	e04e      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004ed4:	2304      	movs	r3, #4
 8004ed6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eda:	e04a      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004edc:	2308      	movs	r3, #8
 8004ede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ee2:	e046      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004ee4:	2310      	movs	r3, #16
 8004ee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eea:	e042      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a17      	ldr	r2, [pc, #92]	@ (8004f50 <UART_SetConfig+0x2dc>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d13a      	bne.n	8004f6c <UART_SetConfig+0x2f8>
 8004ef6:	4b18      	ldr	r3, [pc, #96]	@ (8004f58 <UART_SetConfig+0x2e4>)
 8004ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004efc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f00:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f04:	d01a      	beq.n	8004f3c <UART_SetConfig+0x2c8>
 8004f06:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f0a:	d81b      	bhi.n	8004f44 <UART_SetConfig+0x2d0>
 8004f0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f10:	d00c      	beq.n	8004f2c <UART_SetConfig+0x2b8>
 8004f12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f16:	d815      	bhi.n	8004f44 <UART_SetConfig+0x2d0>
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d003      	beq.n	8004f24 <UART_SetConfig+0x2b0>
 8004f1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f20:	d008      	beq.n	8004f34 <UART_SetConfig+0x2c0>
 8004f22:	e00f      	b.n	8004f44 <UART_SetConfig+0x2d0>
 8004f24:	2300      	movs	r3, #0
 8004f26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f2a:	e022      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f32:	e01e      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004f34:	2304      	movs	r3, #4
 8004f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f3a:	e01a      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004f3c:	2308      	movs	r3, #8
 8004f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f42:	e016      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004f44:	2310      	movs	r3, #16
 8004f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f4a:	e012      	b.n	8004f72 <UART_SetConfig+0x2fe>
 8004f4c:	cfff69f3 	.word	0xcfff69f3
 8004f50:	40008000 	.word	0x40008000
 8004f54:	40013800 	.word	0x40013800
 8004f58:	40021000 	.word	0x40021000
 8004f5c:	40004400 	.word	0x40004400
 8004f60:	40004800 	.word	0x40004800
 8004f64:	40004c00 	.word	0x40004c00
 8004f68:	40005000 	.word	0x40005000
 8004f6c:	2310      	movs	r3, #16
 8004f6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4aae      	ldr	r2, [pc, #696]	@ (8005230 <UART_SetConfig+0x5bc>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	f040 8097 	bne.w	80050ac <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f7e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004f82:	2b08      	cmp	r3, #8
 8004f84:	d823      	bhi.n	8004fce <UART_SetConfig+0x35a>
 8004f86:	a201      	add	r2, pc, #4	@ (adr r2, 8004f8c <UART_SetConfig+0x318>)
 8004f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8c:	08004fb1 	.word	0x08004fb1
 8004f90:	08004fcf 	.word	0x08004fcf
 8004f94:	08004fb9 	.word	0x08004fb9
 8004f98:	08004fcf 	.word	0x08004fcf
 8004f9c:	08004fbf 	.word	0x08004fbf
 8004fa0:	08004fcf 	.word	0x08004fcf
 8004fa4:	08004fcf 	.word	0x08004fcf
 8004fa8:	08004fcf 	.word	0x08004fcf
 8004fac:	08004fc7 	.word	0x08004fc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fb0:	f7fe f89c 	bl	80030ec <HAL_RCC_GetPCLK1Freq>
 8004fb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004fb6:	e010      	b.n	8004fda <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fb8:	4b9e      	ldr	r3, [pc, #632]	@ (8005234 <UART_SetConfig+0x5c0>)
 8004fba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004fbc:	e00d      	b.n	8004fda <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fbe:	f7fe f827 	bl	8003010 <HAL_RCC_GetSysClockFreq>
 8004fc2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004fc4:	e009      	b.n	8004fda <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004fcc:	e005      	b.n	8004fda <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004fd8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f000 8130 	beq.w	8005242 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe6:	4a94      	ldr	r2, [pc, #592]	@ (8005238 <UART_SetConfig+0x5c4>)
 8004fe8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fec:	461a      	mov	r2, r3
 8004fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ff4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	685a      	ldr	r2, [r3, #4]
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	4413      	add	r3, r2
 8005000:	69ba      	ldr	r2, [r7, #24]
 8005002:	429a      	cmp	r2, r3
 8005004:	d305      	bcc.n	8005012 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	429a      	cmp	r2, r3
 8005010:	d903      	bls.n	800501a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005018:	e113      	b.n	8005242 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800501a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501c:	2200      	movs	r2, #0
 800501e:	60bb      	str	r3, [r7, #8]
 8005020:	60fa      	str	r2, [r7, #12]
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005026:	4a84      	ldr	r2, [pc, #528]	@ (8005238 <UART_SetConfig+0x5c4>)
 8005028:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800502c:	b29b      	uxth	r3, r3
 800502e:	2200      	movs	r2, #0
 8005030:	603b      	str	r3, [r7, #0]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005038:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800503c:	f7fb fe4c 	bl	8000cd8 <__aeabi_uldivmod>
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
 8005044:	4610      	mov	r0, r2
 8005046:	4619      	mov	r1, r3
 8005048:	f04f 0200 	mov.w	r2, #0
 800504c:	f04f 0300 	mov.w	r3, #0
 8005050:	020b      	lsls	r3, r1, #8
 8005052:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005056:	0202      	lsls	r2, r0, #8
 8005058:	6979      	ldr	r1, [r7, #20]
 800505a:	6849      	ldr	r1, [r1, #4]
 800505c:	0849      	lsrs	r1, r1, #1
 800505e:	2000      	movs	r0, #0
 8005060:	460c      	mov	r4, r1
 8005062:	4605      	mov	r5, r0
 8005064:	eb12 0804 	adds.w	r8, r2, r4
 8005068:	eb43 0905 	adc.w	r9, r3, r5
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	469a      	mov	sl, r3
 8005074:	4693      	mov	fp, r2
 8005076:	4652      	mov	r2, sl
 8005078:	465b      	mov	r3, fp
 800507a:	4640      	mov	r0, r8
 800507c:	4649      	mov	r1, r9
 800507e:	f7fb fe2b 	bl	8000cd8 <__aeabi_uldivmod>
 8005082:	4602      	mov	r2, r0
 8005084:	460b      	mov	r3, r1
 8005086:	4613      	mov	r3, r2
 8005088:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005090:	d308      	bcc.n	80050a4 <UART_SetConfig+0x430>
 8005092:	6a3b      	ldr	r3, [r7, #32]
 8005094:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005098:	d204      	bcs.n	80050a4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	6a3a      	ldr	r2, [r7, #32]
 80050a0:	60da      	str	r2, [r3, #12]
 80050a2:	e0ce      	b.n	8005242 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80050aa:	e0ca      	b.n	8005242 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	69db      	ldr	r3, [r3, #28]
 80050b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050b4:	d166      	bne.n	8005184 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80050b6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80050ba:	2b08      	cmp	r3, #8
 80050bc:	d827      	bhi.n	800510e <UART_SetConfig+0x49a>
 80050be:	a201      	add	r2, pc, #4	@ (adr r2, 80050c4 <UART_SetConfig+0x450>)
 80050c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050c4:	080050e9 	.word	0x080050e9
 80050c8:	080050f1 	.word	0x080050f1
 80050cc:	080050f9 	.word	0x080050f9
 80050d0:	0800510f 	.word	0x0800510f
 80050d4:	080050ff 	.word	0x080050ff
 80050d8:	0800510f 	.word	0x0800510f
 80050dc:	0800510f 	.word	0x0800510f
 80050e0:	0800510f 	.word	0x0800510f
 80050e4:	08005107 	.word	0x08005107
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050e8:	f7fe f800 	bl	80030ec <HAL_RCC_GetPCLK1Freq>
 80050ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050ee:	e014      	b.n	800511a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050f0:	f7fe f812 	bl	8003118 <HAL_RCC_GetPCLK2Freq>
 80050f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050f6:	e010      	b.n	800511a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050f8:	4b4e      	ldr	r3, [pc, #312]	@ (8005234 <UART_SetConfig+0x5c0>)
 80050fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80050fc:	e00d      	b.n	800511a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050fe:	f7fd ff87 	bl	8003010 <HAL_RCC_GetSysClockFreq>
 8005102:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005104:	e009      	b.n	800511a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005106:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800510a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800510c:	e005      	b.n	800511a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800510e:	2300      	movs	r3, #0
 8005110:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005118:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800511a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 8090 	beq.w	8005242 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005126:	4a44      	ldr	r2, [pc, #272]	@ (8005238 <UART_SetConfig+0x5c4>)
 8005128:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800512c:	461a      	mov	r2, r3
 800512e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005130:	fbb3 f3f2 	udiv	r3, r3, r2
 8005134:	005a      	lsls	r2, r3, #1
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	085b      	lsrs	r3, r3, #1
 800513c:	441a      	add	r2, r3
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	fbb2 f3f3 	udiv	r3, r2, r3
 8005146:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005148:	6a3b      	ldr	r3, [r7, #32]
 800514a:	2b0f      	cmp	r3, #15
 800514c:	d916      	bls.n	800517c <UART_SetConfig+0x508>
 800514e:	6a3b      	ldr	r3, [r7, #32]
 8005150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005154:	d212      	bcs.n	800517c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005156:	6a3b      	ldr	r3, [r7, #32]
 8005158:	b29b      	uxth	r3, r3
 800515a:	f023 030f 	bic.w	r3, r3, #15
 800515e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005160:	6a3b      	ldr	r3, [r7, #32]
 8005162:	085b      	lsrs	r3, r3, #1
 8005164:	b29b      	uxth	r3, r3
 8005166:	f003 0307 	and.w	r3, r3, #7
 800516a:	b29a      	uxth	r2, r3
 800516c:	8bfb      	ldrh	r3, [r7, #30]
 800516e:	4313      	orrs	r3, r2
 8005170:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	8bfa      	ldrh	r2, [r7, #30]
 8005178:	60da      	str	r2, [r3, #12]
 800517a:	e062      	b.n	8005242 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005182:	e05e      	b.n	8005242 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005184:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005188:	2b08      	cmp	r3, #8
 800518a:	d828      	bhi.n	80051de <UART_SetConfig+0x56a>
 800518c:	a201      	add	r2, pc, #4	@ (adr r2, 8005194 <UART_SetConfig+0x520>)
 800518e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005192:	bf00      	nop
 8005194:	080051b9 	.word	0x080051b9
 8005198:	080051c1 	.word	0x080051c1
 800519c:	080051c9 	.word	0x080051c9
 80051a0:	080051df 	.word	0x080051df
 80051a4:	080051cf 	.word	0x080051cf
 80051a8:	080051df 	.word	0x080051df
 80051ac:	080051df 	.word	0x080051df
 80051b0:	080051df 	.word	0x080051df
 80051b4:	080051d7 	.word	0x080051d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051b8:	f7fd ff98 	bl	80030ec <HAL_RCC_GetPCLK1Freq>
 80051bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051be:	e014      	b.n	80051ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051c0:	f7fd ffaa 	bl	8003118 <HAL_RCC_GetPCLK2Freq>
 80051c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051c6:	e010      	b.n	80051ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005234 <UART_SetConfig+0x5c0>)
 80051ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051cc:	e00d      	b.n	80051ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ce:	f7fd ff1f 	bl	8003010 <HAL_RCC_GetSysClockFreq>
 80051d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051d4:	e009      	b.n	80051ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051dc:	e005      	b.n	80051ea <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80051de:	2300      	movs	r3, #0
 80051e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80051e8:	bf00      	nop
    }

    if (pclk != 0U)
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d028      	beq.n	8005242 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f4:	4a10      	ldr	r2, [pc, #64]	@ (8005238 <UART_SetConfig+0x5c4>)
 80051f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051fa:	461a      	mov	r2, r3
 80051fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	085b      	lsrs	r3, r3, #1
 8005208:	441a      	add	r2, r3
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005212:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	2b0f      	cmp	r3, #15
 8005218:	d910      	bls.n	800523c <UART_SetConfig+0x5c8>
 800521a:	6a3b      	ldr	r3, [r7, #32]
 800521c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005220:	d20c      	bcs.n	800523c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005222:	6a3b      	ldr	r3, [r7, #32]
 8005224:	b29a      	uxth	r2, r3
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	60da      	str	r2, [r3, #12]
 800522c:	e009      	b.n	8005242 <UART_SetConfig+0x5ce>
 800522e:	bf00      	nop
 8005230:	40008000 	.word	0x40008000
 8005234:	00f42400 	.word	0x00f42400
 8005238:	0800a1b0 	.word	0x0800a1b0
      }
      else
      {
        ret = HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	2201      	movs	r2, #1
 8005246:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	2201      	movs	r2, #1
 800524e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	2200      	movs	r2, #0
 8005256:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	2200      	movs	r2, #0
 800525c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800525e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005262:	4618      	mov	r0, r3
 8005264:	3730      	adds	r7, #48	@ 0x30
 8005266:	46bd      	mov	sp, r7
 8005268:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800526c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005278:	f003 0308 	and.w	r3, r3, #8
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00a      	beq.n	8005296 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	430a      	orrs	r2, r1
 8005294:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800529a:	f003 0301 	and.w	r3, r3, #1
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00a      	beq.n	80052b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	430a      	orrs	r2, r1
 80052b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00a      	beq.n	80052da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	430a      	orrs	r2, r1
 80052d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052de:	f003 0304 	and.w	r3, r3, #4
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00a      	beq.n	80052fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005300:	f003 0310 	and.w	r3, r3, #16
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00a      	beq.n	800531e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005322:	f003 0320 	and.w	r3, r3, #32
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00a      	beq.n	8005340 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	430a      	orrs	r2, r1
 800533e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005348:	2b00      	cmp	r3, #0
 800534a:	d01a      	beq.n	8005382 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005366:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800536a:	d10a      	bne.n	8005382 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	430a      	orrs	r2, r1
 8005380:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00a      	beq.n	80053a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	430a      	orrs	r2, r1
 80053a2:	605a      	str	r2, [r3, #4]
  }
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b098      	sub	sp, #96	@ 0x60
 80053b4:	af02      	add	r7, sp, #8
 80053b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80053c0:	f7fc fd22 	bl	8001e08 <HAL_GetTick>
 80053c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0308 	and.w	r3, r3, #8
 80053d0:	2b08      	cmp	r3, #8
 80053d2:	d12f      	bne.n	8005434 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053d8:	9300      	str	r3, [sp, #0]
 80053da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053dc:	2200      	movs	r2, #0
 80053de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 f88e 	bl	8005504 <UART_WaitOnFlagUntilTimeout>
 80053e8:	4603      	mov	r3, r0
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d022      	beq.n	8005434 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053f6:	e853 3f00 	ldrex	r3, [r3]
 80053fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005402:	653b      	str	r3, [r7, #80]	@ 0x50
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	461a      	mov	r2, r3
 800540a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800540c:	647b      	str	r3, [r7, #68]	@ 0x44
 800540e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005410:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005412:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005414:	e841 2300 	strex	r3, r2, [r1]
 8005418:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800541a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1e6      	bne.n	80053ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2220      	movs	r2, #32
 8005424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e063      	b.n	80054fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0304 	and.w	r3, r3, #4
 800543e:	2b04      	cmp	r3, #4
 8005440:	d149      	bne.n	80054d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005442:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005446:	9300      	str	r3, [sp, #0]
 8005448:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800544a:	2200      	movs	r2, #0
 800544c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 f857 	bl	8005504 <UART_WaitOnFlagUntilTimeout>
 8005456:	4603      	mov	r3, r0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d03c      	beq.n	80054d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005464:	e853 3f00 	ldrex	r3, [r3]
 8005468:	623b      	str	r3, [r7, #32]
   return(result);
 800546a:	6a3b      	ldr	r3, [r7, #32]
 800546c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005470:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	461a      	mov	r2, r3
 8005478:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800547a:	633b      	str	r3, [r7, #48]	@ 0x30
 800547c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005480:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005482:	e841 2300 	strex	r3, r2, [r1]
 8005486:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e6      	bne.n	800545c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	3308      	adds	r3, #8
 8005494:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	e853 3f00 	ldrex	r3, [r3]
 800549c:	60fb      	str	r3, [r7, #12]
   return(result);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f023 0301 	bic.w	r3, r3, #1
 80054a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3308      	adds	r3, #8
 80054ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054ae:	61fa      	str	r2, [r7, #28]
 80054b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b2:	69b9      	ldr	r1, [r7, #24]
 80054b4:	69fa      	ldr	r2, [r7, #28]
 80054b6:	e841 2300 	strex	r3, r2, [r1]
 80054ba:	617b      	str	r3, [r7, #20]
   return(result);
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1e5      	bne.n	800548e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2220      	movs	r2, #32
 80054c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e012      	b.n	80054fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2220      	movs	r2, #32
 80054da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2220      	movs	r2, #32
 80054e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3758      	adds	r7, #88	@ 0x58
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	603b      	str	r3, [r7, #0]
 8005510:	4613      	mov	r3, r2
 8005512:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005514:	e04f      	b.n	80055b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551c:	d04b      	beq.n	80055b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800551e:	f7fc fc73 	bl	8001e08 <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	429a      	cmp	r2, r3
 800552c:	d302      	bcc.n	8005534 <UART_WaitOnFlagUntilTimeout+0x30>
 800552e:	69bb      	ldr	r3, [r7, #24]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d101      	bne.n	8005538 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e04e      	b.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0304 	and.w	r3, r3, #4
 8005542:	2b00      	cmp	r3, #0
 8005544:	d037      	beq.n	80055b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	2b80      	cmp	r3, #128	@ 0x80
 800554a:	d034      	beq.n	80055b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	2b40      	cmp	r3, #64	@ 0x40
 8005550:	d031      	beq.n	80055b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	69db      	ldr	r3, [r3, #28]
 8005558:	f003 0308 	and.w	r3, r3, #8
 800555c:	2b08      	cmp	r3, #8
 800555e:	d110      	bne.n	8005582 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2208      	movs	r2, #8
 8005566:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f000 f838 	bl	80055de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2208      	movs	r2, #8
 8005572:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e029      	b.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	69db      	ldr	r3, [r3, #28]
 8005588:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800558c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005590:	d111      	bne.n	80055b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800559a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f000 f81e 	bl	80055de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2220      	movs	r2, #32
 80055a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80055b2:	2303      	movs	r3, #3
 80055b4:	e00f      	b.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	69da      	ldr	r2, [r3, #28]
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	4013      	ands	r3, r2
 80055c0:	68ba      	ldr	r2, [r7, #8]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	bf0c      	ite	eq
 80055c6:	2301      	moveq	r3, #1
 80055c8:	2300      	movne	r3, #0
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	461a      	mov	r2, r3
 80055ce:	79fb      	ldrb	r3, [r7, #7]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d0a0      	beq.n	8005516 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3710      	adds	r7, #16
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055de:	b480      	push	{r7}
 80055e0:	b095      	sub	sp, #84	@ 0x54
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ee:	e853 3f00 	ldrex	r3, [r3]
 80055f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80055f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	461a      	mov	r2, r3
 8005602:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005604:	643b      	str	r3, [r7, #64]	@ 0x40
 8005606:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005608:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800560a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800560c:	e841 2300 	strex	r3, r2, [r1]
 8005610:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1e6      	bne.n	80055e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	3308      	adds	r3, #8
 800561e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005620:	6a3b      	ldr	r3, [r7, #32]
 8005622:	e853 3f00 	ldrex	r3, [r3]
 8005626:	61fb      	str	r3, [r7, #28]
   return(result);
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800562e:	f023 0301 	bic.w	r3, r3, #1
 8005632:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	3308      	adds	r3, #8
 800563a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800563c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800563e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005640:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005642:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005644:	e841 2300 	strex	r3, r2, [r1]
 8005648:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800564a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1e3      	bne.n	8005618 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005654:	2b01      	cmp	r3, #1
 8005656:	d118      	bne.n	800568a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	e853 3f00 	ldrex	r3, [r3]
 8005664:	60bb      	str	r3, [r7, #8]
   return(result);
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	f023 0310 	bic.w	r3, r3, #16
 800566c:	647b      	str	r3, [r7, #68]	@ 0x44
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	461a      	mov	r2, r3
 8005674:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005676:	61bb      	str	r3, [r7, #24]
 8005678:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567a:	6979      	ldr	r1, [r7, #20]
 800567c:	69ba      	ldr	r2, [r7, #24]
 800567e:	e841 2300 	strex	r3, r2, [r1]
 8005682:	613b      	str	r3, [r7, #16]
   return(result);
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1e6      	bne.n	8005658 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2220      	movs	r2, #32
 800568e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800569e:	bf00      	nop
 80056a0:	3754      	adds	r7, #84	@ 0x54
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b084      	sub	sp, #16
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f7ff fac1 	bl	8004c48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056c6:	bf00      	nop
 80056c8:	3710      	adds	r7, #16
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b088      	sub	sp, #32
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	e853 3f00 	ldrex	r3, [r3]
 80056e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056ea:	61fb      	str	r3, [r7, #28]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	461a      	mov	r2, r3
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	61bb      	str	r3, [r7, #24]
 80056f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f8:	6979      	ldr	r1, [r7, #20]
 80056fa:	69ba      	ldr	r2, [r7, #24]
 80056fc:	e841 2300 	strex	r3, r2, [r1]
 8005700:	613b      	str	r3, [r7, #16]
   return(result);
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1e6      	bne.n	80056d6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2220      	movs	r2, #32
 800570c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7ff fa8c 	bl	8004c34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800571c:	bf00      	nop
 800571e:	3720      	adds	r7, #32
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800576e:	2b01      	cmp	r3, #1
 8005770:	d101      	bne.n	8005776 <HAL_UARTEx_DisableFifoMode+0x16>
 8005772:	2302      	movs	r3, #2
 8005774:	e027      	b.n	80057c6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2224      	movs	r2, #36	@ 0x24
 8005782:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 0201 	bic.w	r2, r2, #1
 800579c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80057a4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2220      	movs	r2, #32
 80057b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057d2:	b580      	push	{r7, lr}
 80057d4:	b084      	sub	sp, #16
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
 80057da:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d101      	bne.n	80057ea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80057e6:	2302      	movs	r3, #2
 80057e8:	e02d      	b.n	8005846 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2224      	movs	r2, #36	@ 0x24
 80057f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f022 0201 	bic.w	r2, r2, #1
 8005810:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	430a      	orrs	r2, r1
 8005824:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 f850 	bl	80058cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68fa      	ldr	r2, [r7, #12]
 8005832:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2220      	movs	r2, #32
 8005838:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}

0800584e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800584e:	b580      	push	{r7, lr}
 8005850:	b084      	sub	sp, #16
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
 8005856:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800585e:	2b01      	cmp	r3, #1
 8005860:	d101      	bne.n	8005866 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005862:	2302      	movs	r3, #2
 8005864:	e02d      	b.n	80058c2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2224      	movs	r2, #36	@ 0x24
 8005872:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f022 0201 	bic.w	r2, r2, #1
 800588c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	683a      	ldr	r2, [r7, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f812 	bl	80058cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
	...

080058cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d108      	bne.n	80058ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058ec:	e031      	b.n	8005952 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058ee:	2308      	movs	r3, #8
 80058f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058f2:	2308      	movs	r3, #8
 80058f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	0e5b      	lsrs	r3, r3, #25
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	f003 0307 	and.w	r3, r3, #7
 8005904:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	0f5b      	lsrs	r3, r3, #29
 800590e:	b2db      	uxtb	r3, r3
 8005910:	f003 0307 	and.w	r3, r3, #7
 8005914:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005916:	7bbb      	ldrb	r3, [r7, #14]
 8005918:	7b3a      	ldrb	r2, [r7, #12]
 800591a:	4911      	ldr	r1, [pc, #68]	@ (8005960 <UARTEx_SetNbDataToProcess+0x94>)
 800591c:	5c8a      	ldrb	r2, [r1, r2]
 800591e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005922:	7b3a      	ldrb	r2, [r7, #12]
 8005924:	490f      	ldr	r1, [pc, #60]	@ (8005964 <UARTEx_SetNbDataToProcess+0x98>)
 8005926:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005928:	fb93 f3f2 	sdiv	r3, r3, r2
 800592c:	b29a      	uxth	r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005934:	7bfb      	ldrb	r3, [r7, #15]
 8005936:	7b7a      	ldrb	r2, [r7, #13]
 8005938:	4909      	ldr	r1, [pc, #36]	@ (8005960 <UARTEx_SetNbDataToProcess+0x94>)
 800593a:	5c8a      	ldrb	r2, [r1, r2]
 800593c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005940:	7b7a      	ldrb	r2, [r7, #13]
 8005942:	4908      	ldr	r1, [pc, #32]	@ (8005964 <UARTEx_SetNbDataToProcess+0x98>)
 8005944:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005946:	fb93 f3f2 	sdiv	r3, r3, r2
 800594a:	b29a      	uxth	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005952:	bf00      	nop
 8005954:	3714      	adds	r7, #20
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	0800a1c8 	.word	0x0800a1c8
 8005964:	0800a1d0 	.word	0x0800a1d0

08005968 <__cvt>:
 8005968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800596c:	ec57 6b10 	vmov	r6, r7, d0
 8005970:	2f00      	cmp	r7, #0
 8005972:	460c      	mov	r4, r1
 8005974:	4619      	mov	r1, r3
 8005976:	463b      	mov	r3, r7
 8005978:	bfbb      	ittet	lt
 800597a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800597e:	461f      	movlt	r7, r3
 8005980:	2300      	movge	r3, #0
 8005982:	232d      	movlt	r3, #45	@ 0x2d
 8005984:	700b      	strb	r3, [r1, #0]
 8005986:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005988:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800598c:	4691      	mov	r9, r2
 800598e:	f023 0820 	bic.w	r8, r3, #32
 8005992:	bfbc      	itt	lt
 8005994:	4632      	movlt	r2, r6
 8005996:	4616      	movlt	r6, r2
 8005998:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800599c:	d005      	beq.n	80059aa <__cvt+0x42>
 800599e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80059a2:	d100      	bne.n	80059a6 <__cvt+0x3e>
 80059a4:	3401      	adds	r4, #1
 80059a6:	2102      	movs	r1, #2
 80059a8:	e000      	b.n	80059ac <__cvt+0x44>
 80059aa:	2103      	movs	r1, #3
 80059ac:	ab03      	add	r3, sp, #12
 80059ae:	9301      	str	r3, [sp, #4]
 80059b0:	ab02      	add	r3, sp, #8
 80059b2:	9300      	str	r3, [sp, #0]
 80059b4:	ec47 6b10 	vmov	d0, r6, r7
 80059b8:	4653      	mov	r3, sl
 80059ba:	4622      	mov	r2, r4
 80059bc:	f001 f878 	bl	8006ab0 <_dtoa_r>
 80059c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80059c4:	4605      	mov	r5, r0
 80059c6:	d119      	bne.n	80059fc <__cvt+0x94>
 80059c8:	f019 0f01 	tst.w	r9, #1
 80059cc:	d00e      	beq.n	80059ec <__cvt+0x84>
 80059ce:	eb00 0904 	add.w	r9, r0, r4
 80059d2:	2200      	movs	r2, #0
 80059d4:	2300      	movs	r3, #0
 80059d6:	4630      	mov	r0, r6
 80059d8:	4639      	mov	r1, r7
 80059da:	f7fb f89d 	bl	8000b18 <__aeabi_dcmpeq>
 80059de:	b108      	cbz	r0, 80059e4 <__cvt+0x7c>
 80059e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80059e4:	2230      	movs	r2, #48	@ 0x30
 80059e6:	9b03      	ldr	r3, [sp, #12]
 80059e8:	454b      	cmp	r3, r9
 80059ea:	d31e      	bcc.n	8005a2a <__cvt+0xc2>
 80059ec:	9b03      	ldr	r3, [sp, #12]
 80059ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059f0:	1b5b      	subs	r3, r3, r5
 80059f2:	4628      	mov	r0, r5
 80059f4:	6013      	str	r3, [r2, #0]
 80059f6:	b004      	add	sp, #16
 80059f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a00:	eb00 0904 	add.w	r9, r0, r4
 8005a04:	d1e5      	bne.n	80059d2 <__cvt+0x6a>
 8005a06:	7803      	ldrb	r3, [r0, #0]
 8005a08:	2b30      	cmp	r3, #48	@ 0x30
 8005a0a:	d10a      	bne.n	8005a22 <__cvt+0xba>
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	2300      	movs	r3, #0
 8005a10:	4630      	mov	r0, r6
 8005a12:	4639      	mov	r1, r7
 8005a14:	f7fb f880 	bl	8000b18 <__aeabi_dcmpeq>
 8005a18:	b918      	cbnz	r0, 8005a22 <__cvt+0xba>
 8005a1a:	f1c4 0401 	rsb	r4, r4, #1
 8005a1e:	f8ca 4000 	str.w	r4, [sl]
 8005a22:	f8da 3000 	ldr.w	r3, [sl]
 8005a26:	4499      	add	r9, r3
 8005a28:	e7d3      	b.n	80059d2 <__cvt+0x6a>
 8005a2a:	1c59      	adds	r1, r3, #1
 8005a2c:	9103      	str	r1, [sp, #12]
 8005a2e:	701a      	strb	r2, [r3, #0]
 8005a30:	e7d9      	b.n	80059e6 <__cvt+0x7e>

08005a32 <__exponent>:
 8005a32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a34:	2900      	cmp	r1, #0
 8005a36:	bfba      	itte	lt
 8005a38:	4249      	neglt	r1, r1
 8005a3a:	232d      	movlt	r3, #45	@ 0x2d
 8005a3c:	232b      	movge	r3, #43	@ 0x2b
 8005a3e:	2909      	cmp	r1, #9
 8005a40:	7002      	strb	r2, [r0, #0]
 8005a42:	7043      	strb	r3, [r0, #1]
 8005a44:	dd29      	ble.n	8005a9a <__exponent+0x68>
 8005a46:	f10d 0307 	add.w	r3, sp, #7
 8005a4a:	461d      	mov	r5, r3
 8005a4c:	270a      	movs	r7, #10
 8005a4e:	461a      	mov	r2, r3
 8005a50:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a54:	fb07 1416 	mls	r4, r7, r6, r1
 8005a58:	3430      	adds	r4, #48	@ 0x30
 8005a5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a5e:	460c      	mov	r4, r1
 8005a60:	2c63      	cmp	r4, #99	@ 0x63
 8005a62:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a66:	4631      	mov	r1, r6
 8005a68:	dcf1      	bgt.n	8005a4e <__exponent+0x1c>
 8005a6a:	3130      	adds	r1, #48	@ 0x30
 8005a6c:	1e94      	subs	r4, r2, #2
 8005a6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005a72:	1c41      	adds	r1, r0, #1
 8005a74:	4623      	mov	r3, r4
 8005a76:	42ab      	cmp	r3, r5
 8005a78:	d30a      	bcc.n	8005a90 <__exponent+0x5e>
 8005a7a:	f10d 0309 	add.w	r3, sp, #9
 8005a7e:	1a9b      	subs	r3, r3, r2
 8005a80:	42ac      	cmp	r4, r5
 8005a82:	bf88      	it	hi
 8005a84:	2300      	movhi	r3, #0
 8005a86:	3302      	adds	r3, #2
 8005a88:	4403      	add	r3, r0
 8005a8a:	1a18      	subs	r0, r3, r0
 8005a8c:	b003      	add	sp, #12
 8005a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a90:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005a94:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005a98:	e7ed      	b.n	8005a76 <__exponent+0x44>
 8005a9a:	2330      	movs	r3, #48	@ 0x30
 8005a9c:	3130      	adds	r1, #48	@ 0x30
 8005a9e:	7083      	strb	r3, [r0, #2]
 8005aa0:	70c1      	strb	r1, [r0, #3]
 8005aa2:	1d03      	adds	r3, r0, #4
 8005aa4:	e7f1      	b.n	8005a8a <__exponent+0x58>
	...

08005aa8 <_printf_float>:
 8005aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aac:	b08d      	sub	sp, #52	@ 0x34
 8005aae:	460c      	mov	r4, r1
 8005ab0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ab4:	4616      	mov	r6, r2
 8005ab6:	461f      	mov	r7, r3
 8005ab8:	4605      	mov	r5, r0
 8005aba:	f000 fee9 	bl	8006890 <_localeconv_r>
 8005abe:	6803      	ldr	r3, [r0, #0]
 8005ac0:	9304      	str	r3, [sp, #16]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7fa fbfc 	bl	80002c0 <strlen>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	930a      	str	r3, [sp, #40]	@ 0x28
 8005acc:	f8d8 3000 	ldr.w	r3, [r8]
 8005ad0:	9005      	str	r0, [sp, #20]
 8005ad2:	3307      	adds	r3, #7
 8005ad4:	f023 0307 	bic.w	r3, r3, #7
 8005ad8:	f103 0208 	add.w	r2, r3, #8
 8005adc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ae0:	f8d4 b000 	ldr.w	fp, [r4]
 8005ae4:	f8c8 2000 	str.w	r2, [r8]
 8005ae8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005aec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005af0:	9307      	str	r3, [sp, #28]
 8005af2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005af6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005afa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005afe:	4b9c      	ldr	r3, [pc, #624]	@ (8005d70 <_printf_float+0x2c8>)
 8005b00:	f04f 32ff 	mov.w	r2, #4294967295
 8005b04:	f7fb f83a 	bl	8000b7c <__aeabi_dcmpun>
 8005b08:	bb70      	cbnz	r0, 8005b68 <_printf_float+0xc0>
 8005b0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b0e:	4b98      	ldr	r3, [pc, #608]	@ (8005d70 <_printf_float+0x2c8>)
 8005b10:	f04f 32ff 	mov.w	r2, #4294967295
 8005b14:	f7fb f814 	bl	8000b40 <__aeabi_dcmple>
 8005b18:	bb30      	cbnz	r0, 8005b68 <_printf_float+0xc0>
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	4640      	mov	r0, r8
 8005b20:	4649      	mov	r1, r9
 8005b22:	f7fb f803 	bl	8000b2c <__aeabi_dcmplt>
 8005b26:	b110      	cbz	r0, 8005b2e <_printf_float+0x86>
 8005b28:	232d      	movs	r3, #45	@ 0x2d
 8005b2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b2e:	4a91      	ldr	r2, [pc, #580]	@ (8005d74 <_printf_float+0x2cc>)
 8005b30:	4b91      	ldr	r3, [pc, #580]	@ (8005d78 <_printf_float+0x2d0>)
 8005b32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b36:	bf8c      	ite	hi
 8005b38:	4690      	movhi	r8, r2
 8005b3a:	4698      	movls	r8, r3
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	6123      	str	r3, [r4, #16]
 8005b40:	f02b 0304 	bic.w	r3, fp, #4
 8005b44:	6023      	str	r3, [r4, #0]
 8005b46:	f04f 0900 	mov.w	r9, #0
 8005b4a:	9700      	str	r7, [sp, #0]
 8005b4c:	4633      	mov	r3, r6
 8005b4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b50:	4621      	mov	r1, r4
 8005b52:	4628      	mov	r0, r5
 8005b54:	f000 f9d2 	bl	8005efc <_printf_common>
 8005b58:	3001      	adds	r0, #1
 8005b5a:	f040 808d 	bne.w	8005c78 <_printf_float+0x1d0>
 8005b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b62:	b00d      	add	sp, #52	@ 0x34
 8005b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b68:	4642      	mov	r2, r8
 8005b6a:	464b      	mov	r3, r9
 8005b6c:	4640      	mov	r0, r8
 8005b6e:	4649      	mov	r1, r9
 8005b70:	f7fb f804 	bl	8000b7c <__aeabi_dcmpun>
 8005b74:	b140      	cbz	r0, 8005b88 <_printf_float+0xe0>
 8005b76:	464b      	mov	r3, r9
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	bfbc      	itt	lt
 8005b7c:	232d      	movlt	r3, #45	@ 0x2d
 8005b7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005b82:	4a7e      	ldr	r2, [pc, #504]	@ (8005d7c <_printf_float+0x2d4>)
 8005b84:	4b7e      	ldr	r3, [pc, #504]	@ (8005d80 <_printf_float+0x2d8>)
 8005b86:	e7d4      	b.n	8005b32 <_printf_float+0x8a>
 8005b88:	6863      	ldr	r3, [r4, #4]
 8005b8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005b8e:	9206      	str	r2, [sp, #24]
 8005b90:	1c5a      	adds	r2, r3, #1
 8005b92:	d13b      	bne.n	8005c0c <_printf_float+0x164>
 8005b94:	2306      	movs	r3, #6
 8005b96:	6063      	str	r3, [r4, #4]
 8005b98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	6022      	str	r2, [r4, #0]
 8005ba0:	9303      	str	r3, [sp, #12]
 8005ba2:	ab0a      	add	r3, sp, #40	@ 0x28
 8005ba4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005ba8:	ab09      	add	r3, sp, #36	@ 0x24
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	6861      	ldr	r1, [r4, #4]
 8005bae:	ec49 8b10 	vmov	d0, r8, r9
 8005bb2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f7ff fed6 	bl	8005968 <__cvt>
 8005bbc:	9b06      	ldr	r3, [sp, #24]
 8005bbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005bc0:	2b47      	cmp	r3, #71	@ 0x47
 8005bc2:	4680      	mov	r8, r0
 8005bc4:	d129      	bne.n	8005c1a <_printf_float+0x172>
 8005bc6:	1cc8      	adds	r0, r1, #3
 8005bc8:	db02      	blt.n	8005bd0 <_printf_float+0x128>
 8005bca:	6863      	ldr	r3, [r4, #4]
 8005bcc:	4299      	cmp	r1, r3
 8005bce:	dd41      	ble.n	8005c54 <_printf_float+0x1ac>
 8005bd0:	f1aa 0a02 	sub.w	sl, sl, #2
 8005bd4:	fa5f fa8a 	uxtb.w	sl, sl
 8005bd8:	3901      	subs	r1, #1
 8005bda:	4652      	mov	r2, sl
 8005bdc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005be0:	9109      	str	r1, [sp, #36]	@ 0x24
 8005be2:	f7ff ff26 	bl	8005a32 <__exponent>
 8005be6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005be8:	1813      	adds	r3, r2, r0
 8005bea:	2a01      	cmp	r2, #1
 8005bec:	4681      	mov	r9, r0
 8005bee:	6123      	str	r3, [r4, #16]
 8005bf0:	dc02      	bgt.n	8005bf8 <_printf_float+0x150>
 8005bf2:	6822      	ldr	r2, [r4, #0]
 8005bf4:	07d2      	lsls	r2, r2, #31
 8005bf6:	d501      	bpl.n	8005bfc <_printf_float+0x154>
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	6123      	str	r3, [r4, #16]
 8005bfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d0a2      	beq.n	8005b4a <_printf_float+0xa2>
 8005c04:	232d      	movs	r3, #45	@ 0x2d
 8005c06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c0a:	e79e      	b.n	8005b4a <_printf_float+0xa2>
 8005c0c:	9a06      	ldr	r2, [sp, #24]
 8005c0e:	2a47      	cmp	r2, #71	@ 0x47
 8005c10:	d1c2      	bne.n	8005b98 <_printf_float+0xf0>
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1c0      	bne.n	8005b98 <_printf_float+0xf0>
 8005c16:	2301      	movs	r3, #1
 8005c18:	e7bd      	b.n	8005b96 <_printf_float+0xee>
 8005c1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c1e:	d9db      	bls.n	8005bd8 <_printf_float+0x130>
 8005c20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c24:	d118      	bne.n	8005c58 <_printf_float+0x1b0>
 8005c26:	2900      	cmp	r1, #0
 8005c28:	6863      	ldr	r3, [r4, #4]
 8005c2a:	dd0b      	ble.n	8005c44 <_printf_float+0x19c>
 8005c2c:	6121      	str	r1, [r4, #16]
 8005c2e:	b913      	cbnz	r3, 8005c36 <_printf_float+0x18e>
 8005c30:	6822      	ldr	r2, [r4, #0]
 8005c32:	07d0      	lsls	r0, r2, #31
 8005c34:	d502      	bpl.n	8005c3c <_printf_float+0x194>
 8005c36:	3301      	adds	r3, #1
 8005c38:	440b      	add	r3, r1
 8005c3a:	6123      	str	r3, [r4, #16]
 8005c3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c3e:	f04f 0900 	mov.w	r9, #0
 8005c42:	e7db      	b.n	8005bfc <_printf_float+0x154>
 8005c44:	b913      	cbnz	r3, 8005c4c <_printf_float+0x1a4>
 8005c46:	6822      	ldr	r2, [r4, #0]
 8005c48:	07d2      	lsls	r2, r2, #31
 8005c4a:	d501      	bpl.n	8005c50 <_printf_float+0x1a8>
 8005c4c:	3302      	adds	r3, #2
 8005c4e:	e7f4      	b.n	8005c3a <_printf_float+0x192>
 8005c50:	2301      	movs	r3, #1
 8005c52:	e7f2      	b.n	8005c3a <_printf_float+0x192>
 8005c54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c5a:	4299      	cmp	r1, r3
 8005c5c:	db05      	blt.n	8005c6a <_printf_float+0x1c2>
 8005c5e:	6823      	ldr	r3, [r4, #0]
 8005c60:	6121      	str	r1, [r4, #16]
 8005c62:	07d8      	lsls	r0, r3, #31
 8005c64:	d5ea      	bpl.n	8005c3c <_printf_float+0x194>
 8005c66:	1c4b      	adds	r3, r1, #1
 8005c68:	e7e7      	b.n	8005c3a <_printf_float+0x192>
 8005c6a:	2900      	cmp	r1, #0
 8005c6c:	bfd4      	ite	le
 8005c6e:	f1c1 0202 	rsble	r2, r1, #2
 8005c72:	2201      	movgt	r2, #1
 8005c74:	4413      	add	r3, r2
 8005c76:	e7e0      	b.n	8005c3a <_printf_float+0x192>
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	055a      	lsls	r2, r3, #21
 8005c7c:	d407      	bmi.n	8005c8e <_printf_float+0x1e6>
 8005c7e:	6923      	ldr	r3, [r4, #16]
 8005c80:	4642      	mov	r2, r8
 8005c82:	4631      	mov	r1, r6
 8005c84:	4628      	mov	r0, r5
 8005c86:	47b8      	blx	r7
 8005c88:	3001      	adds	r0, #1
 8005c8a:	d12b      	bne.n	8005ce4 <_printf_float+0x23c>
 8005c8c:	e767      	b.n	8005b5e <_printf_float+0xb6>
 8005c8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c92:	f240 80dd 	bls.w	8005e50 <_printf_float+0x3a8>
 8005c96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	f7fa ff3b 	bl	8000b18 <__aeabi_dcmpeq>
 8005ca2:	2800      	cmp	r0, #0
 8005ca4:	d033      	beq.n	8005d0e <_printf_float+0x266>
 8005ca6:	4a37      	ldr	r2, [pc, #220]	@ (8005d84 <_printf_float+0x2dc>)
 8005ca8:	2301      	movs	r3, #1
 8005caa:	4631      	mov	r1, r6
 8005cac:	4628      	mov	r0, r5
 8005cae:	47b8      	blx	r7
 8005cb0:	3001      	adds	r0, #1
 8005cb2:	f43f af54 	beq.w	8005b5e <_printf_float+0xb6>
 8005cb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005cba:	4543      	cmp	r3, r8
 8005cbc:	db02      	blt.n	8005cc4 <_printf_float+0x21c>
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	07d8      	lsls	r0, r3, #31
 8005cc2:	d50f      	bpl.n	8005ce4 <_printf_float+0x23c>
 8005cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cc8:	4631      	mov	r1, r6
 8005cca:	4628      	mov	r0, r5
 8005ccc:	47b8      	blx	r7
 8005cce:	3001      	adds	r0, #1
 8005cd0:	f43f af45 	beq.w	8005b5e <_printf_float+0xb6>
 8005cd4:	f04f 0900 	mov.w	r9, #0
 8005cd8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005cdc:	f104 0a1a 	add.w	sl, r4, #26
 8005ce0:	45c8      	cmp	r8, r9
 8005ce2:	dc09      	bgt.n	8005cf8 <_printf_float+0x250>
 8005ce4:	6823      	ldr	r3, [r4, #0]
 8005ce6:	079b      	lsls	r3, r3, #30
 8005ce8:	f100 8103 	bmi.w	8005ef2 <_printf_float+0x44a>
 8005cec:	68e0      	ldr	r0, [r4, #12]
 8005cee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cf0:	4298      	cmp	r0, r3
 8005cf2:	bfb8      	it	lt
 8005cf4:	4618      	movlt	r0, r3
 8005cf6:	e734      	b.n	8005b62 <_printf_float+0xba>
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	4652      	mov	r2, sl
 8005cfc:	4631      	mov	r1, r6
 8005cfe:	4628      	mov	r0, r5
 8005d00:	47b8      	blx	r7
 8005d02:	3001      	adds	r0, #1
 8005d04:	f43f af2b 	beq.w	8005b5e <_printf_float+0xb6>
 8005d08:	f109 0901 	add.w	r9, r9, #1
 8005d0c:	e7e8      	b.n	8005ce0 <_printf_float+0x238>
 8005d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	dc39      	bgt.n	8005d88 <_printf_float+0x2e0>
 8005d14:	4a1b      	ldr	r2, [pc, #108]	@ (8005d84 <_printf_float+0x2dc>)
 8005d16:	2301      	movs	r3, #1
 8005d18:	4631      	mov	r1, r6
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	47b8      	blx	r7
 8005d1e:	3001      	adds	r0, #1
 8005d20:	f43f af1d 	beq.w	8005b5e <_printf_float+0xb6>
 8005d24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d28:	ea59 0303 	orrs.w	r3, r9, r3
 8005d2c:	d102      	bne.n	8005d34 <_printf_float+0x28c>
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	07d9      	lsls	r1, r3, #31
 8005d32:	d5d7      	bpl.n	8005ce4 <_printf_float+0x23c>
 8005d34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d38:	4631      	mov	r1, r6
 8005d3a:	4628      	mov	r0, r5
 8005d3c:	47b8      	blx	r7
 8005d3e:	3001      	adds	r0, #1
 8005d40:	f43f af0d 	beq.w	8005b5e <_printf_float+0xb6>
 8005d44:	f04f 0a00 	mov.w	sl, #0
 8005d48:	f104 0b1a 	add.w	fp, r4, #26
 8005d4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d4e:	425b      	negs	r3, r3
 8005d50:	4553      	cmp	r3, sl
 8005d52:	dc01      	bgt.n	8005d58 <_printf_float+0x2b0>
 8005d54:	464b      	mov	r3, r9
 8005d56:	e793      	b.n	8005c80 <_printf_float+0x1d8>
 8005d58:	2301      	movs	r3, #1
 8005d5a:	465a      	mov	r2, fp
 8005d5c:	4631      	mov	r1, r6
 8005d5e:	4628      	mov	r0, r5
 8005d60:	47b8      	blx	r7
 8005d62:	3001      	adds	r0, #1
 8005d64:	f43f aefb 	beq.w	8005b5e <_printf_float+0xb6>
 8005d68:	f10a 0a01 	add.w	sl, sl, #1
 8005d6c:	e7ee      	b.n	8005d4c <_printf_float+0x2a4>
 8005d6e:	bf00      	nop
 8005d70:	7fefffff 	.word	0x7fefffff
 8005d74:	0800a1dc 	.word	0x0800a1dc
 8005d78:	0800a1d8 	.word	0x0800a1d8
 8005d7c:	0800a1e4 	.word	0x0800a1e4
 8005d80:	0800a1e0 	.word	0x0800a1e0
 8005d84:	0800a1e8 	.word	0x0800a1e8
 8005d88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d8e:	4553      	cmp	r3, sl
 8005d90:	bfa8      	it	ge
 8005d92:	4653      	movge	r3, sl
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	4699      	mov	r9, r3
 8005d98:	dc36      	bgt.n	8005e08 <_printf_float+0x360>
 8005d9a:	f04f 0b00 	mov.w	fp, #0
 8005d9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005da2:	f104 021a 	add.w	r2, r4, #26
 8005da6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005da8:	9306      	str	r3, [sp, #24]
 8005daa:	eba3 0309 	sub.w	r3, r3, r9
 8005dae:	455b      	cmp	r3, fp
 8005db0:	dc31      	bgt.n	8005e16 <_printf_float+0x36e>
 8005db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005db4:	459a      	cmp	sl, r3
 8005db6:	dc3a      	bgt.n	8005e2e <_printf_float+0x386>
 8005db8:	6823      	ldr	r3, [r4, #0]
 8005dba:	07da      	lsls	r2, r3, #31
 8005dbc:	d437      	bmi.n	8005e2e <_printf_float+0x386>
 8005dbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dc0:	ebaa 0903 	sub.w	r9, sl, r3
 8005dc4:	9b06      	ldr	r3, [sp, #24]
 8005dc6:	ebaa 0303 	sub.w	r3, sl, r3
 8005dca:	4599      	cmp	r9, r3
 8005dcc:	bfa8      	it	ge
 8005dce:	4699      	movge	r9, r3
 8005dd0:	f1b9 0f00 	cmp.w	r9, #0
 8005dd4:	dc33      	bgt.n	8005e3e <_printf_float+0x396>
 8005dd6:	f04f 0800 	mov.w	r8, #0
 8005dda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dde:	f104 0b1a 	add.w	fp, r4, #26
 8005de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005de4:	ebaa 0303 	sub.w	r3, sl, r3
 8005de8:	eba3 0309 	sub.w	r3, r3, r9
 8005dec:	4543      	cmp	r3, r8
 8005dee:	f77f af79 	ble.w	8005ce4 <_printf_float+0x23c>
 8005df2:	2301      	movs	r3, #1
 8005df4:	465a      	mov	r2, fp
 8005df6:	4631      	mov	r1, r6
 8005df8:	4628      	mov	r0, r5
 8005dfa:	47b8      	blx	r7
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	f43f aeae 	beq.w	8005b5e <_printf_float+0xb6>
 8005e02:	f108 0801 	add.w	r8, r8, #1
 8005e06:	e7ec      	b.n	8005de2 <_printf_float+0x33a>
 8005e08:	4642      	mov	r2, r8
 8005e0a:	4631      	mov	r1, r6
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	47b8      	blx	r7
 8005e10:	3001      	adds	r0, #1
 8005e12:	d1c2      	bne.n	8005d9a <_printf_float+0x2f2>
 8005e14:	e6a3      	b.n	8005b5e <_printf_float+0xb6>
 8005e16:	2301      	movs	r3, #1
 8005e18:	4631      	mov	r1, r6
 8005e1a:	4628      	mov	r0, r5
 8005e1c:	9206      	str	r2, [sp, #24]
 8005e1e:	47b8      	blx	r7
 8005e20:	3001      	adds	r0, #1
 8005e22:	f43f ae9c 	beq.w	8005b5e <_printf_float+0xb6>
 8005e26:	9a06      	ldr	r2, [sp, #24]
 8005e28:	f10b 0b01 	add.w	fp, fp, #1
 8005e2c:	e7bb      	b.n	8005da6 <_printf_float+0x2fe>
 8005e2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e32:	4631      	mov	r1, r6
 8005e34:	4628      	mov	r0, r5
 8005e36:	47b8      	blx	r7
 8005e38:	3001      	adds	r0, #1
 8005e3a:	d1c0      	bne.n	8005dbe <_printf_float+0x316>
 8005e3c:	e68f      	b.n	8005b5e <_printf_float+0xb6>
 8005e3e:	9a06      	ldr	r2, [sp, #24]
 8005e40:	464b      	mov	r3, r9
 8005e42:	4442      	add	r2, r8
 8005e44:	4631      	mov	r1, r6
 8005e46:	4628      	mov	r0, r5
 8005e48:	47b8      	blx	r7
 8005e4a:	3001      	adds	r0, #1
 8005e4c:	d1c3      	bne.n	8005dd6 <_printf_float+0x32e>
 8005e4e:	e686      	b.n	8005b5e <_printf_float+0xb6>
 8005e50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e54:	f1ba 0f01 	cmp.w	sl, #1
 8005e58:	dc01      	bgt.n	8005e5e <_printf_float+0x3b6>
 8005e5a:	07db      	lsls	r3, r3, #31
 8005e5c:	d536      	bpl.n	8005ecc <_printf_float+0x424>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	4642      	mov	r2, r8
 8005e62:	4631      	mov	r1, r6
 8005e64:	4628      	mov	r0, r5
 8005e66:	47b8      	blx	r7
 8005e68:	3001      	adds	r0, #1
 8005e6a:	f43f ae78 	beq.w	8005b5e <_printf_float+0xb6>
 8005e6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e72:	4631      	mov	r1, r6
 8005e74:	4628      	mov	r0, r5
 8005e76:	47b8      	blx	r7
 8005e78:	3001      	adds	r0, #1
 8005e7a:	f43f ae70 	beq.w	8005b5e <_printf_float+0xb6>
 8005e7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e82:	2200      	movs	r2, #0
 8005e84:	2300      	movs	r3, #0
 8005e86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e8a:	f7fa fe45 	bl	8000b18 <__aeabi_dcmpeq>
 8005e8e:	b9c0      	cbnz	r0, 8005ec2 <_printf_float+0x41a>
 8005e90:	4653      	mov	r3, sl
 8005e92:	f108 0201 	add.w	r2, r8, #1
 8005e96:	4631      	mov	r1, r6
 8005e98:	4628      	mov	r0, r5
 8005e9a:	47b8      	blx	r7
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	d10c      	bne.n	8005eba <_printf_float+0x412>
 8005ea0:	e65d      	b.n	8005b5e <_printf_float+0xb6>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	465a      	mov	r2, fp
 8005ea6:	4631      	mov	r1, r6
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	47b8      	blx	r7
 8005eac:	3001      	adds	r0, #1
 8005eae:	f43f ae56 	beq.w	8005b5e <_printf_float+0xb6>
 8005eb2:	f108 0801 	add.w	r8, r8, #1
 8005eb6:	45d0      	cmp	r8, sl
 8005eb8:	dbf3      	blt.n	8005ea2 <_printf_float+0x3fa>
 8005eba:	464b      	mov	r3, r9
 8005ebc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ec0:	e6df      	b.n	8005c82 <_printf_float+0x1da>
 8005ec2:	f04f 0800 	mov.w	r8, #0
 8005ec6:	f104 0b1a 	add.w	fp, r4, #26
 8005eca:	e7f4      	b.n	8005eb6 <_printf_float+0x40e>
 8005ecc:	2301      	movs	r3, #1
 8005ece:	4642      	mov	r2, r8
 8005ed0:	e7e1      	b.n	8005e96 <_printf_float+0x3ee>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	464a      	mov	r2, r9
 8005ed6:	4631      	mov	r1, r6
 8005ed8:	4628      	mov	r0, r5
 8005eda:	47b8      	blx	r7
 8005edc:	3001      	adds	r0, #1
 8005ede:	f43f ae3e 	beq.w	8005b5e <_printf_float+0xb6>
 8005ee2:	f108 0801 	add.w	r8, r8, #1
 8005ee6:	68e3      	ldr	r3, [r4, #12]
 8005ee8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005eea:	1a5b      	subs	r3, r3, r1
 8005eec:	4543      	cmp	r3, r8
 8005eee:	dcf0      	bgt.n	8005ed2 <_printf_float+0x42a>
 8005ef0:	e6fc      	b.n	8005cec <_printf_float+0x244>
 8005ef2:	f04f 0800 	mov.w	r8, #0
 8005ef6:	f104 0919 	add.w	r9, r4, #25
 8005efa:	e7f4      	b.n	8005ee6 <_printf_float+0x43e>

08005efc <_printf_common>:
 8005efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f00:	4616      	mov	r6, r2
 8005f02:	4698      	mov	r8, r3
 8005f04:	688a      	ldr	r2, [r1, #8]
 8005f06:	690b      	ldr	r3, [r1, #16]
 8005f08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	bfb8      	it	lt
 8005f10:	4613      	movlt	r3, r2
 8005f12:	6033      	str	r3, [r6, #0]
 8005f14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f18:	4607      	mov	r7, r0
 8005f1a:	460c      	mov	r4, r1
 8005f1c:	b10a      	cbz	r2, 8005f22 <_printf_common+0x26>
 8005f1e:	3301      	adds	r3, #1
 8005f20:	6033      	str	r3, [r6, #0]
 8005f22:	6823      	ldr	r3, [r4, #0]
 8005f24:	0699      	lsls	r1, r3, #26
 8005f26:	bf42      	ittt	mi
 8005f28:	6833      	ldrmi	r3, [r6, #0]
 8005f2a:	3302      	addmi	r3, #2
 8005f2c:	6033      	strmi	r3, [r6, #0]
 8005f2e:	6825      	ldr	r5, [r4, #0]
 8005f30:	f015 0506 	ands.w	r5, r5, #6
 8005f34:	d106      	bne.n	8005f44 <_printf_common+0x48>
 8005f36:	f104 0a19 	add.w	sl, r4, #25
 8005f3a:	68e3      	ldr	r3, [r4, #12]
 8005f3c:	6832      	ldr	r2, [r6, #0]
 8005f3e:	1a9b      	subs	r3, r3, r2
 8005f40:	42ab      	cmp	r3, r5
 8005f42:	dc26      	bgt.n	8005f92 <_printf_common+0x96>
 8005f44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f48:	6822      	ldr	r2, [r4, #0]
 8005f4a:	3b00      	subs	r3, #0
 8005f4c:	bf18      	it	ne
 8005f4e:	2301      	movne	r3, #1
 8005f50:	0692      	lsls	r2, r2, #26
 8005f52:	d42b      	bmi.n	8005fac <_printf_common+0xb0>
 8005f54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f58:	4641      	mov	r1, r8
 8005f5a:	4638      	mov	r0, r7
 8005f5c:	47c8      	blx	r9
 8005f5e:	3001      	adds	r0, #1
 8005f60:	d01e      	beq.n	8005fa0 <_printf_common+0xa4>
 8005f62:	6823      	ldr	r3, [r4, #0]
 8005f64:	6922      	ldr	r2, [r4, #16]
 8005f66:	f003 0306 	and.w	r3, r3, #6
 8005f6a:	2b04      	cmp	r3, #4
 8005f6c:	bf02      	ittt	eq
 8005f6e:	68e5      	ldreq	r5, [r4, #12]
 8005f70:	6833      	ldreq	r3, [r6, #0]
 8005f72:	1aed      	subeq	r5, r5, r3
 8005f74:	68a3      	ldr	r3, [r4, #8]
 8005f76:	bf0c      	ite	eq
 8005f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f7c:	2500      	movne	r5, #0
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	bfc4      	itt	gt
 8005f82:	1a9b      	subgt	r3, r3, r2
 8005f84:	18ed      	addgt	r5, r5, r3
 8005f86:	2600      	movs	r6, #0
 8005f88:	341a      	adds	r4, #26
 8005f8a:	42b5      	cmp	r5, r6
 8005f8c:	d11a      	bne.n	8005fc4 <_printf_common+0xc8>
 8005f8e:	2000      	movs	r0, #0
 8005f90:	e008      	b.n	8005fa4 <_printf_common+0xa8>
 8005f92:	2301      	movs	r3, #1
 8005f94:	4652      	mov	r2, sl
 8005f96:	4641      	mov	r1, r8
 8005f98:	4638      	mov	r0, r7
 8005f9a:	47c8      	blx	r9
 8005f9c:	3001      	adds	r0, #1
 8005f9e:	d103      	bne.n	8005fa8 <_printf_common+0xac>
 8005fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fa8:	3501      	adds	r5, #1
 8005faa:	e7c6      	b.n	8005f3a <_printf_common+0x3e>
 8005fac:	18e1      	adds	r1, r4, r3
 8005fae:	1c5a      	adds	r2, r3, #1
 8005fb0:	2030      	movs	r0, #48	@ 0x30
 8005fb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005fb6:	4422      	add	r2, r4
 8005fb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005fbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005fc0:	3302      	adds	r3, #2
 8005fc2:	e7c7      	b.n	8005f54 <_printf_common+0x58>
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	4622      	mov	r2, r4
 8005fc8:	4641      	mov	r1, r8
 8005fca:	4638      	mov	r0, r7
 8005fcc:	47c8      	blx	r9
 8005fce:	3001      	adds	r0, #1
 8005fd0:	d0e6      	beq.n	8005fa0 <_printf_common+0xa4>
 8005fd2:	3601      	adds	r6, #1
 8005fd4:	e7d9      	b.n	8005f8a <_printf_common+0x8e>
	...

08005fd8 <_printf_i>:
 8005fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fdc:	7e0f      	ldrb	r7, [r1, #24]
 8005fde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005fe0:	2f78      	cmp	r7, #120	@ 0x78
 8005fe2:	4691      	mov	r9, r2
 8005fe4:	4680      	mov	r8, r0
 8005fe6:	460c      	mov	r4, r1
 8005fe8:	469a      	mov	sl, r3
 8005fea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005fee:	d807      	bhi.n	8006000 <_printf_i+0x28>
 8005ff0:	2f62      	cmp	r7, #98	@ 0x62
 8005ff2:	d80a      	bhi.n	800600a <_printf_i+0x32>
 8005ff4:	2f00      	cmp	r7, #0
 8005ff6:	f000 80d1 	beq.w	800619c <_printf_i+0x1c4>
 8005ffa:	2f58      	cmp	r7, #88	@ 0x58
 8005ffc:	f000 80b8 	beq.w	8006170 <_printf_i+0x198>
 8006000:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006004:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006008:	e03a      	b.n	8006080 <_printf_i+0xa8>
 800600a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800600e:	2b15      	cmp	r3, #21
 8006010:	d8f6      	bhi.n	8006000 <_printf_i+0x28>
 8006012:	a101      	add	r1, pc, #4	@ (adr r1, 8006018 <_printf_i+0x40>)
 8006014:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006018:	08006071 	.word	0x08006071
 800601c:	08006085 	.word	0x08006085
 8006020:	08006001 	.word	0x08006001
 8006024:	08006001 	.word	0x08006001
 8006028:	08006001 	.word	0x08006001
 800602c:	08006001 	.word	0x08006001
 8006030:	08006085 	.word	0x08006085
 8006034:	08006001 	.word	0x08006001
 8006038:	08006001 	.word	0x08006001
 800603c:	08006001 	.word	0x08006001
 8006040:	08006001 	.word	0x08006001
 8006044:	08006183 	.word	0x08006183
 8006048:	080060af 	.word	0x080060af
 800604c:	0800613d 	.word	0x0800613d
 8006050:	08006001 	.word	0x08006001
 8006054:	08006001 	.word	0x08006001
 8006058:	080061a5 	.word	0x080061a5
 800605c:	08006001 	.word	0x08006001
 8006060:	080060af 	.word	0x080060af
 8006064:	08006001 	.word	0x08006001
 8006068:	08006001 	.word	0x08006001
 800606c:	08006145 	.word	0x08006145
 8006070:	6833      	ldr	r3, [r6, #0]
 8006072:	1d1a      	adds	r2, r3, #4
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6032      	str	r2, [r6, #0]
 8006078:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800607c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006080:	2301      	movs	r3, #1
 8006082:	e09c      	b.n	80061be <_printf_i+0x1e6>
 8006084:	6833      	ldr	r3, [r6, #0]
 8006086:	6820      	ldr	r0, [r4, #0]
 8006088:	1d19      	adds	r1, r3, #4
 800608a:	6031      	str	r1, [r6, #0]
 800608c:	0606      	lsls	r6, r0, #24
 800608e:	d501      	bpl.n	8006094 <_printf_i+0xbc>
 8006090:	681d      	ldr	r5, [r3, #0]
 8006092:	e003      	b.n	800609c <_printf_i+0xc4>
 8006094:	0645      	lsls	r5, r0, #25
 8006096:	d5fb      	bpl.n	8006090 <_printf_i+0xb8>
 8006098:	f9b3 5000 	ldrsh.w	r5, [r3]
 800609c:	2d00      	cmp	r5, #0
 800609e:	da03      	bge.n	80060a8 <_printf_i+0xd0>
 80060a0:	232d      	movs	r3, #45	@ 0x2d
 80060a2:	426d      	negs	r5, r5
 80060a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060a8:	4858      	ldr	r0, [pc, #352]	@ (800620c <_printf_i+0x234>)
 80060aa:	230a      	movs	r3, #10
 80060ac:	e011      	b.n	80060d2 <_printf_i+0xfa>
 80060ae:	6821      	ldr	r1, [r4, #0]
 80060b0:	6833      	ldr	r3, [r6, #0]
 80060b2:	0608      	lsls	r0, r1, #24
 80060b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80060b8:	d402      	bmi.n	80060c0 <_printf_i+0xe8>
 80060ba:	0649      	lsls	r1, r1, #25
 80060bc:	bf48      	it	mi
 80060be:	b2ad      	uxthmi	r5, r5
 80060c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80060c2:	4852      	ldr	r0, [pc, #328]	@ (800620c <_printf_i+0x234>)
 80060c4:	6033      	str	r3, [r6, #0]
 80060c6:	bf14      	ite	ne
 80060c8:	230a      	movne	r3, #10
 80060ca:	2308      	moveq	r3, #8
 80060cc:	2100      	movs	r1, #0
 80060ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80060d2:	6866      	ldr	r6, [r4, #4]
 80060d4:	60a6      	str	r6, [r4, #8]
 80060d6:	2e00      	cmp	r6, #0
 80060d8:	db05      	blt.n	80060e6 <_printf_i+0x10e>
 80060da:	6821      	ldr	r1, [r4, #0]
 80060dc:	432e      	orrs	r6, r5
 80060de:	f021 0104 	bic.w	r1, r1, #4
 80060e2:	6021      	str	r1, [r4, #0]
 80060e4:	d04b      	beq.n	800617e <_printf_i+0x1a6>
 80060e6:	4616      	mov	r6, r2
 80060e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80060ec:	fb03 5711 	mls	r7, r3, r1, r5
 80060f0:	5dc7      	ldrb	r7, [r0, r7]
 80060f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060f6:	462f      	mov	r7, r5
 80060f8:	42bb      	cmp	r3, r7
 80060fa:	460d      	mov	r5, r1
 80060fc:	d9f4      	bls.n	80060e8 <_printf_i+0x110>
 80060fe:	2b08      	cmp	r3, #8
 8006100:	d10b      	bne.n	800611a <_printf_i+0x142>
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	07df      	lsls	r7, r3, #31
 8006106:	d508      	bpl.n	800611a <_printf_i+0x142>
 8006108:	6923      	ldr	r3, [r4, #16]
 800610a:	6861      	ldr	r1, [r4, #4]
 800610c:	4299      	cmp	r1, r3
 800610e:	bfde      	ittt	le
 8006110:	2330      	movle	r3, #48	@ 0x30
 8006112:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006116:	f106 36ff 	addle.w	r6, r6, #4294967295
 800611a:	1b92      	subs	r2, r2, r6
 800611c:	6122      	str	r2, [r4, #16]
 800611e:	f8cd a000 	str.w	sl, [sp]
 8006122:	464b      	mov	r3, r9
 8006124:	aa03      	add	r2, sp, #12
 8006126:	4621      	mov	r1, r4
 8006128:	4640      	mov	r0, r8
 800612a:	f7ff fee7 	bl	8005efc <_printf_common>
 800612e:	3001      	adds	r0, #1
 8006130:	d14a      	bne.n	80061c8 <_printf_i+0x1f0>
 8006132:	f04f 30ff 	mov.w	r0, #4294967295
 8006136:	b004      	add	sp, #16
 8006138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800613c:	6823      	ldr	r3, [r4, #0]
 800613e:	f043 0320 	orr.w	r3, r3, #32
 8006142:	6023      	str	r3, [r4, #0]
 8006144:	4832      	ldr	r0, [pc, #200]	@ (8006210 <_printf_i+0x238>)
 8006146:	2778      	movs	r7, #120	@ 0x78
 8006148:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	6831      	ldr	r1, [r6, #0]
 8006150:	061f      	lsls	r7, r3, #24
 8006152:	f851 5b04 	ldr.w	r5, [r1], #4
 8006156:	d402      	bmi.n	800615e <_printf_i+0x186>
 8006158:	065f      	lsls	r7, r3, #25
 800615a:	bf48      	it	mi
 800615c:	b2ad      	uxthmi	r5, r5
 800615e:	6031      	str	r1, [r6, #0]
 8006160:	07d9      	lsls	r1, r3, #31
 8006162:	bf44      	itt	mi
 8006164:	f043 0320 	orrmi.w	r3, r3, #32
 8006168:	6023      	strmi	r3, [r4, #0]
 800616a:	b11d      	cbz	r5, 8006174 <_printf_i+0x19c>
 800616c:	2310      	movs	r3, #16
 800616e:	e7ad      	b.n	80060cc <_printf_i+0xf4>
 8006170:	4826      	ldr	r0, [pc, #152]	@ (800620c <_printf_i+0x234>)
 8006172:	e7e9      	b.n	8006148 <_printf_i+0x170>
 8006174:	6823      	ldr	r3, [r4, #0]
 8006176:	f023 0320 	bic.w	r3, r3, #32
 800617a:	6023      	str	r3, [r4, #0]
 800617c:	e7f6      	b.n	800616c <_printf_i+0x194>
 800617e:	4616      	mov	r6, r2
 8006180:	e7bd      	b.n	80060fe <_printf_i+0x126>
 8006182:	6833      	ldr	r3, [r6, #0]
 8006184:	6825      	ldr	r5, [r4, #0]
 8006186:	6961      	ldr	r1, [r4, #20]
 8006188:	1d18      	adds	r0, r3, #4
 800618a:	6030      	str	r0, [r6, #0]
 800618c:	062e      	lsls	r6, r5, #24
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	d501      	bpl.n	8006196 <_printf_i+0x1be>
 8006192:	6019      	str	r1, [r3, #0]
 8006194:	e002      	b.n	800619c <_printf_i+0x1c4>
 8006196:	0668      	lsls	r0, r5, #25
 8006198:	d5fb      	bpl.n	8006192 <_printf_i+0x1ba>
 800619a:	8019      	strh	r1, [r3, #0]
 800619c:	2300      	movs	r3, #0
 800619e:	6123      	str	r3, [r4, #16]
 80061a0:	4616      	mov	r6, r2
 80061a2:	e7bc      	b.n	800611e <_printf_i+0x146>
 80061a4:	6833      	ldr	r3, [r6, #0]
 80061a6:	1d1a      	adds	r2, r3, #4
 80061a8:	6032      	str	r2, [r6, #0]
 80061aa:	681e      	ldr	r6, [r3, #0]
 80061ac:	6862      	ldr	r2, [r4, #4]
 80061ae:	2100      	movs	r1, #0
 80061b0:	4630      	mov	r0, r6
 80061b2:	f7fa f835 	bl	8000220 <memchr>
 80061b6:	b108      	cbz	r0, 80061bc <_printf_i+0x1e4>
 80061b8:	1b80      	subs	r0, r0, r6
 80061ba:	6060      	str	r0, [r4, #4]
 80061bc:	6863      	ldr	r3, [r4, #4]
 80061be:	6123      	str	r3, [r4, #16]
 80061c0:	2300      	movs	r3, #0
 80061c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061c6:	e7aa      	b.n	800611e <_printf_i+0x146>
 80061c8:	6923      	ldr	r3, [r4, #16]
 80061ca:	4632      	mov	r2, r6
 80061cc:	4649      	mov	r1, r9
 80061ce:	4640      	mov	r0, r8
 80061d0:	47d0      	blx	sl
 80061d2:	3001      	adds	r0, #1
 80061d4:	d0ad      	beq.n	8006132 <_printf_i+0x15a>
 80061d6:	6823      	ldr	r3, [r4, #0]
 80061d8:	079b      	lsls	r3, r3, #30
 80061da:	d413      	bmi.n	8006204 <_printf_i+0x22c>
 80061dc:	68e0      	ldr	r0, [r4, #12]
 80061de:	9b03      	ldr	r3, [sp, #12]
 80061e0:	4298      	cmp	r0, r3
 80061e2:	bfb8      	it	lt
 80061e4:	4618      	movlt	r0, r3
 80061e6:	e7a6      	b.n	8006136 <_printf_i+0x15e>
 80061e8:	2301      	movs	r3, #1
 80061ea:	4632      	mov	r2, r6
 80061ec:	4649      	mov	r1, r9
 80061ee:	4640      	mov	r0, r8
 80061f0:	47d0      	blx	sl
 80061f2:	3001      	adds	r0, #1
 80061f4:	d09d      	beq.n	8006132 <_printf_i+0x15a>
 80061f6:	3501      	adds	r5, #1
 80061f8:	68e3      	ldr	r3, [r4, #12]
 80061fa:	9903      	ldr	r1, [sp, #12]
 80061fc:	1a5b      	subs	r3, r3, r1
 80061fe:	42ab      	cmp	r3, r5
 8006200:	dcf2      	bgt.n	80061e8 <_printf_i+0x210>
 8006202:	e7eb      	b.n	80061dc <_printf_i+0x204>
 8006204:	2500      	movs	r5, #0
 8006206:	f104 0619 	add.w	r6, r4, #25
 800620a:	e7f5      	b.n	80061f8 <_printf_i+0x220>
 800620c:	0800a1ea 	.word	0x0800a1ea
 8006210:	0800a1fb 	.word	0x0800a1fb

08006214 <_scanf_float>:
 8006214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006218:	b087      	sub	sp, #28
 800621a:	4691      	mov	r9, r2
 800621c:	9303      	str	r3, [sp, #12]
 800621e:	688b      	ldr	r3, [r1, #8]
 8006220:	1e5a      	subs	r2, r3, #1
 8006222:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006226:	bf81      	itttt	hi
 8006228:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800622c:	eb03 0b05 	addhi.w	fp, r3, r5
 8006230:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006234:	608b      	strhi	r3, [r1, #8]
 8006236:	680b      	ldr	r3, [r1, #0]
 8006238:	460a      	mov	r2, r1
 800623a:	f04f 0500 	mov.w	r5, #0
 800623e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006242:	f842 3b1c 	str.w	r3, [r2], #28
 8006246:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800624a:	4680      	mov	r8, r0
 800624c:	460c      	mov	r4, r1
 800624e:	bf98      	it	ls
 8006250:	f04f 0b00 	movls.w	fp, #0
 8006254:	9201      	str	r2, [sp, #4]
 8006256:	4616      	mov	r6, r2
 8006258:	46aa      	mov	sl, r5
 800625a:	462f      	mov	r7, r5
 800625c:	9502      	str	r5, [sp, #8]
 800625e:	68a2      	ldr	r2, [r4, #8]
 8006260:	b15a      	cbz	r2, 800627a <_scanf_float+0x66>
 8006262:	f8d9 3000 	ldr.w	r3, [r9]
 8006266:	781b      	ldrb	r3, [r3, #0]
 8006268:	2b4e      	cmp	r3, #78	@ 0x4e
 800626a:	d863      	bhi.n	8006334 <_scanf_float+0x120>
 800626c:	2b40      	cmp	r3, #64	@ 0x40
 800626e:	d83b      	bhi.n	80062e8 <_scanf_float+0xd4>
 8006270:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006274:	b2c8      	uxtb	r0, r1
 8006276:	280e      	cmp	r0, #14
 8006278:	d939      	bls.n	80062ee <_scanf_float+0xda>
 800627a:	b11f      	cbz	r7, 8006284 <_scanf_float+0x70>
 800627c:	6823      	ldr	r3, [r4, #0]
 800627e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006282:	6023      	str	r3, [r4, #0]
 8006284:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006288:	f1ba 0f01 	cmp.w	sl, #1
 800628c:	f200 8114 	bhi.w	80064b8 <_scanf_float+0x2a4>
 8006290:	9b01      	ldr	r3, [sp, #4]
 8006292:	429e      	cmp	r6, r3
 8006294:	f200 8105 	bhi.w	80064a2 <_scanf_float+0x28e>
 8006298:	2001      	movs	r0, #1
 800629a:	b007      	add	sp, #28
 800629c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80062a4:	2a0d      	cmp	r2, #13
 80062a6:	d8e8      	bhi.n	800627a <_scanf_float+0x66>
 80062a8:	a101      	add	r1, pc, #4	@ (adr r1, 80062b0 <_scanf_float+0x9c>)
 80062aa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80062ae:	bf00      	nop
 80062b0:	080063f9 	.word	0x080063f9
 80062b4:	0800627b 	.word	0x0800627b
 80062b8:	0800627b 	.word	0x0800627b
 80062bc:	0800627b 	.word	0x0800627b
 80062c0:	08006455 	.word	0x08006455
 80062c4:	0800642f 	.word	0x0800642f
 80062c8:	0800627b 	.word	0x0800627b
 80062cc:	0800627b 	.word	0x0800627b
 80062d0:	08006407 	.word	0x08006407
 80062d4:	0800627b 	.word	0x0800627b
 80062d8:	0800627b 	.word	0x0800627b
 80062dc:	0800627b 	.word	0x0800627b
 80062e0:	0800627b 	.word	0x0800627b
 80062e4:	080063c3 	.word	0x080063c3
 80062e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80062ec:	e7da      	b.n	80062a4 <_scanf_float+0x90>
 80062ee:	290e      	cmp	r1, #14
 80062f0:	d8c3      	bhi.n	800627a <_scanf_float+0x66>
 80062f2:	a001      	add	r0, pc, #4	@ (adr r0, 80062f8 <_scanf_float+0xe4>)
 80062f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80062f8:	080063b3 	.word	0x080063b3
 80062fc:	0800627b 	.word	0x0800627b
 8006300:	080063b3 	.word	0x080063b3
 8006304:	08006443 	.word	0x08006443
 8006308:	0800627b 	.word	0x0800627b
 800630c:	08006355 	.word	0x08006355
 8006310:	08006399 	.word	0x08006399
 8006314:	08006399 	.word	0x08006399
 8006318:	08006399 	.word	0x08006399
 800631c:	08006399 	.word	0x08006399
 8006320:	08006399 	.word	0x08006399
 8006324:	08006399 	.word	0x08006399
 8006328:	08006399 	.word	0x08006399
 800632c:	08006399 	.word	0x08006399
 8006330:	08006399 	.word	0x08006399
 8006334:	2b6e      	cmp	r3, #110	@ 0x6e
 8006336:	d809      	bhi.n	800634c <_scanf_float+0x138>
 8006338:	2b60      	cmp	r3, #96	@ 0x60
 800633a:	d8b1      	bhi.n	80062a0 <_scanf_float+0x8c>
 800633c:	2b54      	cmp	r3, #84	@ 0x54
 800633e:	d07b      	beq.n	8006438 <_scanf_float+0x224>
 8006340:	2b59      	cmp	r3, #89	@ 0x59
 8006342:	d19a      	bne.n	800627a <_scanf_float+0x66>
 8006344:	2d07      	cmp	r5, #7
 8006346:	d198      	bne.n	800627a <_scanf_float+0x66>
 8006348:	2508      	movs	r5, #8
 800634a:	e02f      	b.n	80063ac <_scanf_float+0x198>
 800634c:	2b74      	cmp	r3, #116	@ 0x74
 800634e:	d073      	beq.n	8006438 <_scanf_float+0x224>
 8006350:	2b79      	cmp	r3, #121	@ 0x79
 8006352:	e7f6      	b.n	8006342 <_scanf_float+0x12e>
 8006354:	6821      	ldr	r1, [r4, #0]
 8006356:	05c8      	lsls	r0, r1, #23
 8006358:	d51e      	bpl.n	8006398 <_scanf_float+0x184>
 800635a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800635e:	6021      	str	r1, [r4, #0]
 8006360:	3701      	adds	r7, #1
 8006362:	f1bb 0f00 	cmp.w	fp, #0
 8006366:	d003      	beq.n	8006370 <_scanf_float+0x15c>
 8006368:	3201      	adds	r2, #1
 800636a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800636e:	60a2      	str	r2, [r4, #8]
 8006370:	68a3      	ldr	r3, [r4, #8]
 8006372:	3b01      	subs	r3, #1
 8006374:	60a3      	str	r3, [r4, #8]
 8006376:	6923      	ldr	r3, [r4, #16]
 8006378:	3301      	adds	r3, #1
 800637a:	6123      	str	r3, [r4, #16]
 800637c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006380:	3b01      	subs	r3, #1
 8006382:	2b00      	cmp	r3, #0
 8006384:	f8c9 3004 	str.w	r3, [r9, #4]
 8006388:	f340 8082 	ble.w	8006490 <_scanf_float+0x27c>
 800638c:	f8d9 3000 	ldr.w	r3, [r9]
 8006390:	3301      	adds	r3, #1
 8006392:	f8c9 3000 	str.w	r3, [r9]
 8006396:	e762      	b.n	800625e <_scanf_float+0x4a>
 8006398:	eb1a 0105 	adds.w	r1, sl, r5
 800639c:	f47f af6d 	bne.w	800627a <_scanf_float+0x66>
 80063a0:	6822      	ldr	r2, [r4, #0]
 80063a2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80063a6:	6022      	str	r2, [r4, #0]
 80063a8:	460d      	mov	r5, r1
 80063aa:	468a      	mov	sl, r1
 80063ac:	f806 3b01 	strb.w	r3, [r6], #1
 80063b0:	e7de      	b.n	8006370 <_scanf_float+0x15c>
 80063b2:	6822      	ldr	r2, [r4, #0]
 80063b4:	0610      	lsls	r0, r2, #24
 80063b6:	f57f af60 	bpl.w	800627a <_scanf_float+0x66>
 80063ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063be:	6022      	str	r2, [r4, #0]
 80063c0:	e7f4      	b.n	80063ac <_scanf_float+0x198>
 80063c2:	f1ba 0f00 	cmp.w	sl, #0
 80063c6:	d10c      	bne.n	80063e2 <_scanf_float+0x1ce>
 80063c8:	b977      	cbnz	r7, 80063e8 <_scanf_float+0x1d4>
 80063ca:	6822      	ldr	r2, [r4, #0]
 80063cc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80063d0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80063d4:	d108      	bne.n	80063e8 <_scanf_float+0x1d4>
 80063d6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80063da:	6022      	str	r2, [r4, #0]
 80063dc:	f04f 0a01 	mov.w	sl, #1
 80063e0:	e7e4      	b.n	80063ac <_scanf_float+0x198>
 80063e2:	f1ba 0f02 	cmp.w	sl, #2
 80063e6:	d050      	beq.n	800648a <_scanf_float+0x276>
 80063e8:	2d01      	cmp	r5, #1
 80063ea:	d002      	beq.n	80063f2 <_scanf_float+0x1de>
 80063ec:	2d04      	cmp	r5, #4
 80063ee:	f47f af44 	bne.w	800627a <_scanf_float+0x66>
 80063f2:	3501      	adds	r5, #1
 80063f4:	b2ed      	uxtb	r5, r5
 80063f6:	e7d9      	b.n	80063ac <_scanf_float+0x198>
 80063f8:	f1ba 0f01 	cmp.w	sl, #1
 80063fc:	f47f af3d 	bne.w	800627a <_scanf_float+0x66>
 8006400:	f04f 0a02 	mov.w	sl, #2
 8006404:	e7d2      	b.n	80063ac <_scanf_float+0x198>
 8006406:	b975      	cbnz	r5, 8006426 <_scanf_float+0x212>
 8006408:	2f00      	cmp	r7, #0
 800640a:	f47f af37 	bne.w	800627c <_scanf_float+0x68>
 800640e:	6822      	ldr	r2, [r4, #0]
 8006410:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006414:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006418:	f040 8103 	bne.w	8006622 <_scanf_float+0x40e>
 800641c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006420:	6022      	str	r2, [r4, #0]
 8006422:	2501      	movs	r5, #1
 8006424:	e7c2      	b.n	80063ac <_scanf_float+0x198>
 8006426:	2d03      	cmp	r5, #3
 8006428:	d0e3      	beq.n	80063f2 <_scanf_float+0x1de>
 800642a:	2d05      	cmp	r5, #5
 800642c:	e7df      	b.n	80063ee <_scanf_float+0x1da>
 800642e:	2d02      	cmp	r5, #2
 8006430:	f47f af23 	bne.w	800627a <_scanf_float+0x66>
 8006434:	2503      	movs	r5, #3
 8006436:	e7b9      	b.n	80063ac <_scanf_float+0x198>
 8006438:	2d06      	cmp	r5, #6
 800643a:	f47f af1e 	bne.w	800627a <_scanf_float+0x66>
 800643e:	2507      	movs	r5, #7
 8006440:	e7b4      	b.n	80063ac <_scanf_float+0x198>
 8006442:	6822      	ldr	r2, [r4, #0]
 8006444:	0591      	lsls	r1, r2, #22
 8006446:	f57f af18 	bpl.w	800627a <_scanf_float+0x66>
 800644a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800644e:	6022      	str	r2, [r4, #0]
 8006450:	9702      	str	r7, [sp, #8]
 8006452:	e7ab      	b.n	80063ac <_scanf_float+0x198>
 8006454:	6822      	ldr	r2, [r4, #0]
 8006456:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800645a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800645e:	d005      	beq.n	800646c <_scanf_float+0x258>
 8006460:	0550      	lsls	r0, r2, #21
 8006462:	f57f af0a 	bpl.w	800627a <_scanf_float+0x66>
 8006466:	2f00      	cmp	r7, #0
 8006468:	f000 80db 	beq.w	8006622 <_scanf_float+0x40e>
 800646c:	0591      	lsls	r1, r2, #22
 800646e:	bf58      	it	pl
 8006470:	9902      	ldrpl	r1, [sp, #8]
 8006472:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006476:	bf58      	it	pl
 8006478:	1a79      	subpl	r1, r7, r1
 800647a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800647e:	bf58      	it	pl
 8006480:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006484:	6022      	str	r2, [r4, #0]
 8006486:	2700      	movs	r7, #0
 8006488:	e790      	b.n	80063ac <_scanf_float+0x198>
 800648a:	f04f 0a03 	mov.w	sl, #3
 800648e:	e78d      	b.n	80063ac <_scanf_float+0x198>
 8006490:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006494:	4649      	mov	r1, r9
 8006496:	4640      	mov	r0, r8
 8006498:	4798      	blx	r3
 800649a:	2800      	cmp	r0, #0
 800649c:	f43f aedf 	beq.w	800625e <_scanf_float+0x4a>
 80064a0:	e6eb      	b.n	800627a <_scanf_float+0x66>
 80064a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80064a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80064aa:	464a      	mov	r2, r9
 80064ac:	4640      	mov	r0, r8
 80064ae:	4798      	blx	r3
 80064b0:	6923      	ldr	r3, [r4, #16]
 80064b2:	3b01      	subs	r3, #1
 80064b4:	6123      	str	r3, [r4, #16]
 80064b6:	e6eb      	b.n	8006290 <_scanf_float+0x7c>
 80064b8:	1e6b      	subs	r3, r5, #1
 80064ba:	2b06      	cmp	r3, #6
 80064bc:	d824      	bhi.n	8006508 <_scanf_float+0x2f4>
 80064be:	2d02      	cmp	r5, #2
 80064c0:	d836      	bhi.n	8006530 <_scanf_float+0x31c>
 80064c2:	9b01      	ldr	r3, [sp, #4]
 80064c4:	429e      	cmp	r6, r3
 80064c6:	f67f aee7 	bls.w	8006298 <_scanf_float+0x84>
 80064ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80064ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80064d2:	464a      	mov	r2, r9
 80064d4:	4640      	mov	r0, r8
 80064d6:	4798      	blx	r3
 80064d8:	6923      	ldr	r3, [r4, #16]
 80064da:	3b01      	subs	r3, #1
 80064dc:	6123      	str	r3, [r4, #16]
 80064de:	e7f0      	b.n	80064c2 <_scanf_float+0x2ae>
 80064e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80064e4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80064e8:	464a      	mov	r2, r9
 80064ea:	4640      	mov	r0, r8
 80064ec:	4798      	blx	r3
 80064ee:	6923      	ldr	r3, [r4, #16]
 80064f0:	3b01      	subs	r3, #1
 80064f2:	6123      	str	r3, [r4, #16]
 80064f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064f8:	fa5f fa8a 	uxtb.w	sl, sl
 80064fc:	f1ba 0f02 	cmp.w	sl, #2
 8006500:	d1ee      	bne.n	80064e0 <_scanf_float+0x2cc>
 8006502:	3d03      	subs	r5, #3
 8006504:	b2ed      	uxtb	r5, r5
 8006506:	1b76      	subs	r6, r6, r5
 8006508:	6823      	ldr	r3, [r4, #0]
 800650a:	05da      	lsls	r2, r3, #23
 800650c:	d530      	bpl.n	8006570 <_scanf_float+0x35c>
 800650e:	055b      	lsls	r3, r3, #21
 8006510:	d511      	bpl.n	8006536 <_scanf_float+0x322>
 8006512:	9b01      	ldr	r3, [sp, #4]
 8006514:	429e      	cmp	r6, r3
 8006516:	f67f aebf 	bls.w	8006298 <_scanf_float+0x84>
 800651a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800651e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006522:	464a      	mov	r2, r9
 8006524:	4640      	mov	r0, r8
 8006526:	4798      	blx	r3
 8006528:	6923      	ldr	r3, [r4, #16]
 800652a:	3b01      	subs	r3, #1
 800652c:	6123      	str	r3, [r4, #16]
 800652e:	e7f0      	b.n	8006512 <_scanf_float+0x2fe>
 8006530:	46aa      	mov	sl, r5
 8006532:	46b3      	mov	fp, r6
 8006534:	e7de      	b.n	80064f4 <_scanf_float+0x2e0>
 8006536:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800653a:	6923      	ldr	r3, [r4, #16]
 800653c:	2965      	cmp	r1, #101	@ 0x65
 800653e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006542:	f106 35ff 	add.w	r5, r6, #4294967295
 8006546:	6123      	str	r3, [r4, #16]
 8006548:	d00c      	beq.n	8006564 <_scanf_float+0x350>
 800654a:	2945      	cmp	r1, #69	@ 0x45
 800654c:	d00a      	beq.n	8006564 <_scanf_float+0x350>
 800654e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006552:	464a      	mov	r2, r9
 8006554:	4640      	mov	r0, r8
 8006556:	4798      	blx	r3
 8006558:	6923      	ldr	r3, [r4, #16]
 800655a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800655e:	3b01      	subs	r3, #1
 8006560:	1eb5      	subs	r5, r6, #2
 8006562:	6123      	str	r3, [r4, #16]
 8006564:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006568:	464a      	mov	r2, r9
 800656a:	4640      	mov	r0, r8
 800656c:	4798      	blx	r3
 800656e:	462e      	mov	r6, r5
 8006570:	6822      	ldr	r2, [r4, #0]
 8006572:	f012 0210 	ands.w	r2, r2, #16
 8006576:	d001      	beq.n	800657c <_scanf_float+0x368>
 8006578:	2000      	movs	r0, #0
 800657a:	e68e      	b.n	800629a <_scanf_float+0x86>
 800657c:	7032      	strb	r2, [r6, #0]
 800657e:	6823      	ldr	r3, [r4, #0]
 8006580:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006584:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006588:	d125      	bne.n	80065d6 <_scanf_float+0x3c2>
 800658a:	9b02      	ldr	r3, [sp, #8]
 800658c:	429f      	cmp	r7, r3
 800658e:	d00a      	beq.n	80065a6 <_scanf_float+0x392>
 8006590:	1bda      	subs	r2, r3, r7
 8006592:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006596:	429e      	cmp	r6, r3
 8006598:	bf28      	it	cs
 800659a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800659e:	4922      	ldr	r1, [pc, #136]	@ (8006628 <_scanf_float+0x414>)
 80065a0:	4630      	mov	r0, r6
 80065a2:	f000 f907 	bl	80067b4 <siprintf>
 80065a6:	9901      	ldr	r1, [sp, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	4640      	mov	r0, r8
 80065ac:	f002 fbfc 	bl	8008da8 <_strtod_r>
 80065b0:	9b03      	ldr	r3, [sp, #12]
 80065b2:	6821      	ldr	r1, [r4, #0]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f011 0f02 	tst.w	r1, #2
 80065ba:	ec57 6b10 	vmov	r6, r7, d0
 80065be:	f103 0204 	add.w	r2, r3, #4
 80065c2:	d015      	beq.n	80065f0 <_scanf_float+0x3dc>
 80065c4:	9903      	ldr	r1, [sp, #12]
 80065c6:	600a      	str	r2, [r1, #0]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	e9c3 6700 	strd	r6, r7, [r3]
 80065ce:	68e3      	ldr	r3, [r4, #12]
 80065d0:	3301      	adds	r3, #1
 80065d2:	60e3      	str	r3, [r4, #12]
 80065d4:	e7d0      	b.n	8006578 <_scanf_float+0x364>
 80065d6:	9b04      	ldr	r3, [sp, #16]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d0e4      	beq.n	80065a6 <_scanf_float+0x392>
 80065dc:	9905      	ldr	r1, [sp, #20]
 80065de:	230a      	movs	r3, #10
 80065e0:	3101      	adds	r1, #1
 80065e2:	4640      	mov	r0, r8
 80065e4:	f002 fc60 	bl	8008ea8 <_strtol_r>
 80065e8:	9b04      	ldr	r3, [sp, #16]
 80065ea:	9e05      	ldr	r6, [sp, #20]
 80065ec:	1ac2      	subs	r2, r0, r3
 80065ee:	e7d0      	b.n	8006592 <_scanf_float+0x37e>
 80065f0:	f011 0f04 	tst.w	r1, #4
 80065f4:	9903      	ldr	r1, [sp, #12]
 80065f6:	600a      	str	r2, [r1, #0]
 80065f8:	d1e6      	bne.n	80065c8 <_scanf_float+0x3b4>
 80065fa:	681d      	ldr	r5, [r3, #0]
 80065fc:	4632      	mov	r2, r6
 80065fe:	463b      	mov	r3, r7
 8006600:	4630      	mov	r0, r6
 8006602:	4639      	mov	r1, r7
 8006604:	f7fa faba 	bl	8000b7c <__aeabi_dcmpun>
 8006608:	b128      	cbz	r0, 8006616 <_scanf_float+0x402>
 800660a:	4808      	ldr	r0, [pc, #32]	@ (800662c <_scanf_float+0x418>)
 800660c:	f000 f9c0 	bl	8006990 <nanf>
 8006610:	ed85 0a00 	vstr	s0, [r5]
 8006614:	e7db      	b.n	80065ce <_scanf_float+0x3ba>
 8006616:	4630      	mov	r0, r6
 8006618:	4639      	mov	r1, r7
 800661a:	f7fa fb0d 	bl	8000c38 <__aeabi_d2f>
 800661e:	6028      	str	r0, [r5, #0]
 8006620:	e7d5      	b.n	80065ce <_scanf_float+0x3ba>
 8006622:	2700      	movs	r7, #0
 8006624:	e62e      	b.n	8006284 <_scanf_float+0x70>
 8006626:	bf00      	nop
 8006628:	0800a20c 	.word	0x0800a20c
 800662c:	0800a34d 	.word	0x0800a34d

08006630 <std>:
 8006630:	2300      	movs	r3, #0
 8006632:	b510      	push	{r4, lr}
 8006634:	4604      	mov	r4, r0
 8006636:	e9c0 3300 	strd	r3, r3, [r0]
 800663a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800663e:	6083      	str	r3, [r0, #8]
 8006640:	8181      	strh	r1, [r0, #12]
 8006642:	6643      	str	r3, [r0, #100]	@ 0x64
 8006644:	81c2      	strh	r2, [r0, #14]
 8006646:	6183      	str	r3, [r0, #24]
 8006648:	4619      	mov	r1, r3
 800664a:	2208      	movs	r2, #8
 800664c:	305c      	adds	r0, #92	@ 0x5c
 800664e:	f000 f916 	bl	800687e <memset>
 8006652:	4b0d      	ldr	r3, [pc, #52]	@ (8006688 <std+0x58>)
 8006654:	6263      	str	r3, [r4, #36]	@ 0x24
 8006656:	4b0d      	ldr	r3, [pc, #52]	@ (800668c <std+0x5c>)
 8006658:	62a3      	str	r3, [r4, #40]	@ 0x28
 800665a:	4b0d      	ldr	r3, [pc, #52]	@ (8006690 <std+0x60>)
 800665c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800665e:	4b0d      	ldr	r3, [pc, #52]	@ (8006694 <std+0x64>)
 8006660:	6323      	str	r3, [r4, #48]	@ 0x30
 8006662:	4b0d      	ldr	r3, [pc, #52]	@ (8006698 <std+0x68>)
 8006664:	6224      	str	r4, [r4, #32]
 8006666:	429c      	cmp	r4, r3
 8006668:	d006      	beq.n	8006678 <std+0x48>
 800666a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800666e:	4294      	cmp	r4, r2
 8006670:	d002      	beq.n	8006678 <std+0x48>
 8006672:	33d0      	adds	r3, #208	@ 0xd0
 8006674:	429c      	cmp	r4, r3
 8006676:	d105      	bne.n	8006684 <std+0x54>
 8006678:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800667c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006680:	f000 b97a 	b.w	8006978 <__retarget_lock_init_recursive>
 8006684:	bd10      	pop	{r4, pc}
 8006686:	bf00      	nop
 8006688:	080067f9 	.word	0x080067f9
 800668c:	0800681b 	.word	0x0800681b
 8006690:	08006853 	.word	0x08006853
 8006694:	08006877 	.word	0x08006877
 8006698:	20000354 	.word	0x20000354

0800669c <stdio_exit_handler>:
 800669c:	4a02      	ldr	r2, [pc, #8]	@ (80066a8 <stdio_exit_handler+0xc>)
 800669e:	4903      	ldr	r1, [pc, #12]	@ (80066ac <stdio_exit_handler+0x10>)
 80066a0:	4803      	ldr	r0, [pc, #12]	@ (80066b0 <stdio_exit_handler+0x14>)
 80066a2:	f000 b869 	b.w	8006778 <_fwalk_sglue>
 80066a6:	bf00      	nop
 80066a8:	2000000c 	.word	0x2000000c
 80066ac:	08009265 	.word	0x08009265
 80066b0:	2000001c 	.word	0x2000001c

080066b4 <cleanup_stdio>:
 80066b4:	6841      	ldr	r1, [r0, #4]
 80066b6:	4b0c      	ldr	r3, [pc, #48]	@ (80066e8 <cleanup_stdio+0x34>)
 80066b8:	4299      	cmp	r1, r3
 80066ba:	b510      	push	{r4, lr}
 80066bc:	4604      	mov	r4, r0
 80066be:	d001      	beq.n	80066c4 <cleanup_stdio+0x10>
 80066c0:	f002 fdd0 	bl	8009264 <_fflush_r>
 80066c4:	68a1      	ldr	r1, [r4, #8]
 80066c6:	4b09      	ldr	r3, [pc, #36]	@ (80066ec <cleanup_stdio+0x38>)
 80066c8:	4299      	cmp	r1, r3
 80066ca:	d002      	beq.n	80066d2 <cleanup_stdio+0x1e>
 80066cc:	4620      	mov	r0, r4
 80066ce:	f002 fdc9 	bl	8009264 <_fflush_r>
 80066d2:	68e1      	ldr	r1, [r4, #12]
 80066d4:	4b06      	ldr	r3, [pc, #24]	@ (80066f0 <cleanup_stdio+0x3c>)
 80066d6:	4299      	cmp	r1, r3
 80066d8:	d004      	beq.n	80066e4 <cleanup_stdio+0x30>
 80066da:	4620      	mov	r0, r4
 80066dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066e0:	f002 bdc0 	b.w	8009264 <_fflush_r>
 80066e4:	bd10      	pop	{r4, pc}
 80066e6:	bf00      	nop
 80066e8:	20000354 	.word	0x20000354
 80066ec:	200003bc 	.word	0x200003bc
 80066f0:	20000424 	.word	0x20000424

080066f4 <global_stdio_init.part.0>:
 80066f4:	b510      	push	{r4, lr}
 80066f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006724 <global_stdio_init.part.0+0x30>)
 80066f8:	4c0b      	ldr	r4, [pc, #44]	@ (8006728 <global_stdio_init.part.0+0x34>)
 80066fa:	4a0c      	ldr	r2, [pc, #48]	@ (800672c <global_stdio_init.part.0+0x38>)
 80066fc:	601a      	str	r2, [r3, #0]
 80066fe:	4620      	mov	r0, r4
 8006700:	2200      	movs	r2, #0
 8006702:	2104      	movs	r1, #4
 8006704:	f7ff ff94 	bl	8006630 <std>
 8006708:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800670c:	2201      	movs	r2, #1
 800670e:	2109      	movs	r1, #9
 8006710:	f7ff ff8e 	bl	8006630 <std>
 8006714:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006718:	2202      	movs	r2, #2
 800671a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800671e:	2112      	movs	r1, #18
 8006720:	f7ff bf86 	b.w	8006630 <std>
 8006724:	2000048c 	.word	0x2000048c
 8006728:	20000354 	.word	0x20000354
 800672c:	0800669d 	.word	0x0800669d

08006730 <__sfp_lock_acquire>:
 8006730:	4801      	ldr	r0, [pc, #4]	@ (8006738 <__sfp_lock_acquire+0x8>)
 8006732:	f000 b922 	b.w	800697a <__retarget_lock_acquire_recursive>
 8006736:	bf00      	nop
 8006738:	20000495 	.word	0x20000495

0800673c <__sfp_lock_release>:
 800673c:	4801      	ldr	r0, [pc, #4]	@ (8006744 <__sfp_lock_release+0x8>)
 800673e:	f000 b91d 	b.w	800697c <__retarget_lock_release_recursive>
 8006742:	bf00      	nop
 8006744:	20000495 	.word	0x20000495

08006748 <__sinit>:
 8006748:	b510      	push	{r4, lr}
 800674a:	4604      	mov	r4, r0
 800674c:	f7ff fff0 	bl	8006730 <__sfp_lock_acquire>
 8006750:	6a23      	ldr	r3, [r4, #32]
 8006752:	b11b      	cbz	r3, 800675c <__sinit+0x14>
 8006754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006758:	f7ff bff0 	b.w	800673c <__sfp_lock_release>
 800675c:	4b04      	ldr	r3, [pc, #16]	@ (8006770 <__sinit+0x28>)
 800675e:	6223      	str	r3, [r4, #32]
 8006760:	4b04      	ldr	r3, [pc, #16]	@ (8006774 <__sinit+0x2c>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d1f5      	bne.n	8006754 <__sinit+0xc>
 8006768:	f7ff ffc4 	bl	80066f4 <global_stdio_init.part.0>
 800676c:	e7f2      	b.n	8006754 <__sinit+0xc>
 800676e:	bf00      	nop
 8006770:	080066b5 	.word	0x080066b5
 8006774:	2000048c 	.word	0x2000048c

08006778 <_fwalk_sglue>:
 8006778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800677c:	4607      	mov	r7, r0
 800677e:	4688      	mov	r8, r1
 8006780:	4614      	mov	r4, r2
 8006782:	2600      	movs	r6, #0
 8006784:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006788:	f1b9 0901 	subs.w	r9, r9, #1
 800678c:	d505      	bpl.n	800679a <_fwalk_sglue+0x22>
 800678e:	6824      	ldr	r4, [r4, #0]
 8006790:	2c00      	cmp	r4, #0
 8006792:	d1f7      	bne.n	8006784 <_fwalk_sglue+0xc>
 8006794:	4630      	mov	r0, r6
 8006796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800679a:	89ab      	ldrh	r3, [r5, #12]
 800679c:	2b01      	cmp	r3, #1
 800679e:	d907      	bls.n	80067b0 <_fwalk_sglue+0x38>
 80067a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067a4:	3301      	adds	r3, #1
 80067a6:	d003      	beq.n	80067b0 <_fwalk_sglue+0x38>
 80067a8:	4629      	mov	r1, r5
 80067aa:	4638      	mov	r0, r7
 80067ac:	47c0      	blx	r8
 80067ae:	4306      	orrs	r6, r0
 80067b0:	3568      	adds	r5, #104	@ 0x68
 80067b2:	e7e9      	b.n	8006788 <_fwalk_sglue+0x10>

080067b4 <siprintf>:
 80067b4:	b40e      	push	{r1, r2, r3}
 80067b6:	b510      	push	{r4, lr}
 80067b8:	b09d      	sub	sp, #116	@ 0x74
 80067ba:	ab1f      	add	r3, sp, #124	@ 0x7c
 80067bc:	9002      	str	r0, [sp, #8]
 80067be:	9006      	str	r0, [sp, #24]
 80067c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80067c4:	480a      	ldr	r0, [pc, #40]	@ (80067f0 <siprintf+0x3c>)
 80067c6:	9107      	str	r1, [sp, #28]
 80067c8:	9104      	str	r1, [sp, #16]
 80067ca:	490a      	ldr	r1, [pc, #40]	@ (80067f4 <siprintf+0x40>)
 80067cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80067d0:	9105      	str	r1, [sp, #20]
 80067d2:	2400      	movs	r4, #0
 80067d4:	a902      	add	r1, sp, #8
 80067d6:	6800      	ldr	r0, [r0, #0]
 80067d8:	9301      	str	r3, [sp, #4]
 80067da:	941b      	str	r4, [sp, #108]	@ 0x6c
 80067dc:	f002 fbc2 	bl	8008f64 <_svfiprintf_r>
 80067e0:	9b02      	ldr	r3, [sp, #8]
 80067e2:	701c      	strb	r4, [r3, #0]
 80067e4:	b01d      	add	sp, #116	@ 0x74
 80067e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067ea:	b003      	add	sp, #12
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop
 80067f0:	20000018 	.word	0x20000018
 80067f4:	ffff0208 	.word	0xffff0208

080067f8 <__sread>:
 80067f8:	b510      	push	{r4, lr}
 80067fa:	460c      	mov	r4, r1
 80067fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006800:	f000 f86c 	bl	80068dc <_read_r>
 8006804:	2800      	cmp	r0, #0
 8006806:	bfab      	itete	ge
 8006808:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800680a:	89a3      	ldrhlt	r3, [r4, #12]
 800680c:	181b      	addge	r3, r3, r0
 800680e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006812:	bfac      	ite	ge
 8006814:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006816:	81a3      	strhlt	r3, [r4, #12]
 8006818:	bd10      	pop	{r4, pc}

0800681a <__swrite>:
 800681a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800681e:	461f      	mov	r7, r3
 8006820:	898b      	ldrh	r3, [r1, #12]
 8006822:	05db      	lsls	r3, r3, #23
 8006824:	4605      	mov	r5, r0
 8006826:	460c      	mov	r4, r1
 8006828:	4616      	mov	r6, r2
 800682a:	d505      	bpl.n	8006838 <__swrite+0x1e>
 800682c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006830:	2302      	movs	r3, #2
 8006832:	2200      	movs	r2, #0
 8006834:	f000 f840 	bl	80068b8 <_lseek_r>
 8006838:	89a3      	ldrh	r3, [r4, #12]
 800683a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800683e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006842:	81a3      	strh	r3, [r4, #12]
 8006844:	4632      	mov	r2, r6
 8006846:	463b      	mov	r3, r7
 8006848:	4628      	mov	r0, r5
 800684a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800684e:	f000 b857 	b.w	8006900 <_write_r>

08006852 <__sseek>:
 8006852:	b510      	push	{r4, lr}
 8006854:	460c      	mov	r4, r1
 8006856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800685a:	f000 f82d 	bl	80068b8 <_lseek_r>
 800685e:	1c43      	adds	r3, r0, #1
 8006860:	89a3      	ldrh	r3, [r4, #12]
 8006862:	bf15      	itete	ne
 8006864:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006866:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800686a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800686e:	81a3      	strheq	r3, [r4, #12]
 8006870:	bf18      	it	ne
 8006872:	81a3      	strhne	r3, [r4, #12]
 8006874:	bd10      	pop	{r4, pc}

08006876 <__sclose>:
 8006876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800687a:	f000 b80d 	b.w	8006898 <_close_r>

0800687e <memset>:
 800687e:	4402      	add	r2, r0
 8006880:	4603      	mov	r3, r0
 8006882:	4293      	cmp	r3, r2
 8006884:	d100      	bne.n	8006888 <memset+0xa>
 8006886:	4770      	bx	lr
 8006888:	f803 1b01 	strb.w	r1, [r3], #1
 800688c:	e7f9      	b.n	8006882 <memset+0x4>
	...

08006890 <_localeconv_r>:
 8006890:	4800      	ldr	r0, [pc, #0]	@ (8006894 <_localeconv_r+0x4>)
 8006892:	4770      	bx	lr
 8006894:	20000158 	.word	0x20000158

08006898 <_close_r>:
 8006898:	b538      	push	{r3, r4, r5, lr}
 800689a:	4d06      	ldr	r5, [pc, #24]	@ (80068b4 <_close_r+0x1c>)
 800689c:	2300      	movs	r3, #0
 800689e:	4604      	mov	r4, r0
 80068a0:	4608      	mov	r0, r1
 80068a2:	602b      	str	r3, [r5, #0]
 80068a4:	f7fb f982 	bl	8001bac <_close>
 80068a8:	1c43      	adds	r3, r0, #1
 80068aa:	d102      	bne.n	80068b2 <_close_r+0x1a>
 80068ac:	682b      	ldr	r3, [r5, #0]
 80068ae:	b103      	cbz	r3, 80068b2 <_close_r+0x1a>
 80068b0:	6023      	str	r3, [r4, #0]
 80068b2:	bd38      	pop	{r3, r4, r5, pc}
 80068b4:	20000490 	.word	0x20000490

080068b8 <_lseek_r>:
 80068b8:	b538      	push	{r3, r4, r5, lr}
 80068ba:	4d07      	ldr	r5, [pc, #28]	@ (80068d8 <_lseek_r+0x20>)
 80068bc:	4604      	mov	r4, r0
 80068be:	4608      	mov	r0, r1
 80068c0:	4611      	mov	r1, r2
 80068c2:	2200      	movs	r2, #0
 80068c4:	602a      	str	r2, [r5, #0]
 80068c6:	461a      	mov	r2, r3
 80068c8:	f7fb f997 	bl	8001bfa <_lseek>
 80068cc:	1c43      	adds	r3, r0, #1
 80068ce:	d102      	bne.n	80068d6 <_lseek_r+0x1e>
 80068d0:	682b      	ldr	r3, [r5, #0]
 80068d2:	b103      	cbz	r3, 80068d6 <_lseek_r+0x1e>
 80068d4:	6023      	str	r3, [r4, #0]
 80068d6:	bd38      	pop	{r3, r4, r5, pc}
 80068d8:	20000490 	.word	0x20000490

080068dc <_read_r>:
 80068dc:	b538      	push	{r3, r4, r5, lr}
 80068de:	4d07      	ldr	r5, [pc, #28]	@ (80068fc <_read_r+0x20>)
 80068e0:	4604      	mov	r4, r0
 80068e2:	4608      	mov	r0, r1
 80068e4:	4611      	mov	r1, r2
 80068e6:	2200      	movs	r2, #0
 80068e8:	602a      	str	r2, [r5, #0]
 80068ea:	461a      	mov	r2, r3
 80068ec:	f7fb f925 	bl	8001b3a <_read>
 80068f0:	1c43      	adds	r3, r0, #1
 80068f2:	d102      	bne.n	80068fa <_read_r+0x1e>
 80068f4:	682b      	ldr	r3, [r5, #0]
 80068f6:	b103      	cbz	r3, 80068fa <_read_r+0x1e>
 80068f8:	6023      	str	r3, [r4, #0]
 80068fa:	bd38      	pop	{r3, r4, r5, pc}
 80068fc:	20000490 	.word	0x20000490

08006900 <_write_r>:
 8006900:	b538      	push	{r3, r4, r5, lr}
 8006902:	4d07      	ldr	r5, [pc, #28]	@ (8006920 <_write_r+0x20>)
 8006904:	4604      	mov	r4, r0
 8006906:	4608      	mov	r0, r1
 8006908:	4611      	mov	r1, r2
 800690a:	2200      	movs	r2, #0
 800690c:	602a      	str	r2, [r5, #0]
 800690e:	461a      	mov	r2, r3
 8006910:	f7fb f930 	bl	8001b74 <_write>
 8006914:	1c43      	adds	r3, r0, #1
 8006916:	d102      	bne.n	800691e <_write_r+0x1e>
 8006918:	682b      	ldr	r3, [r5, #0]
 800691a:	b103      	cbz	r3, 800691e <_write_r+0x1e>
 800691c:	6023      	str	r3, [r4, #0]
 800691e:	bd38      	pop	{r3, r4, r5, pc}
 8006920:	20000490 	.word	0x20000490

08006924 <__errno>:
 8006924:	4b01      	ldr	r3, [pc, #4]	@ (800692c <__errno+0x8>)
 8006926:	6818      	ldr	r0, [r3, #0]
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	20000018 	.word	0x20000018

08006930 <__libc_init_array>:
 8006930:	b570      	push	{r4, r5, r6, lr}
 8006932:	4d0d      	ldr	r5, [pc, #52]	@ (8006968 <__libc_init_array+0x38>)
 8006934:	4c0d      	ldr	r4, [pc, #52]	@ (800696c <__libc_init_array+0x3c>)
 8006936:	1b64      	subs	r4, r4, r5
 8006938:	10a4      	asrs	r4, r4, #2
 800693a:	2600      	movs	r6, #0
 800693c:	42a6      	cmp	r6, r4
 800693e:	d109      	bne.n	8006954 <__libc_init_array+0x24>
 8006940:	4d0b      	ldr	r5, [pc, #44]	@ (8006970 <__libc_init_array+0x40>)
 8006942:	4c0c      	ldr	r4, [pc, #48]	@ (8006974 <__libc_init_array+0x44>)
 8006944:	f003 fb7e 	bl	800a044 <_init>
 8006948:	1b64      	subs	r4, r4, r5
 800694a:	10a4      	asrs	r4, r4, #2
 800694c:	2600      	movs	r6, #0
 800694e:	42a6      	cmp	r6, r4
 8006950:	d105      	bne.n	800695e <__libc_init_array+0x2e>
 8006952:	bd70      	pop	{r4, r5, r6, pc}
 8006954:	f855 3b04 	ldr.w	r3, [r5], #4
 8006958:	4798      	blx	r3
 800695a:	3601      	adds	r6, #1
 800695c:	e7ee      	b.n	800693c <__libc_init_array+0xc>
 800695e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006962:	4798      	blx	r3
 8006964:	3601      	adds	r6, #1
 8006966:	e7f2      	b.n	800694e <__libc_init_array+0x1e>
 8006968:	0800a60c 	.word	0x0800a60c
 800696c:	0800a60c 	.word	0x0800a60c
 8006970:	0800a60c 	.word	0x0800a60c
 8006974:	0800a610 	.word	0x0800a610

08006978 <__retarget_lock_init_recursive>:
 8006978:	4770      	bx	lr

0800697a <__retarget_lock_acquire_recursive>:
 800697a:	4770      	bx	lr

0800697c <__retarget_lock_release_recursive>:
 800697c:	4770      	bx	lr

0800697e <strcpy>:
 800697e:	4603      	mov	r3, r0
 8006980:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006984:	f803 2b01 	strb.w	r2, [r3], #1
 8006988:	2a00      	cmp	r2, #0
 800698a:	d1f9      	bne.n	8006980 <strcpy+0x2>
 800698c:	4770      	bx	lr
	...

08006990 <nanf>:
 8006990:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006998 <nanf+0x8>
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	7fc00000 	.word	0x7fc00000

0800699c <quorem>:
 800699c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a0:	6903      	ldr	r3, [r0, #16]
 80069a2:	690c      	ldr	r4, [r1, #16]
 80069a4:	42a3      	cmp	r3, r4
 80069a6:	4607      	mov	r7, r0
 80069a8:	db7e      	blt.n	8006aa8 <quorem+0x10c>
 80069aa:	3c01      	subs	r4, #1
 80069ac:	f101 0814 	add.w	r8, r1, #20
 80069b0:	00a3      	lsls	r3, r4, #2
 80069b2:	f100 0514 	add.w	r5, r0, #20
 80069b6:	9300      	str	r3, [sp, #0]
 80069b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069bc:	9301      	str	r3, [sp, #4]
 80069be:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80069c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069c6:	3301      	adds	r3, #1
 80069c8:	429a      	cmp	r2, r3
 80069ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80069ce:	fbb2 f6f3 	udiv	r6, r2, r3
 80069d2:	d32e      	bcc.n	8006a32 <quorem+0x96>
 80069d4:	f04f 0a00 	mov.w	sl, #0
 80069d8:	46c4      	mov	ip, r8
 80069da:	46ae      	mov	lr, r5
 80069dc:	46d3      	mov	fp, sl
 80069de:	f85c 3b04 	ldr.w	r3, [ip], #4
 80069e2:	b298      	uxth	r0, r3
 80069e4:	fb06 a000 	mla	r0, r6, r0, sl
 80069e8:	0c02      	lsrs	r2, r0, #16
 80069ea:	0c1b      	lsrs	r3, r3, #16
 80069ec:	fb06 2303 	mla	r3, r6, r3, r2
 80069f0:	f8de 2000 	ldr.w	r2, [lr]
 80069f4:	b280      	uxth	r0, r0
 80069f6:	b292      	uxth	r2, r2
 80069f8:	1a12      	subs	r2, r2, r0
 80069fa:	445a      	add	r2, fp
 80069fc:	f8de 0000 	ldr.w	r0, [lr]
 8006a00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006a0a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006a0e:	b292      	uxth	r2, r2
 8006a10:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006a14:	45e1      	cmp	r9, ip
 8006a16:	f84e 2b04 	str.w	r2, [lr], #4
 8006a1a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006a1e:	d2de      	bcs.n	80069de <quorem+0x42>
 8006a20:	9b00      	ldr	r3, [sp, #0]
 8006a22:	58eb      	ldr	r3, [r5, r3]
 8006a24:	b92b      	cbnz	r3, 8006a32 <quorem+0x96>
 8006a26:	9b01      	ldr	r3, [sp, #4]
 8006a28:	3b04      	subs	r3, #4
 8006a2a:	429d      	cmp	r5, r3
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	d32f      	bcc.n	8006a90 <quorem+0xf4>
 8006a30:	613c      	str	r4, [r7, #16]
 8006a32:	4638      	mov	r0, r7
 8006a34:	f001 f9c8 	bl	8007dc8 <__mcmp>
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	db25      	blt.n	8006a88 <quorem+0xec>
 8006a3c:	4629      	mov	r1, r5
 8006a3e:	2000      	movs	r0, #0
 8006a40:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a44:	f8d1 c000 	ldr.w	ip, [r1]
 8006a48:	fa1f fe82 	uxth.w	lr, r2
 8006a4c:	fa1f f38c 	uxth.w	r3, ip
 8006a50:	eba3 030e 	sub.w	r3, r3, lr
 8006a54:	4403      	add	r3, r0
 8006a56:	0c12      	lsrs	r2, r2, #16
 8006a58:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006a5c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a66:	45c1      	cmp	r9, r8
 8006a68:	f841 3b04 	str.w	r3, [r1], #4
 8006a6c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a70:	d2e6      	bcs.n	8006a40 <quorem+0xa4>
 8006a72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a7a:	b922      	cbnz	r2, 8006a86 <quorem+0xea>
 8006a7c:	3b04      	subs	r3, #4
 8006a7e:	429d      	cmp	r5, r3
 8006a80:	461a      	mov	r2, r3
 8006a82:	d30b      	bcc.n	8006a9c <quorem+0x100>
 8006a84:	613c      	str	r4, [r7, #16]
 8006a86:	3601      	adds	r6, #1
 8006a88:	4630      	mov	r0, r6
 8006a8a:	b003      	add	sp, #12
 8006a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a90:	6812      	ldr	r2, [r2, #0]
 8006a92:	3b04      	subs	r3, #4
 8006a94:	2a00      	cmp	r2, #0
 8006a96:	d1cb      	bne.n	8006a30 <quorem+0x94>
 8006a98:	3c01      	subs	r4, #1
 8006a9a:	e7c6      	b.n	8006a2a <quorem+0x8e>
 8006a9c:	6812      	ldr	r2, [r2, #0]
 8006a9e:	3b04      	subs	r3, #4
 8006aa0:	2a00      	cmp	r2, #0
 8006aa2:	d1ef      	bne.n	8006a84 <quorem+0xe8>
 8006aa4:	3c01      	subs	r4, #1
 8006aa6:	e7ea      	b.n	8006a7e <quorem+0xe2>
 8006aa8:	2000      	movs	r0, #0
 8006aaa:	e7ee      	b.n	8006a8a <quorem+0xee>
 8006aac:	0000      	movs	r0, r0
	...

08006ab0 <_dtoa_r>:
 8006ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab4:	69c7      	ldr	r7, [r0, #28]
 8006ab6:	b097      	sub	sp, #92	@ 0x5c
 8006ab8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006abc:	ec55 4b10 	vmov	r4, r5, d0
 8006ac0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006ac2:	9107      	str	r1, [sp, #28]
 8006ac4:	4681      	mov	r9, r0
 8006ac6:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ac8:	9311      	str	r3, [sp, #68]	@ 0x44
 8006aca:	b97f      	cbnz	r7, 8006aec <_dtoa_r+0x3c>
 8006acc:	2010      	movs	r0, #16
 8006ace:	f000 fe09 	bl	80076e4 <malloc>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	f8c9 001c 	str.w	r0, [r9, #28]
 8006ad8:	b920      	cbnz	r0, 8006ae4 <_dtoa_r+0x34>
 8006ada:	4ba9      	ldr	r3, [pc, #676]	@ (8006d80 <_dtoa_r+0x2d0>)
 8006adc:	21ef      	movs	r1, #239	@ 0xef
 8006ade:	48a9      	ldr	r0, [pc, #676]	@ (8006d84 <_dtoa_r+0x2d4>)
 8006ae0:	f002 fc3a 	bl	8009358 <__assert_func>
 8006ae4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006ae8:	6007      	str	r7, [r0, #0]
 8006aea:	60c7      	str	r7, [r0, #12]
 8006aec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006af0:	6819      	ldr	r1, [r3, #0]
 8006af2:	b159      	cbz	r1, 8006b0c <_dtoa_r+0x5c>
 8006af4:	685a      	ldr	r2, [r3, #4]
 8006af6:	604a      	str	r2, [r1, #4]
 8006af8:	2301      	movs	r3, #1
 8006afa:	4093      	lsls	r3, r2
 8006afc:	608b      	str	r3, [r1, #8]
 8006afe:	4648      	mov	r0, r9
 8006b00:	f000 fee6 	bl	80078d0 <_Bfree>
 8006b04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	601a      	str	r2, [r3, #0]
 8006b0c:	1e2b      	subs	r3, r5, #0
 8006b0e:	bfb9      	ittee	lt
 8006b10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006b14:	9305      	strlt	r3, [sp, #20]
 8006b16:	2300      	movge	r3, #0
 8006b18:	6033      	strge	r3, [r6, #0]
 8006b1a:	9f05      	ldr	r7, [sp, #20]
 8006b1c:	4b9a      	ldr	r3, [pc, #616]	@ (8006d88 <_dtoa_r+0x2d8>)
 8006b1e:	bfbc      	itt	lt
 8006b20:	2201      	movlt	r2, #1
 8006b22:	6032      	strlt	r2, [r6, #0]
 8006b24:	43bb      	bics	r3, r7
 8006b26:	d112      	bne.n	8006b4e <_dtoa_r+0x9e>
 8006b28:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006b2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006b2e:	6013      	str	r3, [r2, #0]
 8006b30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b34:	4323      	orrs	r3, r4
 8006b36:	f000 855a 	beq.w	80075ee <_dtoa_r+0xb3e>
 8006b3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b3c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006d9c <_dtoa_r+0x2ec>
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 855c 	beq.w	80075fe <_dtoa_r+0xb4e>
 8006b46:	f10a 0303 	add.w	r3, sl, #3
 8006b4a:	f000 bd56 	b.w	80075fa <_dtoa_r+0xb4a>
 8006b4e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006b52:	2200      	movs	r2, #0
 8006b54:	ec51 0b17 	vmov	r0, r1, d7
 8006b58:	2300      	movs	r3, #0
 8006b5a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006b5e:	f7f9 ffdb 	bl	8000b18 <__aeabi_dcmpeq>
 8006b62:	4680      	mov	r8, r0
 8006b64:	b158      	cbz	r0, 8006b7e <_dtoa_r+0xce>
 8006b66:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006b68:	2301      	movs	r3, #1
 8006b6a:	6013      	str	r3, [r2, #0]
 8006b6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b6e:	b113      	cbz	r3, 8006b76 <_dtoa_r+0xc6>
 8006b70:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006b72:	4b86      	ldr	r3, [pc, #536]	@ (8006d8c <_dtoa_r+0x2dc>)
 8006b74:	6013      	str	r3, [r2, #0]
 8006b76:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006da0 <_dtoa_r+0x2f0>
 8006b7a:	f000 bd40 	b.w	80075fe <_dtoa_r+0xb4e>
 8006b7e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006b82:	aa14      	add	r2, sp, #80	@ 0x50
 8006b84:	a915      	add	r1, sp, #84	@ 0x54
 8006b86:	4648      	mov	r0, r9
 8006b88:	f001 fa3e 	bl	8008008 <__d2b>
 8006b8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006b90:	9002      	str	r0, [sp, #8]
 8006b92:	2e00      	cmp	r6, #0
 8006b94:	d078      	beq.n	8006c88 <_dtoa_r+0x1d8>
 8006b96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b98:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006b9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ba0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ba4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006ba8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006bac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	4b76      	ldr	r3, [pc, #472]	@ (8006d90 <_dtoa_r+0x2e0>)
 8006bb6:	f7f9 fb8f 	bl	80002d8 <__aeabi_dsub>
 8006bba:	a36b      	add	r3, pc, #428	@ (adr r3, 8006d68 <_dtoa_r+0x2b8>)
 8006bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc0:	f7f9 fd42 	bl	8000648 <__aeabi_dmul>
 8006bc4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006d70 <_dtoa_r+0x2c0>)
 8006bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bca:	f7f9 fb87 	bl	80002dc <__adddf3>
 8006bce:	4604      	mov	r4, r0
 8006bd0:	4630      	mov	r0, r6
 8006bd2:	460d      	mov	r5, r1
 8006bd4:	f7f9 fcce 	bl	8000574 <__aeabi_i2d>
 8006bd8:	a367      	add	r3, pc, #412	@ (adr r3, 8006d78 <_dtoa_r+0x2c8>)
 8006bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bde:	f7f9 fd33 	bl	8000648 <__aeabi_dmul>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	4620      	mov	r0, r4
 8006be8:	4629      	mov	r1, r5
 8006bea:	f7f9 fb77 	bl	80002dc <__adddf3>
 8006bee:	4604      	mov	r4, r0
 8006bf0:	460d      	mov	r5, r1
 8006bf2:	f7f9 ffd9 	bl	8000ba8 <__aeabi_d2iz>
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	4607      	mov	r7, r0
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	4629      	mov	r1, r5
 8006c00:	f7f9 ff94 	bl	8000b2c <__aeabi_dcmplt>
 8006c04:	b140      	cbz	r0, 8006c18 <_dtoa_r+0x168>
 8006c06:	4638      	mov	r0, r7
 8006c08:	f7f9 fcb4 	bl	8000574 <__aeabi_i2d>
 8006c0c:	4622      	mov	r2, r4
 8006c0e:	462b      	mov	r3, r5
 8006c10:	f7f9 ff82 	bl	8000b18 <__aeabi_dcmpeq>
 8006c14:	b900      	cbnz	r0, 8006c18 <_dtoa_r+0x168>
 8006c16:	3f01      	subs	r7, #1
 8006c18:	2f16      	cmp	r7, #22
 8006c1a:	d852      	bhi.n	8006cc2 <_dtoa_r+0x212>
 8006c1c:	4b5d      	ldr	r3, [pc, #372]	@ (8006d94 <_dtoa_r+0x2e4>)
 8006c1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006c2a:	f7f9 ff7f 	bl	8000b2c <__aeabi_dcmplt>
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	d049      	beq.n	8006cc6 <_dtoa_r+0x216>
 8006c32:	3f01      	subs	r7, #1
 8006c34:	2300      	movs	r3, #0
 8006c36:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c3a:	1b9b      	subs	r3, r3, r6
 8006c3c:	1e5a      	subs	r2, r3, #1
 8006c3e:	bf45      	ittet	mi
 8006c40:	f1c3 0301 	rsbmi	r3, r3, #1
 8006c44:	9300      	strmi	r3, [sp, #0]
 8006c46:	2300      	movpl	r3, #0
 8006c48:	2300      	movmi	r3, #0
 8006c4a:	9206      	str	r2, [sp, #24]
 8006c4c:	bf54      	ite	pl
 8006c4e:	9300      	strpl	r3, [sp, #0]
 8006c50:	9306      	strmi	r3, [sp, #24]
 8006c52:	2f00      	cmp	r7, #0
 8006c54:	db39      	blt.n	8006cca <_dtoa_r+0x21a>
 8006c56:	9b06      	ldr	r3, [sp, #24]
 8006c58:	970d      	str	r7, [sp, #52]	@ 0x34
 8006c5a:	443b      	add	r3, r7
 8006c5c:	9306      	str	r3, [sp, #24]
 8006c5e:	2300      	movs	r3, #0
 8006c60:	9308      	str	r3, [sp, #32]
 8006c62:	9b07      	ldr	r3, [sp, #28]
 8006c64:	2b09      	cmp	r3, #9
 8006c66:	d863      	bhi.n	8006d30 <_dtoa_r+0x280>
 8006c68:	2b05      	cmp	r3, #5
 8006c6a:	bfc4      	itt	gt
 8006c6c:	3b04      	subgt	r3, #4
 8006c6e:	9307      	strgt	r3, [sp, #28]
 8006c70:	9b07      	ldr	r3, [sp, #28]
 8006c72:	f1a3 0302 	sub.w	r3, r3, #2
 8006c76:	bfcc      	ite	gt
 8006c78:	2400      	movgt	r4, #0
 8006c7a:	2401      	movle	r4, #1
 8006c7c:	2b03      	cmp	r3, #3
 8006c7e:	d863      	bhi.n	8006d48 <_dtoa_r+0x298>
 8006c80:	e8df f003 	tbb	[pc, r3]
 8006c84:	2b375452 	.word	0x2b375452
 8006c88:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006c8c:	441e      	add	r6, r3
 8006c8e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006c92:	2b20      	cmp	r3, #32
 8006c94:	bfc1      	itttt	gt
 8006c96:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006c9a:	409f      	lslgt	r7, r3
 8006c9c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ca0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006ca4:	bfd6      	itet	le
 8006ca6:	f1c3 0320 	rsble	r3, r3, #32
 8006caa:	ea47 0003 	orrgt.w	r0, r7, r3
 8006cae:	fa04 f003 	lslle.w	r0, r4, r3
 8006cb2:	f7f9 fc4f 	bl	8000554 <__aeabi_ui2d>
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006cbc:	3e01      	subs	r6, #1
 8006cbe:	9212      	str	r2, [sp, #72]	@ 0x48
 8006cc0:	e776      	b.n	8006bb0 <_dtoa_r+0x100>
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e7b7      	b.n	8006c36 <_dtoa_r+0x186>
 8006cc6:	9010      	str	r0, [sp, #64]	@ 0x40
 8006cc8:	e7b6      	b.n	8006c38 <_dtoa_r+0x188>
 8006cca:	9b00      	ldr	r3, [sp, #0]
 8006ccc:	1bdb      	subs	r3, r3, r7
 8006cce:	9300      	str	r3, [sp, #0]
 8006cd0:	427b      	negs	r3, r7
 8006cd2:	9308      	str	r3, [sp, #32]
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	930d      	str	r3, [sp, #52]	@ 0x34
 8006cd8:	e7c3      	b.n	8006c62 <_dtoa_r+0x1b2>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ce0:	eb07 0b03 	add.w	fp, r7, r3
 8006ce4:	f10b 0301 	add.w	r3, fp, #1
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	9303      	str	r3, [sp, #12]
 8006cec:	bfb8      	it	lt
 8006cee:	2301      	movlt	r3, #1
 8006cf0:	e006      	b.n	8006d00 <_dtoa_r+0x250>
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	dd28      	ble.n	8006d4e <_dtoa_r+0x29e>
 8006cfc:	469b      	mov	fp, r3
 8006cfe:	9303      	str	r3, [sp, #12]
 8006d00:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006d04:	2100      	movs	r1, #0
 8006d06:	2204      	movs	r2, #4
 8006d08:	f102 0514 	add.w	r5, r2, #20
 8006d0c:	429d      	cmp	r5, r3
 8006d0e:	d926      	bls.n	8006d5e <_dtoa_r+0x2ae>
 8006d10:	6041      	str	r1, [r0, #4]
 8006d12:	4648      	mov	r0, r9
 8006d14:	f000 fd9c 	bl	8007850 <_Balloc>
 8006d18:	4682      	mov	sl, r0
 8006d1a:	2800      	cmp	r0, #0
 8006d1c:	d142      	bne.n	8006da4 <_dtoa_r+0x2f4>
 8006d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8006d98 <_dtoa_r+0x2e8>)
 8006d20:	4602      	mov	r2, r0
 8006d22:	f240 11af 	movw	r1, #431	@ 0x1af
 8006d26:	e6da      	b.n	8006ade <_dtoa_r+0x2e>
 8006d28:	2300      	movs	r3, #0
 8006d2a:	e7e3      	b.n	8006cf4 <_dtoa_r+0x244>
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	e7d5      	b.n	8006cdc <_dtoa_r+0x22c>
 8006d30:	2401      	movs	r4, #1
 8006d32:	2300      	movs	r3, #0
 8006d34:	9307      	str	r3, [sp, #28]
 8006d36:	9409      	str	r4, [sp, #36]	@ 0x24
 8006d38:	f04f 3bff 	mov.w	fp, #4294967295
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006d42:	2312      	movs	r3, #18
 8006d44:	920c      	str	r2, [sp, #48]	@ 0x30
 8006d46:	e7db      	b.n	8006d00 <_dtoa_r+0x250>
 8006d48:	2301      	movs	r3, #1
 8006d4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d4c:	e7f4      	b.n	8006d38 <_dtoa_r+0x288>
 8006d4e:	f04f 0b01 	mov.w	fp, #1
 8006d52:	f8cd b00c 	str.w	fp, [sp, #12]
 8006d56:	465b      	mov	r3, fp
 8006d58:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006d5c:	e7d0      	b.n	8006d00 <_dtoa_r+0x250>
 8006d5e:	3101      	adds	r1, #1
 8006d60:	0052      	lsls	r2, r2, #1
 8006d62:	e7d1      	b.n	8006d08 <_dtoa_r+0x258>
 8006d64:	f3af 8000 	nop.w
 8006d68:	636f4361 	.word	0x636f4361
 8006d6c:	3fd287a7 	.word	0x3fd287a7
 8006d70:	8b60c8b3 	.word	0x8b60c8b3
 8006d74:	3fc68a28 	.word	0x3fc68a28
 8006d78:	509f79fb 	.word	0x509f79fb
 8006d7c:	3fd34413 	.word	0x3fd34413
 8006d80:	0800a21e 	.word	0x0800a21e
 8006d84:	0800a235 	.word	0x0800a235
 8006d88:	7ff00000 	.word	0x7ff00000
 8006d8c:	0800a1e9 	.word	0x0800a1e9
 8006d90:	3ff80000 	.word	0x3ff80000
 8006d94:	0800a3e8 	.word	0x0800a3e8
 8006d98:	0800a28d 	.word	0x0800a28d
 8006d9c:	0800a21a 	.word	0x0800a21a
 8006da0:	0800a1e8 	.word	0x0800a1e8
 8006da4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006da8:	6018      	str	r0, [r3, #0]
 8006daa:	9b03      	ldr	r3, [sp, #12]
 8006dac:	2b0e      	cmp	r3, #14
 8006dae:	f200 80a1 	bhi.w	8006ef4 <_dtoa_r+0x444>
 8006db2:	2c00      	cmp	r4, #0
 8006db4:	f000 809e 	beq.w	8006ef4 <_dtoa_r+0x444>
 8006db8:	2f00      	cmp	r7, #0
 8006dba:	dd33      	ble.n	8006e24 <_dtoa_r+0x374>
 8006dbc:	4b9c      	ldr	r3, [pc, #624]	@ (8007030 <_dtoa_r+0x580>)
 8006dbe:	f007 020f 	and.w	r2, r7, #15
 8006dc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dc6:	ed93 7b00 	vldr	d7, [r3]
 8006dca:	05f8      	lsls	r0, r7, #23
 8006dcc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006dd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006dd4:	d516      	bpl.n	8006e04 <_dtoa_r+0x354>
 8006dd6:	4b97      	ldr	r3, [pc, #604]	@ (8007034 <_dtoa_r+0x584>)
 8006dd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ddc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006de0:	f7f9 fd5c 	bl	800089c <__aeabi_ddiv>
 8006de4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006de8:	f004 040f 	and.w	r4, r4, #15
 8006dec:	2603      	movs	r6, #3
 8006dee:	4d91      	ldr	r5, [pc, #580]	@ (8007034 <_dtoa_r+0x584>)
 8006df0:	b954      	cbnz	r4, 8006e08 <_dtoa_r+0x358>
 8006df2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006df6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dfa:	f7f9 fd4f 	bl	800089c <__aeabi_ddiv>
 8006dfe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e02:	e028      	b.n	8006e56 <_dtoa_r+0x3a6>
 8006e04:	2602      	movs	r6, #2
 8006e06:	e7f2      	b.n	8006dee <_dtoa_r+0x33e>
 8006e08:	07e1      	lsls	r1, r4, #31
 8006e0a:	d508      	bpl.n	8006e1e <_dtoa_r+0x36e>
 8006e0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006e10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e14:	f7f9 fc18 	bl	8000648 <__aeabi_dmul>
 8006e18:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006e1c:	3601      	adds	r6, #1
 8006e1e:	1064      	asrs	r4, r4, #1
 8006e20:	3508      	adds	r5, #8
 8006e22:	e7e5      	b.n	8006df0 <_dtoa_r+0x340>
 8006e24:	f000 80af 	beq.w	8006f86 <_dtoa_r+0x4d6>
 8006e28:	427c      	negs	r4, r7
 8006e2a:	4b81      	ldr	r3, [pc, #516]	@ (8007030 <_dtoa_r+0x580>)
 8006e2c:	4d81      	ldr	r5, [pc, #516]	@ (8007034 <_dtoa_r+0x584>)
 8006e2e:	f004 020f 	and.w	r2, r4, #15
 8006e32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e3e:	f7f9 fc03 	bl	8000648 <__aeabi_dmul>
 8006e42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e46:	1124      	asrs	r4, r4, #4
 8006e48:	2300      	movs	r3, #0
 8006e4a:	2602      	movs	r6, #2
 8006e4c:	2c00      	cmp	r4, #0
 8006e4e:	f040 808f 	bne.w	8006f70 <_dtoa_r+0x4c0>
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d1d3      	bne.n	8006dfe <_dtoa_r+0x34e>
 8006e56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e58:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f000 8094 	beq.w	8006f8a <_dtoa_r+0x4da>
 8006e62:	4b75      	ldr	r3, [pc, #468]	@ (8007038 <_dtoa_r+0x588>)
 8006e64:	2200      	movs	r2, #0
 8006e66:	4620      	mov	r0, r4
 8006e68:	4629      	mov	r1, r5
 8006e6a:	f7f9 fe5f 	bl	8000b2c <__aeabi_dcmplt>
 8006e6e:	2800      	cmp	r0, #0
 8006e70:	f000 808b 	beq.w	8006f8a <_dtoa_r+0x4da>
 8006e74:	9b03      	ldr	r3, [sp, #12]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 8087 	beq.w	8006f8a <_dtoa_r+0x4da>
 8006e7c:	f1bb 0f00 	cmp.w	fp, #0
 8006e80:	dd34      	ble.n	8006eec <_dtoa_r+0x43c>
 8006e82:	4620      	mov	r0, r4
 8006e84:	4b6d      	ldr	r3, [pc, #436]	@ (800703c <_dtoa_r+0x58c>)
 8006e86:	2200      	movs	r2, #0
 8006e88:	4629      	mov	r1, r5
 8006e8a:	f7f9 fbdd 	bl	8000648 <__aeabi_dmul>
 8006e8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e92:	f107 38ff 	add.w	r8, r7, #4294967295
 8006e96:	3601      	adds	r6, #1
 8006e98:	465c      	mov	r4, fp
 8006e9a:	4630      	mov	r0, r6
 8006e9c:	f7f9 fb6a 	bl	8000574 <__aeabi_i2d>
 8006ea0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ea4:	f7f9 fbd0 	bl	8000648 <__aeabi_dmul>
 8006ea8:	4b65      	ldr	r3, [pc, #404]	@ (8007040 <_dtoa_r+0x590>)
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f7f9 fa16 	bl	80002dc <__adddf3>
 8006eb0:	4605      	mov	r5, r0
 8006eb2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006eb6:	2c00      	cmp	r4, #0
 8006eb8:	d16a      	bne.n	8006f90 <_dtoa_r+0x4e0>
 8006eba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ebe:	4b61      	ldr	r3, [pc, #388]	@ (8007044 <_dtoa_r+0x594>)
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	f7f9 fa09 	bl	80002d8 <__aeabi_dsub>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	460b      	mov	r3, r1
 8006eca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006ece:	462a      	mov	r2, r5
 8006ed0:	4633      	mov	r3, r6
 8006ed2:	f7f9 fe49 	bl	8000b68 <__aeabi_dcmpgt>
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	f040 8298 	bne.w	800740c <_dtoa_r+0x95c>
 8006edc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ee0:	462a      	mov	r2, r5
 8006ee2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006ee6:	f7f9 fe21 	bl	8000b2c <__aeabi_dcmplt>
 8006eea:	bb38      	cbnz	r0, 8006f3c <_dtoa_r+0x48c>
 8006eec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006ef0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006ef4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	f2c0 8157 	blt.w	80071aa <_dtoa_r+0x6fa>
 8006efc:	2f0e      	cmp	r7, #14
 8006efe:	f300 8154 	bgt.w	80071aa <_dtoa_r+0x6fa>
 8006f02:	4b4b      	ldr	r3, [pc, #300]	@ (8007030 <_dtoa_r+0x580>)
 8006f04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f08:	ed93 7b00 	vldr	d7, [r3]
 8006f0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	ed8d 7b00 	vstr	d7, [sp]
 8006f14:	f280 80e5 	bge.w	80070e2 <_dtoa_r+0x632>
 8006f18:	9b03      	ldr	r3, [sp, #12]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	f300 80e1 	bgt.w	80070e2 <_dtoa_r+0x632>
 8006f20:	d10c      	bne.n	8006f3c <_dtoa_r+0x48c>
 8006f22:	4b48      	ldr	r3, [pc, #288]	@ (8007044 <_dtoa_r+0x594>)
 8006f24:	2200      	movs	r2, #0
 8006f26:	ec51 0b17 	vmov	r0, r1, d7
 8006f2a:	f7f9 fb8d 	bl	8000648 <__aeabi_dmul>
 8006f2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f32:	f7f9 fe0f 	bl	8000b54 <__aeabi_dcmpge>
 8006f36:	2800      	cmp	r0, #0
 8006f38:	f000 8266 	beq.w	8007408 <_dtoa_r+0x958>
 8006f3c:	2400      	movs	r4, #0
 8006f3e:	4625      	mov	r5, r4
 8006f40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f42:	4656      	mov	r6, sl
 8006f44:	ea6f 0803 	mvn.w	r8, r3
 8006f48:	2700      	movs	r7, #0
 8006f4a:	4621      	mov	r1, r4
 8006f4c:	4648      	mov	r0, r9
 8006f4e:	f000 fcbf 	bl	80078d0 <_Bfree>
 8006f52:	2d00      	cmp	r5, #0
 8006f54:	f000 80bd 	beq.w	80070d2 <_dtoa_r+0x622>
 8006f58:	b12f      	cbz	r7, 8006f66 <_dtoa_r+0x4b6>
 8006f5a:	42af      	cmp	r7, r5
 8006f5c:	d003      	beq.n	8006f66 <_dtoa_r+0x4b6>
 8006f5e:	4639      	mov	r1, r7
 8006f60:	4648      	mov	r0, r9
 8006f62:	f000 fcb5 	bl	80078d0 <_Bfree>
 8006f66:	4629      	mov	r1, r5
 8006f68:	4648      	mov	r0, r9
 8006f6a:	f000 fcb1 	bl	80078d0 <_Bfree>
 8006f6e:	e0b0      	b.n	80070d2 <_dtoa_r+0x622>
 8006f70:	07e2      	lsls	r2, r4, #31
 8006f72:	d505      	bpl.n	8006f80 <_dtoa_r+0x4d0>
 8006f74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f78:	f7f9 fb66 	bl	8000648 <__aeabi_dmul>
 8006f7c:	3601      	adds	r6, #1
 8006f7e:	2301      	movs	r3, #1
 8006f80:	1064      	asrs	r4, r4, #1
 8006f82:	3508      	adds	r5, #8
 8006f84:	e762      	b.n	8006e4c <_dtoa_r+0x39c>
 8006f86:	2602      	movs	r6, #2
 8006f88:	e765      	b.n	8006e56 <_dtoa_r+0x3a6>
 8006f8a:	9c03      	ldr	r4, [sp, #12]
 8006f8c:	46b8      	mov	r8, r7
 8006f8e:	e784      	b.n	8006e9a <_dtoa_r+0x3ea>
 8006f90:	4b27      	ldr	r3, [pc, #156]	@ (8007030 <_dtoa_r+0x580>)
 8006f92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006f98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f9c:	4454      	add	r4, sl
 8006f9e:	2900      	cmp	r1, #0
 8006fa0:	d054      	beq.n	800704c <_dtoa_r+0x59c>
 8006fa2:	4929      	ldr	r1, [pc, #164]	@ (8007048 <_dtoa_r+0x598>)
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	f7f9 fc79 	bl	800089c <__aeabi_ddiv>
 8006faa:	4633      	mov	r3, r6
 8006fac:	462a      	mov	r2, r5
 8006fae:	f7f9 f993 	bl	80002d8 <__aeabi_dsub>
 8006fb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006fb6:	4656      	mov	r6, sl
 8006fb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fbc:	f7f9 fdf4 	bl	8000ba8 <__aeabi_d2iz>
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	f7f9 fad7 	bl	8000574 <__aeabi_i2d>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	460b      	mov	r3, r1
 8006fca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fce:	f7f9 f983 	bl	80002d8 <__aeabi_dsub>
 8006fd2:	3530      	adds	r5, #48	@ 0x30
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	460b      	mov	r3, r1
 8006fd8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006fdc:	f806 5b01 	strb.w	r5, [r6], #1
 8006fe0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006fe4:	f7f9 fda2 	bl	8000b2c <__aeabi_dcmplt>
 8006fe8:	2800      	cmp	r0, #0
 8006fea:	d172      	bne.n	80070d2 <_dtoa_r+0x622>
 8006fec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ff0:	4911      	ldr	r1, [pc, #68]	@ (8007038 <_dtoa_r+0x588>)
 8006ff2:	2000      	movs	r0, #0
 8006ff4:	f7f9 f970 	bl	80002d8 <__aeabi_dsub>
 8006ff8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ffc:	f7f9 fd96 	bl	8000b2c <__aeabi_dcmplt>
 8007000:	2800      	cmp	r0, #0
 8007002:	f040 80b4 	bne.w	800716e <_dtoa_r+0x6be>
 8007006:	42a6      	cmp	r6, r4
 8007008:	f43f af70 	beq.w	8006eec <_dtoa_r+0x43c>
 800700c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007010:	4b0a      	ldr	r3, [pc, #40]	@ (800703c <_dtoa_r+0x58c>)
 8007012:	2200      	movs	r2, #0
 8007014:	f7f9 fb18 	bl	8000648 <__aeabi_dmul>
 8007018:	4b08      	ldr	r3, [pc, #32]	@ (800703c <_dtoa_r+0x58c>)
 800701a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800701e:	2200      	movs	r2, #0
 8007020:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007024:	f7f9 fb10 	bl	8000648 <__aeabi_dmul>
 8007028:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800702c:	e7c4      	b.n	8006fb8 <_dtoa_r+0x508>
 800702e:	bf00      	nop
 8007030:	0800a3e8 	.word	0x0800a3e8
 8007034:	0800a3c0 	.word	0x0800a3c0
 8007038:	3ff00000 	.word	0x3ff00000
 800703c:	40240000 	.word	0x40240000
 8007040:	401c0000 	.word	0x401c0000
 8007044:	40140000 	.word	0x40140000
 8007048:	3fe00000 	.word	0x3fe00000
 800704c:	4631      	mov	r1, r6
 800704e:	4628      	mov	r0, r5
 8007050:	f7f9 fafa 	bl	8000648 <__aeabi_dmul>
 8007054:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007058:	9413      	str	r4, [sp, #76]	@ 0x4c
 800705a:	4656      	mov	r6, sl
 800705c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007060:	f7f9 fda2 	bl	8000ba8 <__aeabi_d2iz>
 8007064:	4605      	mov	r5, r0
 8007066:	f7f9 fa85 	bl	8000574 <__aeabi_i2d>
 800706a:	4602      	mov	r2, r0
 800706c:	460b      	mov	r3, r1
 800706e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007072:	f7f9 f931 	bl	80002d8 <__aeabi_dsub>
 8007076:	3530      	adds	r5, #48	@ 0x30
 8007078:	f806 5b01 	strb.w	r5, [r6], #1
 800707c:	4602      	mov	r2, r0
 800707e:	460b      	mov	r3, r1
 8007080:	42a6      	cmp	r6, r4
 8007082:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007086:	f04f 0200 	mov.w	r2, #0
 800708a:	d124      	bne.n	80070d6 <_dtoa_r+0x626>
 800708c:	4baf      	ldr	r3, [pc, #700]	@ (800734c <_dtoa_r+0x89c>)
 800708e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007092:	f7f9 f923 	bl	80002dc <__adddf3>
 8007096:	4602      	mov	r2, r0
 8007098:	460b      	mov	r3, r1
 800709a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800709e:	f7f9 fd63 	bl	8000b68 <__aeabi_dcmpgt>
 80070a2:	2800      	cmp	r0, #0
 80070a4:	d163      	bne.n	800716e <_dtoa_r+0x6be>
 80070a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80070aa:	49a8      	ldr	r1, [pc, #672]	@ (800734c <_dtoa_r+0x89c>)
 80070ac:	2000      	movs	r0, #0
 80070ae:	f7f9 f913 	bl	80002d8 <__aeabi_dsub>
 80070b2:	4602      	mov	r2, r0
 80070b4:	460b      	mov	r3, r1
 80070b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070ba:	f7f9 fd37 	bl	8000b2c <__aeabi_dcmplt>
 80070be:	2800      	cmp	r0, #0
 80070c0:	f43f af14 	beq.w	8006eec <_dtoa_r+0x43c>
 80070c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80070c6:	1e73      	subs	r3, r6, #1
 80070c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80070ce:	2b30      	cmp	r3, #48	@ 0x30
 80070d0:	d0f8      	beq.n	80070c4 <_dtoa_r+0x614>
 80070d2:	4647      	mov	r7, r8
 80070d4:	e03b      	b.n	800714e <_dtoa_r+0x69e>
 80070d6:	4b9e      	ldr	r3, [pc, #632]	@ (8007350 <_dtoa_r+0x8a0>)
 80070d8:	f7f9 fab6 	bl	8000648 <__aeabi_dmul>
 80070dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070e0:	e7bc      	b.n	800705c <_dtoa_r+0x5ac>
 80070e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80070e6:	4656      	mov	r6, sl
 80070e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070ec:	4620      	mov	r0, r4
 80070ee:	4629      	mov	r1, r5
 80070f0:	f7f9 fbd4 	bl	800089c <__aeabi_ddiv>
 80070f4:	f7f9 fd58 	bl	8000ba8 <__aeabi_d2iz>
 80070f8:	4680      	mov	r8, r0
 80070fa:	f7f9 fa3b 	bl	8000574 <__aeabi_i2d>
 80070fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007102:	f7f9 faa1 	bl	8000648 <__aeabi_dmul>
 8007106:	4602      	mov	r2, r0
 8007108:	460b      	mov	r3, r1
 800710a:	4620      	mov	r0, r4
 800710c:	4629      	mov	r1, r5
 800710e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007112:	f7f9 f8e1 	bl	80002d8 <__aeabi_dsub>
 8007116:	f806 4b01 	strb.w	r4, [r6], #1
 800711a:	9d03      	ldr	r5, [sp, #12]
 800711c:	eba6 040a 	sub.w	r4, r6, sl
 8007120:	42a5      	cmp	r5, r4
 8007122:	4602      	mov	r2, r0
 8007124:	460b      	mov	r3, r1
 8007126:	d133      	bne.n	8007190 <_dtoa_r+0x6e0>
 8007128:	f7f9 f8d8 	bl	80002dc <__adddf3>
 800712c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007130:	4604      	mov	r4, r0
 8007132:	460d      	mov	r5, r1
 8007134:	f7f9 fd18 	bl	8000b68 <__aeabi_dcmpgt>
 8007138:	b9c0      	cbnz	r0, 800716c <_dtoa_r+0x6bc>
 800713a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800713e:	4620      	mov	r0, r4
 8007140:	4629      	mov	r1, r5
 8007142:	f7f9 fce9 	bl	8000b18 <__aeabi_dcmpeq>
 8007146:	b110      	cbz	r0, 800714e <_dtoa_r+0x69e>
 8007148:	f018 0f01 	tst.w	r8, #1
 800714c:	d10e      	bne.n	800716c <_dtoa_r+0x6bc>
 800714e:	9902      	ldr	r1, [sp, #8]
 8007150:	4648      	mov	r0, r9
 8007152:	f000 fbbd 	bl	80078d0 <_Bfree>
 8007156:	2300      	movs	r3, #0
 8007158:	7033      	strb	r3, [r6, #0]
 800715a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800715c:	3701      	adds	r7, #1
 800715e:	601f      	str	r7, [r3, #0]
 8007160:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007162:	2b00      	cmp	r3, #0
 8007164:	f000 824b 	beq.w	80075fe <_dtoa_r+0xb4e>
 8007168:	601e      	str	r6, [r3, #0]
 800716a:	e248      	b.n	80075fe <_dtoa_r+0xb4e>
 800716c:	46b8      	mov	r8, r7
 800716e:	4633      	mov	r3, r6
 8007170:	461e      	mov	r6, r3
 8007172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007176:	2a39      	cmp	r2, #57	@ 0x39
 8007178:	d106      	bne.n	8007188 <_dtoa_r+0x6d8>
 800717a:	459a      	cmp	sl, r3
 800717c:	d1f8      	bne.n	8007170 <_dtoa_r+0x6c0>
 800717e:	2230      	movs	r2, #48	@ 0x30
 8007180:	f108 0801 	add.w	r8, r8, #1
 8007184:	f88a 2000 	strb.w	r2, [sl]
 8007188:	781a      	ldrb	r2, [r3, #0]
 800718a:	3201      	adds	r2, #1
 800718c:	701a      	strb	r2, [r3, #0]
 800718e:	e7a0      	b.n	80070d2 <_dtoa_r+0x622>
 8007190:	4b6f      	ldr	r3, [pc, #444]	@ (8007350 <_dtoa_r+0x8a0>)
 8007192:	2200      	movs	r2, #0
 8007194:	f7f9 fa58 	bl	8000648 <__aeabi_dmul>
 8007198:	2200      	movs	r2, #0
 800719a:	2300      	movs	r3, #0
 800719c:	4604      	mov	r4, r0
 800719e:	460d      	mov	r5, r1
 80071a0:	f7f9 fcba 	bl	8000b18 <__aeabi_dcmpeq>
 80071a4:	2800      	cmp	r0, #0
 80071a6:	d09f      	beq.n	80070e8 <_dtoa_r+0x638>
 80071a8:	e7d1      	b.n	800714e <_dtoa_r+0x69e>
 80071aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071ac:	2a00      	cmp	r2, #0
 80071ae:	f000 80ea 	beq.w	8007386 <_dtoa_r+0x8d6>
 80071b2:	9a07      	ldr	r2, [sp, #28]
 80071b4:	2a01      	cmp	r2, #1
 80071b6:	f300 80cd 	bgt.w	8007354 <_dtoa_r+0x8a4>
 80071ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80071bc:	2a00      	cmp	r2, #0
 80071be:	f000 80c1 	beq.w	8007344 <_dtoa_r+0x894>
 80071c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80071c6:	9c08      	ldr	r4, [sp, #32]
 80071c8:	9e00      	ldr	r6, [sp, #0]
 80071ca:	9a00      	ldr	r2, [sp, #0]
 80071cc:	441a      	add	r2, r3
 80071ce:	9200      	str	r2, [sp, #0]
 80071d0:	9a06      	ldr	r2, [sp, #24]
 80071d2:	2101      	movs	r1, #1
 80071d4:	441a      	add	r2, r3
 80071d6:	4648      	mov	r0, r9
 80071d8:	9206      	str	r2, [sp, #24]
 80071da:	f000 fc77 	bl	8007acc <__i2b>
 80071de:	4605      	mov	r5, r0
 80071e0:	b166      	cbz	r6, 80071fc <_dtoa_r+0x74c>
 80071e2:	9b06      	ldr	r3, [sp, #24]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	dd09      	ble.n	80071fc <_dtoa_r+0x74c>
 80071e8:	42b3      	cmp	r3, r6
 80071ea:	9a00      	ldr	r2, [sp, #0]
 80071ec:	bfa8      	it	ge
 80071ee:	4633      	movge	r3, r6
 80071f0:	1ad2      	subs	r2, r2, r3
 80071f2:	9200      	str	r2, [sp, #0]
 80071f4:	9a06      	ldr	r2, [sp, #24]
 80071f6:	1af6      	subs	r6, r6, r3
 80071f8:	1ad3      	subs	r3, r2, r3
 80071fa:	9306      	str	r3, [sp, #24]
 80071fc:	9b08      	ldr	r3, [sp, #32]
 80071fe:	b30b      	cbz	r3, 8007244 <_dtoa_r+0x794>
 8007200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007202:	2b00      	cmp	r3, #0
 8007204:	f000 80c6 	beq.w	8007394 <_dtoa_r+0x8e4>
 8007208:	2c00      	cmp	r4, #0
 800720a:	f000 80c0 	beq.w	800738e <_dtoa_r+0x8de>
 800720e:	4629      	mov	r1, r5
 8007210:	4622      	mov	r2, r4
 8007212:	4648      	mov	r0, r9
 8007214:	f000 fd12 	bl	8007c3c <__pow5mult>
 8007218:	9a02      	ldr	r2, [sp, #8]
 800721a:	4601      	mov	r1, r0
 800721c:	4605      	mov	r5, r0
 800721e:	4648      	mov	r0, r9
 8007220:	f000 fc6a 	bl	8007af8 <__multiply>
 8007224:	9902      	ldr	r1, [sp, #8]
 8007226:	4680      	mov	r8, r0
 8007228:	4648      	mov	r0, r9
 800722a:	f000 fb51 	bl	80078d0 <_Bfree>
 800722e:	9b08      	ldr	r3, [sp, #32]
 8007230:	1b1b      	subs	r3, r3, r4
 8007232:	9308      	str	r3, [sp, #32]
 8007234:	f000 80b1 	beq.w	800739a <_dtoa_r+0x8ea>
 8007238:	9a08      	ldr	r2, [sp, #32]
 800723a:	4641      	mov	r1, r8
 800723c:	4648      	mov	r0, r9
 800723e:	f000 fcfd 	bl	8007c3c <__pow5mult>
 8007242:	9002      	str	r0, [sp, #8]
 8007244:	2101      	movs	r1, #1
 8007246:	4648      	mov	r0, r9
 8007248:	f000 fc40 	bl	8007acc <__i2b>
 800724c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800724e:	4604      	mov	r4, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	f000 81d8 	beq.w	8007606 <_dtoa_r+0xb56>
 8007256:	461a      	mov	r2, r3
 8007258:	4601      	mov	r1, r0
 800725a:	4648      	mov	r0, r9
 800725c:	f000 fcee 	bl	8007c3c <__pow5mult>
 8007260:	9b07      	ldr	r3, [sp, #28]
 8007262:	2b01      	cmp	r3, #1
 8007264:	4604      	mov	r4, r0
 8007266:	f300 809f 	bgt.w	80073a8 <_dtoa_r+0x8f8>
 800726a:	9b04      	ldr	r3, [sp, #16]
 800726c:	2b00      	cmp	r3, #0
 800726e:	f040 8097 	bne.w	80073a0 <_dtoa_r+0x8f0>
 8007272:	9b05      	ldr	r3, [sp, #20]
 8007274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007278:	2b00      	cmp	r3, #0
 800727a:	f040 8093 	bne.w	80073a4 <_dtoa_r+0x8f4>
 800727e:	9b05      	ldr	r3, [sp, #20]
 8007280:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007284:	0d1b      	lsrs	r3, r3, #20
 8007286:	051b      	lsls	r3, r3, #20
 8007288:	b133      	cbz	r3, 8007298 <_dtoa_r+0x7e8>
 800728a:	9b00      	ldr	r3, [sp, #0]
 800728c:	3301      	adds	r3, #1
 800728e:	9300      	str	r3, [sp, #0]
 8007290:	9b06      	ldr	r3, [sp, #24]
 8007292:	3301      	adds	r3, #1
 8007294:	9306      	str	r3, [sp, #24]
 8007296:	2301      	movs	r3, #1
 8007298:	9308      	str	r3, [sp, #32]
 800729a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800729c:	2b00      	cmp	r3, #0
 800729e:	f000 81b8 	beq.w	8007612 <_dtoa_r+0xb62>
 80072a2:	6923      	ldr	r3, [r4, #16]
 80072a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072a8:	6918      	ldr	r0, [r3, #16]
 80072aa:	f000 fbc3 	bl	8007a34 <__hi0bits>
 80072ae:	f1c0 0020 	rsb	r0, r0, #32
 80072b2:	9b06      	ldr	r3, [sp, #24]
 80072b4:	4418      	add	r0, r3
 80072b6:	f010 001f 	ands.w	r0, r0, #31
 80072ba:	f000 8082 	beq.w	80073c2 <_dtoa_r+0x912>
 80072be:	f1c0 0320 	rsb	r3, r0, #32
 80072c2:	2b04      	cmp	r3, #4
 80072c4:	dd73      	ble.n	80073ae <_dtoa_r+0x8fe>
 80072c6:	9b00      	ldr	r3, [sp, #0]
 80072c8:	f1c0 001c 	rsb	r0, r0, #28
 80072cc:	4403      	add	r3, r0
 80072ce:	9300      	str	r3, [sp, #0]
 80072d0:	9b06      	ldr	r3, [sp, #24]
 80072d2:	4403      	add	r3, r0
 80072d4:	4406      	add	r6, r0
 80072d6:	9306      	str	r3, [sp, #24]
 80072d8:	9b00      	ldr	r3, [sp, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	dd05      	ble.n	80072ea <_dtoa_r+0x83a>
 80072de:	9902      	ldr	r1, [sp, #8]
 80072e0:	461a      	mov	r2, r3
 80072e2:	4648      	mov	r0, r9
 80072e4:	f000 fd04 	bl	8007cf0 <__lshift>
 80072e8:	9002      	str	r0, [sp, #8]
 80072ea:	9b06      	ldr	r3, [sp, #24]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	dd05      	ble.n	80072fc <_dtoa_r+0x84c>
 80072f0:	4621      	mov	r1, r4
 80072f2:	461a      	mov	r2, r3
 80072f4:	4648      	mov	r0, r9
 80072f6:	f000 fcfb 	bl	8007cf0 <__lshift>
 80072fa:	4604      	mov	r4, r0
 80072fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d061      	beq.n	80073c6 <_dtoa_r+0x916>
 8007302:	9802      	ldr	r0, [sp, #8]
 8007304:	4621      	mov	r1, r4
 8007306:	f000 fd5f 	bl	8007dc8 <__mcmp>
 800730a:	2800      	cmp	r0, #0
 800730c:	da5b      	bge.n	80073c6 <_dtoa_r+0x916>
 800730e:	2300      	movs	r3, #0
 8007310:	9902      	ldr	r1, [sp, #8]
 8007312:	220a      	movs	r2, #10
 8007314:	4648      	mov	r0, r9
 8007316:	f000 fafd 	bl	8007914 <__multadd>
 800731a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800731c:	9002      	str	r0, [sp, #8]
 800731e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007322:	2b00      	cmp	r3, #0
 8007324:	f000 8177 	beq.w	8007616 <_dtoa_r+0xb66>
 8007328:	4629      	mov	r1, r5
 800732a:	2300      	movs	r3, #0
 800732c:	220a      	movs	r2, #10
 800732e:	4648      	mov	r0, r9
 8007330:	f000 faf0 	bl	8007914 <__multadd>
 8007334:	f1bb 0f00 	cmp.w	fp, #0
 8007338:	4605      	mov	r5, r0
 800733a:	dc6f      	bgt.n	800741c <_dtoa_r+0x96c>
 800733c:	9b07      	ldr	r3, [sp, #28]
 800733e:	2b02      	cmp	r3, #2
 8007340:	dc49      	bgt.n	80073d6 <_dtoa_r+0x926>
 8007342:	e06b      	b.n	800741c <_dtoa_r+0x96c>
 8007344:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007346:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800734a:	e73c      	b.n	80071c6 <_dtoa_r+0x716>
 800734c:	3fe00000 	.word	0x3fe00000
 8007350:	40240000 	.word	0x40240000
 8007354:	9b03      	ldr	r3, [sp, #12]
 8007356:	1e5c      	subs	r4, r3, #1
 8007358:	9b08      	ldr	r3, [sp, #32]
 800735a:	42a3      	cmp	r3, r4
 800735c:	db09      	blt.n	8007372 <_dtoa_r+0x8c2>
 800735e:	1b1c      	subs	r4, r3, r4
 8007360:	9b03      	ldr	r3, [sp, #12]
 8007362:	2b00      	cmp	r3, #0
 8007364:	f6bf af30 	bge.w	80071c8 <_dtoa_r+0x718>
 8007368:	9b00      	ldr	r3, [sp, #0]
 800736a:	9a03      	ldr	r2, [sp, #12]
 800736c:	1a9e      	subs	r6, r3, r2
 800736e:	2300      	movs	r3, #0
 8007370:	e72b      	b.n	80071ca <_dtoa_r+0x71a>
 8007372:	9b08      	ldr	r3, [sp, #32]
 8007374:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007376:	9408      	str	r4, [sp, #32]
 8007378:	1ae3      	subs	r3, r4, r3
 800737a:	441a      	add	r2, r3
 800737c:	9e00      	ldr	r6, [sp, #0]
 800737e:	9b03      	ldr	r3, [sp, #12]
 8007380:	920d      	str	r2, [sp, #52]	@ 0x34
 8007382:	2400      	movs	r4, #0
 8007384:	e721      	b.n	80071ca <_dtoa_r+0x71a>
 8007386:	9c08      	ldr	r4, [sp, #32]
 8007388:	9e00      	ldr	r6, [sp, #0]
 800738a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800738c:	e728      	b.n	80071e0 <_dtoa_r+0x730>
 800738e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007392:	e751      	b.n	8007238 <_dtoa_r+0x788>
 8007394:	9a08      	ldr	r2, [sp, #32]
 8007396:	9902      	ldr	r1, [sp, #8]
 8007398:	e750      	b.n	800723c <_dtoa_r+0x78c>
 800739a:	f8cd 8008 	str.w	r8, [sp, #8]
 800739e:	e751      	b.n	8007244 <_dtoa_r+0x794>
 80073a0:	2300      	movs	r3, #0
 80073a2:	e779      	b.n	8007298 <_dtoa_r+0x7e8>
 80073a4:	9b04      	ldr	r3, [sp, #16]
 80073a6:	e777      	b.n	8007298 <_dtoa_r+0x7e8>
 80073a8:	2300      	movs	r3, #0
 80073aa:	9308      	str	r3, [sp, #32]
 80073ac:	e779      	b.n	80072a2 <_dtoa_r+0x7f2>
 80073ae:	d093      	beq.n	80072d8 <_dtoa_r+0x828>
 80073b0:	9a00      	ldr	r2, [sp, #0]
 80073b2:	331c      	adds	r3, #28
 80073b4:	441a      	add	r2, r3
 80073b6:	9200      	str	r2, [sp, #0]
 80073b8:	9a06      	ldr	r2, [sp, #24]
 80073ba:	441a      	add	r2, r3
 80073bc:	441e      	add	r6, r3
 80073be:	9206      	str	r2, [sp, #24]
 80073c0:	e78a      	b.n	80072d8 <_dtoa_r+0x828>
 80073c2:	4603      	mov	r3, r0
 80073c4:	e7f4      	b.n	80073b0 <_dtoa_r+0x900>
 80073c6:	9b03      	ldr	r3, [sp, #12]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	46b8      	mov	r8, r7
 80073cc:	dc20      	bgt.n	8007410 <_dtoa_r+0x960>
 80073ce:	469b      	mov	fp, r3
 80073d0:	9b07      	ldr	r3, [sp, #28]
 80073d2:	2b02      	cmp	r3, #2
 80073d4:	dd1e      	ble.n	8007414 <_dtoa_r+0x964>
 80073d6:	f1bb 0f00 	cmp.w	fp, #0
 80073da:	f47f adb1 	bne.w	8006f40 <_dtoa_r+0x490>
 80073de:	4621      	mov	r1, r4
 80073e0:	465b      	mov	r3, fp
 80073e2:	2205      	movs	r2, #5
 80073e4:	4648      	mov	r0, r9
 80073e6:	f000 fa95 	bl	8007914 <__multadd>
 80073ea:	4601      	mov	r1, r0
 80073ec:	4604      	mov	r4, r0
 80073ee:	9802      	ldr	r0, [sp, #8]
 80073f0:	f000 fcea 	bl	8007dc8 <__mcmp>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	f77f ada3 	ble.w	8006f40 <_dtoa_r+0x490>
 80073fa:	4656      	mov	r6, sl
 80073fc:	2331      	movs	r3, #49	@ 0x31
 80073fe:	f806 3b01 	strb.w	r3, [r6], #1
 8007402:	f108 0801 	add.w	r8, r8, #1
 8007406:	e59f      	b.n	8006f48 <_dtoa_r+0x498>
 8007408:	9c03      	ldr	r4, [sp, #12]
 800740a:	46b8      	mov	r8, r7
 800740c:	4625      	mov	r5, r4
 800740e:	e7f4      	b.n	80073fa <_dtoa_r+0x94a>
 8007410:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007416:	2b00      	cmp	r3, #0
 8007418:	f000 8101 	beq.w	800761e <_dtoa_r+0xb6e>
 800741c:	2e00      	cmp	r6, #0
 800741e:	dd05      	ble.n	800742c <_dtoa_r+0x97c>
 8007420:	4629      	mov	r1, r5
 8007422:	4632      	mov	r2, r6
 8007424:	4648      	mov	r0, r9
 8007426:	f000 fc63 	bl	8007cf0 <__lshift>
 800742a:	4605      	mov	r5, r0
 800742c:	9b08      	ldr	r3, [sp, #32]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d05c      	beq.n	80074ec <_dtoa_r+0xa3c>
 8007432:	6869      	ldr	r1, [r5, #4]
 8007434:	4648      	mov	r0, r9
 8007436:	f000 fa0b 	bl	8007850 <_Balloc>
 800743a:	4606      	mov	r6, r0
 800743c:	b928      	cbnz	r0, 800744a <_dtoa_r+0x99a>
 800743e:	4b82      	ldr	r3, [pc, #520]	@ (8007648 <_dtoa_r+0xb98>)
 8007440:	4602      	mov	r2, r0
 8007442:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007446:	f7ff bb4a 	b.w	8006ade <_dtoa_r+0x2e>
 800744a:	692a      	ldr	r2, [r5, #16]
 800744c:	3202      	adds	r2, #2
 800744e:	0092      	lsls	r2, r2, #2
 8007450:	f105 010c 	add.w	r1, r5, #12
 8007454:	300c      	adds	r0, #12
 8007456:	f001 ff69 	bl	800932c <memcpy>
 800745a:	2201      	movs	r2, #1
 800745c:	4631      	mov	r1, r6
 800745e:	4648      	mov	r0, r9
 8007460:	f000 fc46 	bl	8007cf0 <__lshift>
 8007464:	f10a 0301 	add.w	r3, sl, #1
 8007468:	9300      	str	r3, [sp, #0]
 800746a:	eb0a 030b 	add.w	r3, sl, fp
 800746e:	9308      	str	r3, [sp, #32]
 8007470:	9b04      	ldr	r3, [sp, #16]
 8007472:	f003 0301 	and.w	r3, r3, #1
 8007476:	462f      	mov	r7, r5
 8007478:	9306      	str	r3, [sp, #24]
 800747a:	4605      	mov	r5, r0
 800747c:	9b00      	ldr	r3, [sp, #0]
 800747e:	9802      	ldr	r0, [sp, #8]
 8007480:	4621      	mov	r1, r4
 8007482:	f103 3bff 	add.w	fp, r3, #4294967295
 8007486:	f7ff fa89 	bl	800699c <quorem>
 800748a:	4603      	mov	r3, r0
 800748c:	3330      	adds	r3, #48	@ 0x30
 800748e:	9003      	str	r0, [sp, #12]
 8007490:	4639      	mov	r1, r7
 8007492:	9802      	ldr	r0, [sp, #8]
 8007494:	9309      	str	r3, [sp, #36]	@ 0x24
 8007496:	f000 fc97 	bl	8007dc8 <__mcmp>
 800749a:	462a      	mov	r2, r5
 800749c:	9004      	str	r0, [sp, #16]
 800749e:	4621      	mov	r1, r4
 80074a0:	4648      	mov	r0, r9
 80074a2:	f000 fcad 	bl	8007e00 <__mdiff>
 80074a6:	68c2      	ldr	r2, [r0, #12]
 80074a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074aa:	4606      	mov	r6, r0
 80074ac:	bb02      	cbnz	r2, 80074f0 <_dtoa_r+0xa40>
 80074ae:	4601      	mov	r1, r0
 80074b0:	9802      	ldr	r0, [sp, #8]
 80074b2:	f000 fc89 	bl	8007dc8 <__mcmp>
 80074b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b8:	4602      	mov	r2, r0
 80074ba:	4631      	mov	r1, r6
 80074bc:	4648      	mov	r0, r9
 80074be:	920c      	str	r2, [sp, #48]	@ 0x30
 80074c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80074c2:	f000 fa05 	bl	80078d0 <_Bfree>
 80074c6:	9b07      	ldr	r3, [sp, #28]
 80074c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80074ca:	9e00      	ldr	r6, [sp, #0]
 80074cc:	ea42 0103 	orr.w	r1, r2, r3
 80074d0:	9b06      	ldr	r3, [sp, #24]
 80074d2:	4319      	orrs	r1, r3
 80074d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074d6:	d10d      	bne.n	80074f4 <_dtoa_r+0xa44>
 80074d8:	2b39      	cmp	r3, #57	@ 0x39
 80074da:	d027      	beq.n	800752c <_dtoa_r+0xa7c>
 80074dc:	9a04      	ldr	r2, [sp, #16]
 80074de:	2a00      	cmp	r2, #0
 80074e0:	dd01      	ble.n	80074e6 <_dtoa_r+0xa36>
 80074e2:	9b03      	ldr	r3, [sp, #12]
 80074e4:	3331      	adds	r3, #49	@ 0x31
 80074e6:	f88b 3000 	strb.w	r3, [fp]
 80074ea:	e52e      	b.n	8006f4a <_dtoa_r+0x49a>
 80074ec:	4628      	mov	r0, r5
 80074ee:	e7b9      	b.n	8007464 <_dtoa_r+0x9b4>
 80074f0:	2201      	movs	r2, #1
 80074f2:	e7e2      	b.n	80074ba <_dtoa_r+0xa0a>
 80074f4:	9904      	ldr	r1, [sp, #16]
 80074f6:	2900      	cmp	r1, #0
 80074f8:	db04      	blt.n	8007504 <_dtoa_r+0xa54>
 80074fa:	9807      	ldr	r0, [sp, #28]
 80074fc:	4301      	orrs	r1, r0
 80074fe:	9806      	ldr	r0, [sp, #24]
 8007500:	4301      	orrs	r1, r0
 8007502:	d120      	bne.n	8007546 <_dtoa_r+0xa96>
 8007504:	2a00      	cmp	r2, #0
 8007506:	ddee      	ble.n	80074e6 <_dtoa_r+0xa36>
 8007508:	9902      	ldr	r1, [sp, #8]
 800750a:	9300      	str	r3, [sp, #0]
 800750c:	2201      	movs	r2, #1
 800750e:	4648      	mov	r0, r9
 8007510:	f000 fbee 	bl	8007cf0 <__lshift>
 8007514:	4621      	mov	r1, r4
 8007516:	9002      	str	r0, [sp, #8]
 8007518:	f000 fc56 	bl	8007dc8 <__mcmp>
 800751c:	2800      	cmp	r0, #0
 800751e:	9b00      	ldr	r3, [sp, #0]
 8007520:	dc02      	bgt.n	8007528 <_dtoa_r+0xa78>
 8007522:	d1e0      	bne.n	80074e6 <_dtoa_r+0xa36>
 8007524:	07da      	lsls	r2, r3, #31
 8007526:	d5de      	bpl.n	80074e6 <_dtoa_r+0xa36>
 8007528:	2b39      	cmp	r3, #57	@ 0x39
 800752a:	d1da      	bne.n	80074e2 <_dtoa_r+0xa32>
 800752c:	2339      	movs	r3, #57	@ 0x39
 800752e:	f88b 3000 	strb.w	r3, [fp]
 8007532:	4633      	mov	r3, r6
 8007534:	461e      	mov	r6, r3
 8007536:	3b01      	subs	r3, #1
 8007538:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800753c:	2a39      	cmp	r2, #57	@ 0x39
 800753e:	d04e      	beq.n	80075de <_dtoa_r+0xb2e>
 8007540:	3201      	adds	r2, #1
 8007542:	701a      	strb	r2, [r3, #0]
 8007544:	e501      	b.n	8006f4a <_dtoa_r+0x49a>
 8007546:	2a00      	cmp	r2, #0
 8007548:	dd03      	ble.n	8007552 <_dtoa_r+0xaa2>
 800754a:	2b39      	cmp	r3, #57	@ 0x39
 800754c:	d0ee      	beq.n	800752c <_dtoa_r+0xa7c>
 800754e:	3301      	adds	r3, #1
 8007550:	e7c9      	b.n	80074e6 <_dtoa_r+0xa36>
 8007552:	9a00      	ldr	r2, [sp, #0]
 8007554:	9908      	ldr	r1, [sp, #32]
 8007556:	f802 3c01 	strb.w	r3, [r2, #-1]
 800755a:	428a      	cmp	r2, r1
 800755c:	d028      	beq.n	80075b0 <_dtoa_r+0xb00>
 800755e:	9902      	ldr	r1, [sp, #8]
 8007560:	2300      	movs	r3, #0
 8007562:	220a      	movs	r2, #10
 8007564:	4648      	mov	r0, r9
 8007566:	f000 f9d5 	bl	8007914 <__multadd>
 800756a:	42af      	cmp	r7, r5
 800756c:	9002      	str	r0, [sp, #8]
 800756e:	f04f 0300 	mov.w	r3, #0
 8007572:	f04f 020a 	mov.w	r2, #10
 8007576:	4639      	mov	r1, r7
 8007578:	4648      	mov	r0, r9
 800757a:	d107      	bne.n	800758c <_dtoa_r+0xadc>
 800757c:	f000 f9ca 	bl	8007914 <__multadd>
 8007580:	4607      	mov	r7, r0
 8007582:	4605      	mov	r5, r0
 8007584:	9b00      	ldr	r3, [sp, #0]
 8007586:	3301      	adds	r3, #1
 8007588:	9300      	str	r3, [sp, #0]
 800758a:	e777      	b.n	800747c <_dtoa_r+0x9cc>
 800758c:	f000 f9c2 	bl	8007914 <__multadd>
 8007590:	4629      	mov	r1, r5
 8007592:	4607      	mov	r7, r0
 8007594:	2300      	movs	r3, #0
 8007596:	220a      	movs	r2, #10
 8007598:	4648      	mov	r0, r9
 800759a:	f000 f9bb 	bl	8007914 <__multadd>
 800759e:	4605      	mov	r5, r0
 80075a0:	e7f0      	b.n	8007584 <_dtoa_r+0xad4>
 80075a2:	f1bb 0f00 	cmp.w	fp, #0
 80075a6:	bfcc      	ite	gt
 80075a8:	465e      	movgt	r6, fp
 80075aa:	2601      	movle	r6, #1
 80075ac:	4456      	add	r6, sl
 80075ae:	2700      	movs	r7, #0
 80075b0:	9902      	ldr	r1, [sp, #8]
 80075b2:	9300      	str	r3, [sp, #0]
 80075b4:	2201      	movs	r2, #1
 80075b6:	4648      	mov	r0, r9
 80075b8:	f000 fb9a 	bl	8007cf0 <__lshift>
 80075bc:	4621      	mov	r1, r4
 80075be:	9002      	str	r0, [sp, #8]
 80075c0:	f000 fc02 	bl	8007dc8 <__mcmp>
 80075c4:	2800      	cmp	r0, #0
 80075c6:	dcb4      	bgt.n	8007532 <_dtoa_r+0xa82>
 80075c8:	d102      	bne.n	80075d0 <_dtoa_r+0xb20>
 80075ca:	9b00      	ldr	r3, [sp, #0]
 80075cc:	07db      	lsls	r3, r3, #31
 80075ce:	d4b0      	bmi.n	8007532 <_dtoa_r+0xa82>
 80075d0:	4633      	mov	r3, r6
 80075d2:	461e      	mov	r6, r3
 80075d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075d8:	2a30      	cmp	r2, #48	@ 0x30
 80075da:	d0fa      	beq.n	80075d2 <_dtoa_r+0xb22>
 80075dc:	e4b5      	b.n	8006f4a <_dtoa_r+0x49a>
 80075de:	459a      	cmp	sl, r3
 80075e0:	d1a8      	bne.n	8007534 <_dtoa_r+0xa84>
 80075e2:	2331      	movs	r3, #49	@ 0x31
 80075e4:	f108 0801 	add.w	r8, r8, #1
 80075e8:	f88a 3000 	strb.w	r3, [sl]
 80075ec:	e4ad      	b.n	8006f4a <_dtoa_r+0x49a>
 80075ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800764c <_dtoa_r+0xb9c>
 80075f4:	b11b      	cbz	r3, 80075fe <_dtoa_r+0xb4e>
 80075f6:	f10a 0308 	add.w	r3, sl, #8
 80075fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80075fc:	6013      	str	r3, [r2, #0]
 80075fe:	4650      	mov	r0, sl
 8007600:	b017      	add	sp, #92	@ 0x5c
 8007602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007606:	9b07      	ldr	r3, [sp, #28]
 8007608:	2b01      	cmp	r3, #1
 800760a:	f77f ae2e 	ble.w	800726a <_dtoa_r+0x7ba>
 800760e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007610:	9308      	str	r3, [sp, #32]
 8007612:	2001      	movs	r0, #1
 8007614:	e64d      	b.n	80072b2 <_dtoa_r+0x802>
 8007616:	f1bb 0f00 	cmp.w	fp, #0
 800761a:	f77f aed9 	ble.w	80073d0 <_dtoa_r+0x920>
 800761e:	4656      	mov	r6, sl
 8007620:	9802      	ldr	r0, [sp, #8]
 8007622:	4621      	mov	r1, r4
 8007624:	f7ff f9ba 	bl	800699c <quorem>
 8007628:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800762c:	f806 3b01 	strb.w	r3, [r6], #1
 8007630:	eba6 020a 	sub.w	r2, r6, sl
 8007634:	4593      	cmp	fp, r2
 8007636:	ddb4      	ble.n	80075a2 <_dtoa_r+0xaf2>
 8007638:	9902      	ldr	r1, [sp, #8]
 800763a:	2300      	movs	r3, #0
 800763c:	220a      	movs	r2, #10
 800763e:	4648      	mov	r0, r9
 8007640:	f000 f968 	bl	8007914 <__multadd>
 8007644:	9002      	str	r0, [sp, #8]
 8007646:	e7eb      	b.n	8007620 <_dtoa_r+0xb70>
 8007648:	0800a28d 	.word	0x0800a28d
 800764c:	0800a211 	.word	0x0800a211

08007650 <_free_r>:
 8007650:	b538      	push	{r3, r4, r5, lr}
 8007652:	4605      	mov	r5, r0
 8007654:	2900      	cmp	r1, #0
 8007656:	d041      	beq.n	80076dc <_free_r+0x8c>
 8007658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800765c:	1f0c      	subs	r4, r1, #4
 800765e:	2b00      	cmp	r3, #0
 8007660:	bfb8      	it	lt
 8007662:	18e4      	addlt	r4, r4, r3
 8007664:	f000 f8e8 	bl	8007838 <__malloc_lock>
 8007668:	4a1d      	ldr	r2, [pc, #116]	@ (80076e0 <_free_r+0x90>)
 800766a:	6813      	ldr	r3, [r2, #0]
 800766c:	b933      	cbnz	r3, 800767c <_free_r+0x2c>
 800766e:	6063      	str	r3, [r4, #4]
 8007670:	6014      	str	r4, [r2, #0]
 8007672:	4628      	mov	r0, r5
 8007674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007678:	f000 b8e4 	b.w	8007844 <__malloc_unlock>
 800767c:	42a3      	cmp	r3, r4
 800767e:	d908      	bls.n	8007692 <_free_r+0x42>
 8007680:	6820      	ldr	r0, [r4, #0]
 8007682:	1821      	adds	r1, r4, r0
 8007684:	428b      	cmp	r3, r1
 8007686:	bf01      	itttt	eq
 8007688:	6819      	ldreq	r1, [r3, #0]
 800768a:	685b      	ldreq	r3, [r3, #4]
 800768c:	1809      	addeq	r1, r1, r0
 800768e:	6021      	streq	r1, [r4, #0]
 8007690:	e7ed      	b.n	800766e <_free_r+0x1e>
 8007692:	461a      	mov	r2, r3
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	b10b      	cbz	r3, 800769c <_free_r+0x4c>
 8007698:	42a3      	cmp	r3, r4
 800769a:	d9fa      	bls.n	8007692 <_free_r+0x42>
 800769c:	6811      	ldr	r1, [r2, #0]
 800769e:	1850      	adds	r0, r2, r1
 80076a0:	42a0      	cmp	r0, r4
 80076a2:	d10b      	bne.n	80076bc <_free_r+0x6c>
 80076a4:	6820      	ldr	r0, [r4, #0]
 80076a6:	4401      	add	r1, r0
 80076a8:	1850      	adds	r0, r2, r1
 80076aa:	4283      	cmp	r3, r0
 80076ac:	6011      	str	r1, [r2, #0]
 80076ae:	d1e0      	bne.n	8007672 <_free_r+0x22>
 80076b0:	6818      	ldr	r0, [r3, #0]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	6053      	str	r3, [r2, #4]
 80076b6:	4408      	add	r0, r1
 80076b8:	6010      	str	r0, [r2, #0]
 80076ba:	e7da      	b.n	8007672 <_free_r+0x22>
 80076bc:	d902      	bls.n	80076c4 <_free_r+0x74>
 80076be:	230c      	movs	r3, #12
 80076c0:	602b      	str	r3, [r5, #0]
 80076c2:	e7d6      	b.n	8007672 <_free_r+0x22>
 80076c4:	6820      	ldr	r0, [r4, #0]
 80076c6:	1821      	adds	r1, r4, r0
 80076c8:	428b      	cmp	r3, r1
 80076ca:	bf04      	itt	eq
 80076cc:	6819      	ldreq	r1, [r3, #0]
 80076ce:	685b      	ldreq	r3, [r3, #4]
 80076d0:	6063      	str	r3, [r4, #4]
 80076d2:	bf04      	itt	eq
 80076d4:	1809      	addeq	r1, r1, r0
 80076d6:	6021      	streq	r1, [r4, #0]
 80076d8:	6054      	str	r4, [r2, #4]
 80076da:	e7ca      	b.n	8007672 <_free_r+0x22>
 80076dc:	bd38      	pop	{r3, r4, r5, pc}
 80076de:	bf00      	nop
 80076e0:	2000049c 	.word	0x2000049c

080076e4 <malloc>:
 80076e4:	4b02      	ldr	r3, [pc, #8]	@ (80076f0 <malloc+0xc>)
 80076e6:	4601      	mov	r1, r0
 80076e8:	6818      	ldr	r0, [r3, #0]
 80076ea:	f000 b825 	b.w	8007738 <_malloc_r>
 80076ee:	bf00      	nop
 80076f0:	20000018 	.word	0x20000018

080076f4 <sbrk_aligned>:
 80076f4:	b570      	push	{r4, r5, r6, lr}
 80076f6:	4e0f      	ldr	r6, [pc, #60]	@ (8007734 <sbrk_aligned+0x40>)
 80076f8:	460c      	mov	r4, r1
 80076fa:	6831      	ldr	r1, [r6, #0]
 80076fc:	4605      	mov	r5, r0
 80076fe:	b911      	cbnz	r1, 8007706 <sbrk_aligned+0x12>
 8007700:	f001 fe04 	bl	800930c <_sbrk_r>
 8007704:	6030      	str	r0, [r6, #0]
 8007706:	4621      	mov	r1, r4
 8007708:	4628      	mov	r0, r5
 800770a:	f001 fdff 	bl	800930c <_sbrk_r>
 800770e:	1c43      	adds	r3, r0, #1
 8007710:	d103      	bne.n	800771a <sbrk_aligned+0x26>
 8007712:	f04f 34ff 	mov.w	r4, #4294967295
 8007716:	4620      	mov	r0, r4
 8007718:	bd70      	pop	{r4, r5, r6, pc}
 800771a:	1cc4      	adds	r4, r0, #3
 800771c:	f024 0403 	bic.w	r4, r4, #3
 8007720:	42a0      	cmp	r0, r4
 8007722:	d0f8      	beq.n	8007716 <sbrk_aligned+0x22>
 8007724:	1a21      	subs	r1, r4, r0
 8007726:	4628      	mov	r0, r5
 8007728:	f001 fdf0 	bl	800930c <_sbrk_r>
 800772c:	3001      	adds	r0, #1
 800772e:	d1f2      	bne.n	8007716 <sbrk_aligned+0x22>
 8007730:	e7ef      	b.n	8007712 <sbrk_aligned+0x1e>
 8007732:	bf00      	nop
 8007734:	20000498 	.word	0x20000498

08007738 <_malloc_r>:
 8007738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800773c:	1ccd      	adds	r5, r1, #3
 800773e:	f025 0503 	bic.w	r5, r5, #3
 8007742:	3508      	adds	r5, #8
 8007744:	2d0c      	cmp	r5, #12
 8007746:	bf38      	it	cc
 8007748:	250c      	movcc	r5, #12
 800774a:	2d00      	cmp	r5, #0
 800774c:	4606      	mov	r6, r0
 800774e:	db01      	blt.n	8007754 <_malloc_r+0x1c>
 8007750:	42a9      	cmp	r1, r5
 8007752:	d904      	bls.n	800775e <_malloc_r+0x26>
 8007754:	230c      	movs	r3, #12
 8007756:	6033      	str	r3, [r6, #0]
 8007758:	2000      	movs	r0, #0
 800775a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800775e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007834 <_malloc_r+0xfc>
 8007762:	f000 f869 	bl	8007838 <__malloc_lock>
 8007766:	f8d8 3000 	ldr.w	r3, [r8]
 800776a:	461c      	mov	r4, r3
 800776c:	bb44      	cbnz	r4, 80077c0 <_malloc_r+0x88>
 800776e:	4629      	mov	r1, r5
 8007770:	4630      	mov	r0, r6
 8007772:	f7ff ffbf 	bl	80076f4 <sbrk_aligned>
 8007776:	1c43      	adds	r3, r0, #1
 8007778:	4604      	mov	r4, r0
 800777a:	d158      	bne.n	800782e <_malloc_r+0xf6>
 800777c:	f8d8 4000 	ldr.w	r4, [r8]
 8007780:	4627      	mov	r7, r4
 8007782:	2f00      	cmp	r7, #0
 8007784:	d143      	bne.n	800780e <_malloc_r+0xd6>
 8007786:	2c00      	cmp	r4, #0
 8007788:	d04b      	beq.n	8007822 <_malloc_r+0xea>
 800778a:	6823      	ldr	r3, [r4, #0]
 800778c:	4639      	mov	r1, r7
 800778e:	4630      	mov	r0, r6
 8007790:	eb04 0903 	add.w	r9, r4, r3
 8007794:	f001 fdba 	bl	800930c <_sbrk_r>
 8007798:	4581      	cmp	r9, r0
 800779a:	d142      	bne.n	8007822 <_malloc_r+0xea>
 800779c:	6821      	ldr	r1, [r4, #0]
 800779e:	1a6d      	subs	r5, r5, r1
 80077a0:	4629      	mov	r1, r5
 80077a2:	4630      	mov	r0, r6
 80077a4:	f7ff ffa6 	bl	80076f4 <sbrk_aligned>
 80077a8:	3001      	adds	r0, #1
 80077aa:	d03a      	beq.n	8007822 <_malloc_r+0xea>
 80077ac:	6823      	ldr	r3, [r4, #0]
 80077ae:	442b      	add	r3, r5
 80077b0:	6023      	str	r3, [r4, #0]
 80077b2:	f8d8 3000 	ldr.w	r3, [r8]
 80077b6:	685a      	ldr	r2, [r3, #4]
 80077b8:	bb62      	cbnz	r2, 8007814 <_malloc_r+0xdc>
 80077ba:	f8c8 7000 	str.w	r7, [r8]
 80077be:	e00f      	b.n	80077e0 <_malloc_r+0xa8>
 80077c0:	6822      	ldr	r2, [r4, #0]
 80077c2:	1b52      	subs	r2, r2, r5
 80077c4:	d420      	bmi.n	8007808 <_malloc_r+0xd0>
 80077c6:	2a0b      	cmp	r2, #11
 80077c8:	d917      	bls.n	80077fa <_malloc_r+0xc2>
 80077ca:	1961      	adds	r1, r4, r5
 80077cc:	42a3      	cmp	r3, r4
 80077ce:	6025      	str	r5, [r4, #0]
 80077d0:	bf18      	it	ne
 80077d2:	6059      	strne	r1, [r3, #4]
 80077d4:	6863      	ldr	r3, [r4, #4]
 80077d6:	bf08      	it	eq
 80077d8:	f8c8 1000 	streq.w	r1, [r8]
 80077dc:	5162      	str	r2, [r4, r5]
 80077de:	604b      	str	r3, [r1, #4]
 80077e0:	4630      	mov	r0, r6
 80077e2:	f000 f82f 	bl	8007844 <__malloc_unlock>
 80077e6:	f104 000b 	add.w	r0, r4, #11
 80077ea:	1d23      	adds	r3, r4, #4
 80077ec:	f020 0007 	bic.w	r0, r0, #7
 80077f0:	1ac2      	subs	r2, r0, r3
 80077f2:	bf1c      	itt	ne
 80077f4:	1a1b      	subne	r3, r3, r0
 80077f6:	50a3      	strne	r3, [r4, r2]
 80077f8:	e7af      	b.n	800775a <_malloc_r+0x22>
 80077fa:	6862      	ldr	r2, [r4, #4]
 80077fc:	42a3      	cmp	r3, r4
 80077fe:	bf0c      	ite	eq
 8007800:	f8c8 2000 	streq.w	r2, [r8]
 8007804:	605a      	strne	r2, [r3, #4]
 8007806:	e7eb      	b.n	80077e0 <_malloc_r+0xa8>
 8007808:	4623      	mov	r3, r4
 800780a:	6864      	ldr	r4, [r4, #4]
 800780c:	e7ae      	b.n	800776c <_malloc_r+0x34>
 800780e:	463c      	mov	r4, r7
 8007810:	687f      	ldr	r7, [r7, #4]
 8007812:	e7b6      	b.n	8007782 <_malloc_r+0x4a>
 8007814:	461a      	mov	r2, r3
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	42a3      	cmp	r3, r4
 800781a:	d1fb      	bne.n	8007814 <_malloc_r+0xdc>
 800781c:	2300      	movs	r3, #0
 800781e:	6053      	str	r3, [r2, #4]
 8007820:	e7de      	b.n	80077e0 <_malloc_r+0xa8>
 8007822:	230c      	movs	r3, #12
 8007824:	6033      	str	r3, [r6, #0]
 8007826:	4630      	mov	r0, r6
 8007828:	f000 f80c 	bl	8007844 <__malloc_unlock>
 800782c:	e794      	b.n	8007758 <_malloc_r+0x20>
 800782e:	6005      	str	r5, [r0, #0]
 8007830:	e7d6      	b.n	80077e0 <_malloc_r+0xa8>
 8007832:	bf00      	nop
 8007834:	2000049c 	.word	0x2000049c

08007838 <__malloc_lock>:
 8007838:	4801      	ldr	r0, [pc, #4]	@ (8007840 <__malloc_lock+0x8>)
 800783a:	f7ff b89e 	b.w	800697a <__retarget_lock_acquire_recursive>
 800783e:	bf00      	nop
 8007840:	20000494 	.word	0x20000494

08007844 <__malloc_unlock>:
 8007844:	4801      	ldr	r0, [pc, #4]	@ (800784c <__malloc_unlock+0x8>)
 8007846:	f7ff b899 	b.w	800697c <__retarget_lock_release_recursive>
 800784a:	bf00      	nop
 800784c:	20000494 	.word	0x20000494

08007850 <_Balloc>:
 8007850:	b570      	push	{r4, r5, r6, lr}
 8007852:	69c6      	ldr	r6, [r0, #28]
 8007854:	4604      	mov	r4, r0
 8007856:	460d      	mov	r5, r1
 8007858:	b976      	cbnz	r6, 8007878 <_Balloc+0x28>
 800785a:	2010      	movs	r0, #16
 800785c:	f7ff ff42 	bl	80076e4 <malloc>
 8007860:	4602      	mov	r2, r0
 8007862:	61e0      	str	r0, [r4, #28]
 8007864:	b920      	cbnz	r0, 8007870 <_Balloc+0x20>
 8007866:	4b18      	ldr	r3, [pc, #96]	@ (80078c8 <_Balloc+0x78>)
 8007868:	4818      	ldr	r0, [pc, #96]	@ (80078cc <_Balloc+0x7c>)
 800786a:	216b      	movs	r1, #107	@ 0x6b
 800786c:	f001 fd74 	bl	8009358 <__assert_func>
 8007870:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007874:	6006      	str	r6, [r0, #0]
 8007876:	60c6      	str	r6, [r0, #12]
 8007878:	69e6      	ldr	r6, [r4, #28]
 800787a:	68f3      	ldr	r3, [r6, #12]
 800787c:	b183      	cbz	r3, 80078a0 <_Balloc+0x50>
 800787e:	69e3      	ldr	r3, [r4, #28]
 8007880:	68db      	ldr	r3, [r3, #12]
 8007882:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007886:	b9b8      	cbnz	r0, 80078b8 <_Balloc+0x68>
 8007888:	2101      	movs	r1, #1
 800788a:	fa01 f605 	lsl.w	r6, r1, r5
 800788e:	1d72      	adds	r2, r6, #5
 8007890:	0092      	lsls	r2, r2, #2
 8007892:	4620      	mov	r0, r4
 8007894:	f001 fd7e 	bl	8009394 <_calloc_r>
 8007898:	b160      	cbz	r0, 80078b4 <_Balloc+0x64>
 800789a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800789e:	e00e      	b.n	80078be <_Balloc+0x6e>
 80078a0:	2221      	movs	r2, #33	@ 0x21
 80078a2:	2104      	movs	r1, #4
 80078a4:	4620      	mov	r0, r4
 80078a6:	f001 fd75 	bl	8009394 <_calloc_r>
 80078aa:	69e3      	ldr	r3, [r4, #28]
 80078ac:	60f0      	str	r0, [r6, #12]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d1e4      	bne.n	800787e <_Balloc+0x2e>
 80078b4:	2000      	movs	r0, #0
 80078b6:	bd70      	pop	{r4, r5, r6, pc}
 80078b8:	6802      	ldr	r2, [r0, #0]
 80078ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078be:	2300      	movs	r3, #0
 80078c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078c4:	e7f7      	b.n	80078b6 <_Balloc+0x66>
 80078c6:	bf00      	nop
 80078c8:	0800a21e 	.word	0x0800a21e
 80078cc:	0800a29e 	.word	0x0800a29e

080078d0 <_Bfree>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	69c6      	ldr	r6, [r0, #28]
 80078d4:	4605      	mov	r5, r0
 80078d6:	460c      	mov	r4, r1
 80078d8:	b976      	cbnz	r6, 80078f8 <_Bfree+0x28>
 80078da:	2010      	movs	r0, #16
 80078dc:	f7ff ff02 	bl	80076e4 <malloc>
 80078e0:	4602      	mov	r2, r0
 80078e2:	61e8      	str	r0, [r5, #28]
 80078e4:	b920      	cbnz	r0, 80078f0 <_Bfree+0x20>
 80078e6:	4b09      	ldr	r3, [pc, #36]	@ (800790c <_Bfree+0x3c>)
 80078e8:	4809      	ldr	r0, [pc, #36]	@ (8007910 <_Bfree+0x40>)
 80078ea:	218f      	movs	r1, #143	@ 0x8f
 80078ec:	f001 fd34 	bl	8009358 <__assert_func>
 80078f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078f4:	6006      	str	r6, [r0, #0]
 80078f6:	60c6      	str	r6, [r0, #12]
 80078f8:	b13c      	cbz	r4, 800790a <_Bfree+0x3a>
 80078fa:	69eb      	ldr	r3, [r5, #28]
 80078fc:	6862      	ldr	r2, [r4, #4]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007904:	6021      	str	r1, [r4, #0]
 8007906:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800790a:	bd70      	pop	{r4, r5, r6, pc}
 800790c:	0800a21e 	.word	0x0800a21e
 8007910:	0800a29e 	.word	0x0800a29e

08007914 <__multadd>:
 8007914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007918:	690d      	ldr	r5, [r1, #16]
 800791a:	4607      	mov	r7, r0
 800791c:	460c      	mov	r4, r1
 800791e:	461e      	mov	r6, r3
 8007920:	f101 0c14 	add.w	ip, r1, #20
 8007924:	2000      	movs	r0, #0
 8007926:	f8dc 3000 	ldr.w	r3, [ip]
 800792a:	b299      	uxth	r1, r3
 800792c:	fb02 6101 	mla	r1, r2, r1, r6
 8007930:	0c1e      	lsrs	r6, r3, #16
 8007932:	0c0b      	lsrs	r3, r1, #16
 8007934:	fb02 3306 	mla	r3, r2, r6, r3
 8007938:	b289      	uxth	r1, r1
 800793a:	3001      	adds	r0, #1
 800793c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007940:	4285      	cmp	r5, r0
 8007942:	f84c 1b04 	str.w	r1, [ip], #4
 8007946:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800794a:	dcec      	bgt.n	8007926 <__multadd+0x12>
 800794c:	b30e      	cbz	r6, 8007992 <__multadd+0x7e>
 800794e:	68a3      	ldr	r3, [r4, #8]
 8007950:	42ab      	cmp	r3, r5
 8007952:	dc19      	bgt.n	8007988 <__multadd+0x74>
 8007954:	6861      	ldr	r1, [r4, #4]
 8007956:	4638      	mov	r0, r7
 8007958:	3101      	adds	r1, #1
 800795a:	f7ff ff79 	bl	8007850 <_Balloc>
 800795e:	4680      	mov	r8, r0
 8007960:	b928      	cbnz	r0, 800796e <__multadd+0x5a>
 8007962:	4602      	mov	r2, r0
 8007964:	4b0c      	ldr	r3, [pc, #48]	@ (8007998 <__multadd+0x84>)
 8007966:	480d      	ldr	r0, [pc, #52]	@ (800799c <__multadd+0x88>)
 8007968:	21ba      	movs	r1, #186	@ 0xba
 800796a:	f001 fcf5 	bl	8009358 <__assert_func>
 800796e:	6922      	ldr	r2, [r4, #16]
 8007970:	3202      	adds	r2, #2
 8007972:	f104 010c 	add.w	r1, r4, #12
 8007976:	0092      	lsls	r2, r2, #2
 8007978:	300c      	adds	r0, #12
 800797a:	f001 fcd7 	bl	800932c <memcpy>
 800797e:	4621      	mov	r1, r4
 8007980:	4638      	mov	r0, r7
 8007982:	f7ff ffa5 	bl	80078d0 <_Bfree>
 8007986:	4644      	mov	r4, r8
 8007988:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800798c:	3501      	adds	r5, #1
 800798e:	615e      	str	r6, [r3, #20]
 8007990:	6125      	str	r5, [r4, #16]
 8007992:	4620      	mov	r0, r4
 8007994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007998:	0800a28d 	.word	0x0800a28d
 800799c:	0800a29e 	.word	0x0800a29e

080079a0 <__s2b>:
 80079a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079a4:	460c      	mov	r4, r1
 80079a6:	4615      	mov	r5, r2
 80079a8:	461f      	mov	r7, r3
 80079aa:	2209      	movs	r2, #9
 80079ac:	3308      	adds	r3, #8
 80079ae:	4606      	mov	r6, r0
 80079b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80079b4:	2100      	movs	r1, #0
 80079b6:	2201      	movs	r2, #1
 80079b8:	429a      	cmp	r2, r3
 80079ba:	db09      	blt.n	80079d0 <__s2b+0x30>
 80079bc:	4630      	mov	r0, r6
 80079be:	f7ff ff47 	bl	8007850 <_Balloc>
 80079c2:	b940      	cbnz	r0, 80079d6 <__s2b+0x36>
 80079c4:	4602      	mov	r2, r0
 80079c6:	4b19      	ldr	r3, [pc, #100]	@ (8007a2c <__s2b+0x8c>)
 80079c8:	4819      	ldr	r0, [pc, #100]	@ (8007a30 <__s2b+0x90>)
 80079ca:	21d3      	movs	r1, #211	@ 0xd3
 80079cc:	f001 fcc4 	bl	8009358 <__assert_func>
 80079d0:	0052      	lsls	r2, r2, #1
 80079d2:	3101      	adds	r1, #1
 80079d4:	e7f0      	b.n	80079b8 <__s2b+0x18>
 80079d6:	9b08      	ldr	r3, [sp, #32]
 80079d8:	6143      	str	r3, [r0, #20]
 80079da:	2d09      	cmp	r5, #9
 80079dc:	f04f 0301 	mov.w	r3, #1
 80079e0:	6103      	str	r3, [r0, #16]
 80079e2:	dd16      	ble.n	8007a12 <__s2b+0x72>
 80079e4:	f104 0909 	add.w	r9, r4, #9
 80079e8:	46c8      	mov	r8, r9
 80079ea:	442c      	add	r4, r5
 80079ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 80079f0:	4601      	mov	r1, r0
 80079f2:	3b30      	subs	r3, #48	@ 0x30
 80079f4:	220a      	movs	r2, #10
 80079f6:	4630      	mov	r0, r6
 80079f8:	f7ff ff8c 	bl	8007914 <__multadd>
 80079fc:	45a0      	cmp	r8, r4
 80079fe:	d1f5      	bne.n	80079ec <__s2b+0x4c>
 8007a00:	f1a5 0408 	sub.w	r4, r5, #8
 8007a04:	444c      	add	r4, r9
 8007a06:	1b2d      	subs	r5, r5, r4
 8007a08:	1963      	adds	r3, r4, r5
 8007a0a:	42bb      	cmp	r3, r7
 8007a0c:	db04      	blt.n	8007a18 <__s2b+0x78>
 8007a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a12:	340a      	adds	r4, #10
 8007a14:	2509      	movs	r5, #9
 8007a16:	e7f6      	b.n	8007a06 <__s2b+0x66>
 8007a18:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a1c:	4601      	mov	r1, r0
 8007a1e:	3b30      	subs	r3, #48	@ 0x30
 8007a20:	220a      	movs	r2, #10
 8007a22:	4630      	mov	r0, r6
 8007a24:	f7ff ff76 	bl	8007914 <__multadd>
 8007a28:	e7ee      	b.n	8007a08 <__s2b+0x68>
 8007a2a:	bf00      	nop
 8007a2c:	0800a28d 	.word	0x0800a28d
 8007a30:	0800a29e 	.word	0x0800a29e

08007a34 <__hi0bits>:
 8007a34:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007a38:	4603      	mov	r3, r0
 8007a3a:	bf36      	itet	cc
 8007a3c:	0403      	lslcc	r3, r0, #16
 8007a3e:	2000      	movcs	r0, #0
 8007a40:	2010      	movcc	r0, #16
 8007a42:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a46:	bf3c      	itt	cc
 8007a48:	021b      	lslcc	r3, r3, #8
 8007a4a:	3008      	addcc	r0, #8
 8007a4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a50:	bf3c      	itt	cc
 8007a52:	011b      	lslcc	r3, r3, #4
 8007a54:	3004      	addcc	r0, #4
 8007a56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a5a:	bf3c      	itt	cc
 8007a5c:	009b      	lslcc	r3, r3, #2
 8007a5e:	3002      	addcc	r0, #2
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	db05      	blt.n	8007a70 <__hi0bits+0x3c>
 8007a64:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a68:	f100 0001 	add.w	r0, r0, #1
 8007a6c:	bf08      	it	eq
 8007a6e:	2020      	moveq	r0, #32
 8007a70:	4770      	bx	lr

08007a72 <__lo0bits>:
 8007a72:	6803      	ldr	r3, [r0, #0]
 8007a74:	4602      	mov	r2, r0
 8007a76:	f013 0007 	ands.w	r0, r3, #7
 8007a7a:	d00b      	beq.n	8007a94 <__lo0bits+0x22>
 8007a7c:	07d9      	lsls	r1, r3, #31
 8007a7e:	d421      	bmi.n	8007ac4 <__lo0bits+0x52>
 8007a80:	0798      	lsls	r0, r3, #30
 8007a82:	bf49      	itett	mi
 8007a84:	085b      	lsrmi	r3, r3, #1
 8007a86:	089b      	lsrpl	r3, r3, #2
 8007a88:	2001      	movmi	r0, #1
 8007a8a:	6013      	strmi	r3, [r2, #0]
 8007a8c:	bf5c      	itt	pl
 8007a8e:	6013      	strpl	r3, [r2, #0]
 8007a90:	2002      	movpl	r0, #2
 8007a92:	4770      	bx	lr
 8007a94:	b299      	uxth	r1, r3
 8007a96:	b909      	cbnz	r1, 8007a9c <__lo0bits+0x2a>
 8007a98:	0c1b      	lsrs	r3, r3, #16
 8007a9a:	2010      	movs	r0, #16
 8007a9c:	b2d9      	uxtb	r1, r3
 8007a9e:	b909      	cbnz	r1, 8007aa4 <__lo0bits+0x32>
 8007aa0:	3008      	adds	r0, #8
 8007aa2:	0a1b      	lsrs	r3, r3, #8
 8007aa4:	0719      	lsls	r1, r3, #28
 8007aa6:	bf04      	itt	eq
 8007aa8:	091b      	lsreq	r3, r3, #4
 8007aaa:	3004      	addeq	r0, #4
 8007aac:	0799      	lsls	r1, r3, #30
 8007aae:	bf04      	itt	eq
 8007ab0:	089b      	lsreq	r3, r3, #2
 8007ab2:	3002      	addeq	r0, #2
 8007ab4:	07d9      	lsls	r1, r3, #31
 8007ab6:	d403      	bmi.n	8007ac0 <__lo0bits+0x4e>
 8007ab8:	085b      	lsrs	r3, r3, #1
 8007aba:	f100 0001 	add.w	r0, r0, #1
 8007abe:	d003      	beq.n	8007ac8 <__lo0bits+0x56>
 8007ac0:	6013      	str	r3, [r2, #0]
 8007ac2:	4770      	bx	lr
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	4770      	bx	lr
 8007ac8:	2020      	movs	r0, #32
 8007aca:	4770      	bx	lr

08007acc <__i2b>:
 8007acc:	b510      	push	{r4, lr}
 8007ace:	460c      	mov	r4, r1
 8007ad0:	2101      	movs	r1, #1
 8007ad2:	f7ff febd 	bl	8007850 <_Balloc>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	b928      	cbnz	r0, 8007ae6 <__i2b+0x1a>
 8007ada:	4b05      	ldr	r3, [pc, #20]	@ (8007af0 <__i2b+0x24>)
 8007adc:	4805      	ldr	r0, [pc, #20]	@ (8007af4 <__i2b+0x28>)
 8007ade:	f240 1145 	movw	r1, #325	@ 0x145
 8007ae2:	f001 fc39 	bl	8009358 <__assert_func>
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	6144      	str	r4, [r0, #20]
 8007aea:	6103      	str	r3, [r0, #16]
 8007aec:	bd10      	pop	{r4, pc}
 8007aee:	bf00      	nop
 8007af0:	0800a28d 	.word	0x0800a28d
 8007af4:	0800a29e 	.word	0x0800a29e

08007af8 <__multiply>:
 8007af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007afc:	4617      	mov	r7, r2
 8007afe:	690a      	ldr	r2, [r1, #16]
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	429a      	cmp	r2, r3
 8007b04:	bfa8      	it	ge
 8007b06:	463b      	movge	r3, r7
 8007b08:	4689      	mov	r9, r1
 8007b0a:	bfa4      	itt	ge
 8007b0c:	460f      	movge	r7, r1
 8007b0e:	4699      	movge	r9, r3
 8007b10:	693d      	ldr	r5, [r7, #16]
 8007b12:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	6879      	ldr	r1, [r7, #4]
 8007b1a:	eb05 060a 	add.w	r6, r5, sl
 8007b1e:	42b3      	cmp	r3, r6
 8007b20:	b085      	sub	sp, #20
 8007b22:	bfb8      	it	lt
 8007b24:	3101      	addlt	r1, #1
 8007b26:	f7ff fe93 	bl	8007850 <_Balloc>
 8007b2a:	b930      	cbnz	r0, 8007b3a <__multiply+0x42>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	4b41      	ldr	r3, [pc, #260]	@ (8007c34 <__multiply+0x13c>)
 8007b30:	4841      	ldr	r0, [pc, #260]	@ (8007c38 <__multiply+0x140>)
 8007b32:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007b36:	f001 fc0f 	bl	8009358 <__assert_func>
 8007b3a:	f100 0414 	add.w	r4, r0, #20
 8007b3e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007b42:	4623      	mov	r3, r4
 8007b44:	2200      	movs	r2, #0
 8007b46:	4573      	cmp	r3, lr
 8007b48:	d320      	bcc.n	8007b8c <__multiply+0x94>
 8007b4a:	f107 0814 	add.w	r8, r7, #20
 8007b4e:	f109 0114 	add.w	r1, r9, #20
 8007b52:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007b56:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007b5a:	9302      	str	r3, [sp, #8]
 8007b5c:	1beb      	subs	r3, r5, r7
 8007b5e:	3b15      	subs	r3, #21
 8007b60:	f023 0303 	bic.w	r3, r3, #3
 8007b64:	3304      	adds	r3, #4
 8007b66:	3715      	adds	r7, #21
 8007b68:	42bd      	cmp	r5, r7
 8007b6a:	bf38      	it	cc
 8007b6c:	2304      	movcc	r3, #4
 8007b6e:	9301      	str	r3, [sp, #4]
 8007b70:	9b02      	ldr	r3, [sp, #8]
 8007b72:	9103      	str	r1, [sp, #12]
 8007b74:	428b      	cmp	r3, r1
 8007b76:	d80c      	bhi.n	8007b92 <__multiply+0x9a>
 8007b78:	2e00      	cmp	r6, #0
 8007b7a:	dd03      	ble.n	8007b84 <__multiply+0x8c>
 8007b7c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d055      	beq.n	8007c30 <__multiply+0x138>
 8007b84:	6106      	str	r6, [r0, #16]
 8007b86:	b005      	add	sp, #20
 8007b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b8c:	f843 2b04 	str.w	r2, [r3], #4
 8007b90:	e7d9      	b.n	8007b46 <__multiply+0x4e>
 8007b92:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b96:	f1ba 0f00 	cmp.w	sl, #0
 8007b9a:	d01f      	beq.n	8007bdc <__multiply+0xe4>
 8007b9c:	46c4      	mov	ip, r8
 8007b9e:	46a1      	mov	r9, r4
 8007ba0:	2700      	movs	r7, #0
 8007ba2:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007ba6:	f8d9 3000 	ldr.w	r3, [r9]
 8007baa:	fa1f fb82 	uxth.w	fp, r2
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	fb0a 330b 	mla	r3, sl, fp, r3
 8007bb4:	443b      	add	r3, r7
 8007bb6:	f8d9 7000 	ldr.w	r7, [r9]
 8007bba:	0c12      	lsrs	r2, r2, #16
 8007bbc:	0c3f      	lsrs	r7, r7, #16
 8007bbe:	fb0a 7202 	mla	r2, sl, r2, r7
 8007bc2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bcc:	4565      	cmp	r5, ip
 8007bce:	f849 3b04 	str.w	r3, [r9], #4
 8007bd2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007bd6:	d8e4      	bhi.n	8007ba2 <__multiply+0xaa>
 8007bd8:	9b01      	ldr	r3, [sp, #4]
 8007bda:	50e7      	str	r7, [r4, r3]
 8007bdc:	9b03      	ldr	r3, [sp, #12]
 8007bde:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007be2:	3104      	adds	r1, #4
 8007be4:	f1b9 0f00 	cmp.w	r9, #0
 8007be8:	d020      	beq.n	8007c2c <__multiply+0x134>
 8007bea:	6823      	ldr	r3, [r4, #0]
 8007bec:	4647      	mov	r7, r8
 8007bee:	46a4      	mov	ip, r4
 8007bf0:	f04f 0a00 	mov.w	sl, #0
 8007bf4:	f8b7 b000 	ldrh.w	fp, [r7]
 8007bf8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007bfc:	fb09 220b 	mla	r2, r9, fp, r2
 8007c00:	4452      	add	r2, sl
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c08:	f84c 3b04 	str.w	r3, [ip], #4
 8007c0c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007c10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c14:	f8bc 3000 	ldrh.w	r3, [ip]
 8007c18:	fb09 330a 	mla	r3, r9, sl, r3
 8007c1c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007c20:	42bd      	cmp	r5, r7
 8007c22:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c26:	d8e5      	bhi.n	8007bf4 <__multiply+0xfc>
 8007c28:	9a01      	ldr	r2, [sp, #4]
 8007c2a:	50a3      	str	r3, [r4, r2]
 8007c2c:	3404      	adds	r4, #4
 8007c2e:	e79f      	b.n	8007b70 <__multiply+0x78>
 8007c30:	3e01      	subs	r6, #1
 8007c32:	e7a1      	b.n	8007b78 <__multiply+0x80>
 8007c34:	0800a28d 	.word	0x0800a28d
 8007c38:	0800a29e 	.word	0x0800a29e

08007c3c <__pow5mult>:
 8007c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c40:	4615      	mov	r5, r2
 8007c42:	f012 0203 	ands.w	r2, r2, #3
 8007c46:	4607      	mov	r7, r0
 8007c48:	460e      	mov	r6, r1
 8007c4a:	d007      	beq.n	8007c5c <__pow5mult+0x20>
 8007c4c:	4c25      	ldr	r4, [pc, #148]	@ (8007ce4 <__pow5mult+0xa8>)
 8007c4e:	3a01      	subs	r2, #1
 8007c50:	2300      	movs	r3, #0
 8007c52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c56:	f7ff fe5d 	bl	8007914 <__multadd>
 8007c5a:	4606      	mov	r6, r0
 8007c5c:	10ad      	asrs	r5, r5, #2
 8007c5e:	d03d      	beq.n	8007cdc <__pow5mult+0xa0>
 8007c60:	69fc      	ldr	r4, [r7, #28]
 8007c62:	b97c      	cbnz	r4, 8007c84 <__pow5mult+0x48>
 8007c64:	2010      	movs	r0, #16
 8007c66:	f7ff fd3d 	bl	80076e4 <malloc>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	61f8      	str	r0, [r7, #28]
 8007c6e:	b928      	cbnz	r0, 8007c7c <__pow5mult+0x40>
 8007c70:	4b1d      	ldr	r3, [pc, #116]	@ (8007ce8 <__pow5mult+0xac>)
 8007c72:	481e      	ldr	r0, [pc, #120]	@ (8007cec <__pow5mult+0xb0>)
 8007c74:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c78:	f001 fb6e 	bl	8009358 <__assert_func>
 8007c7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c80:	6004      	str	r4, [r0, #0]
 8007c82:	60c4      	str	r4, [r0, #12]
 8007c84:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c8c:	b94c      	cbnz	r4, 8007ca2 <__pow5mult+0x66>
 8007c8e:	f240 2171 	movw	r1, #625	@ 0x271
 8007c92:	4638      	mov	r0, r7
 8007c94:	f7ff ff1a 	bl	8007acc <__i2b>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c9e:	4604      	mov	r4, r0
 8007ca0:	6003      	str	r3, [r0, #0]
 8007ca2:	f04f 0900 	mov.w	r9, #0
 8007ca6:	07eb      	lsls	r3, r5, #31
 8007ca8:	d50a      	bpl.n	8007cc0 <__pow5mult+0x84>
 8007caa:	4631      	mov	r1, r6
 8007cac:	4622      	mov	r2, r4
 8007cae:	4638      	mov	r0, r7
 8007cb0:	f7ff ff22 	bl	8007af8 <__multiply>
 8007cb4:	4631      	mov	r1, r6
 8007cb6:	4680      	mov	r8, r0
 8007cb8:	4638      	mov	r0, r7
 8007cba:	f7ff fe09 	bl	80078d0 <_Bfree>
 8007cbe:	4646      	mov	r6, r8
 8007cc0:	106d      	asrs	r5, r5, #1
 8007cc2:	d00b      	beq.n	8007cdc <__pow5mult+0xa0>
 8007cc4:	6820      	ldr	r0, [r4, #0]
 8007cc6:	b938      	cbnz	r0, 8007cd8 <__pow5mult+0x9c>
 8007cc8:	4622      	mov	r2, r4
 8007cca:	4621      	mov	r1, r4
 8007ccc:	4638      	mov	r0, r7
 8007cce:	f7ff ff13 	bl	8007af8 <__multiply>
 8007cd2:	6020      	str	r0, [r4, #0]
 8007cd4:	f8c0 9000 	str.w	r9, [r0]
 8007cd8:	4604      	mov	r4, r0
 8007cda:	e7e4      	b.n	8007ca6 <__pow5mult+0x6a>
 8007cdc:	4630      	mov	r0, r6
 8007cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ce2:	bf00      	nop
 8007ce4:	0800a3b0 	.word	0x0800a3b0
 8007ce8:	0800a21e 	.word	0x0800a21e
 8007cec:	0800a29e 	.word	0x0800a29e

08007cf0 <__lshift>:
 8007cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf4:	460c      	mov	r4, r1
 8007cf6:	6849      	ldr	r1, [r1, #4]
 8007cf8:	6923      	ldr	r3, [r4, #16]
 8007cfa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cfe:	68a3      	ldr	r3, [r4, #8]
 8007d00:	4607      	mov	r7, r0
 8007d02:	4691      	mov	r9, r2
 8007d04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d08:	f108 0601 	add.w	r6, r8, #1
 8007d0c:	42b3      	cmp	r3, r6
 8007d0e:	db0b      	blt.n	8007d28 <__lshift+0x38>
 8007d10:	4638      	mov	r0, r7
 8007d12:	f7ff fd9d 	bl	8007850 <_Balloc>
 8007d16:	4605      	mov	r5, r0
 8007d18:	b948      	cbnz	r0, 8007d2e <__lshift+0x3e>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	4b28      	ldr	r3, [pc, #160]	@ (8007dc0 <__lshift+0xd0>)
 8007d1e:	4829      	ldr	r0, [pc, #164]	@ (8007dc4 <__lshift+0xd4>)
 8007d20:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d24:	f001 fb18 	bl	8009358 <__assert_func>
 8007d28:	3101      	adds	r1, #1
 8007d2a:	005b      	lsls	r3, r3, #1
 8007d2c:	e7ee      	b.n	8007d0c <__lshift+0x1c>
 8007d2e:	2300      	movs	r3, #0
 8007d30:	f100 0114 	add.w	r1, r0, #20
 8007d34:	f100 0210 	add.w	r2, r0, #16
 8007d38:	4618      	mov	r0, r3
 8007d3a:	4553      	cmp	r3, sl
 8007d3c:	db33      	blt.n	8007da6 <__lshift+0xb6>
 8007d3e:	6920      	ldr	r0, [r4, #16]
 8007d40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d44:	f104 0314 	add.w	r3, r4, #20
 8007d48:	f019 091f 	ands.w	r9, r9, #31
 8007d4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d50:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d54:	d02b      	beq.n	8007dae <__lshift+0xbe>
 8007d56:	f1c9 0e20 	rsb	lr, r9, #32
 8007d5a:	468a      	mov	sl, r1
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	6818      	ldr	r0, [r3, #0]
 8007d60:	fa00 f009 	lsl.w	r0, r0, r9
 8007d64:	4310      	orrs	r0, r2
 8007d66:	f84a 0b04 	str.w	r0, [sl], #4
 8007d6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d6e:	459c      	cmp	ip, r3
 8007d70:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d74:	d8f3      	bhi.n	8007d5e <__lshift+0x6e>
 8007d76:	ebac 0304 	sub.w	r3, ip, r4
 8007d7a:	3b15      	subs	r3, #21
 8007d7c:	f023 0303 	bic.w	r3, r3, #3
 8007d80:	3304      	adds	r3, #4
 8007d82:	f104 0015 	add.w	r0, r4, #21
 8007d86:	4560      	cmp	r0, ip
 8007d88:	bf88      	it	hi
 8007d8a:	2304      	movhi	r3, #4
 8007d8c:	50ca      	str	r2, [r1, r3]
 8007d8e:	b10a      	cbz	r2, 8007d94 <__lshift+0xa4>
 8007d90:	f108 0602 	add.w	r6, r8, #2
 8007d94:	3e01      	subs	r6, #1
 8007d96:	4638      	mov	r0, r7
 8007d98:	612e      	str	r6, [r5, #16]
 8007d9a:	4621      	mov	r1, r4
 8007d9c:	f7ff fd98 	bl	80078d0 <_Bfree>
 8007da0:	4628      	mov	r0, r5
 8007da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007da6:	f842 0f04 	str.w	r0, [r2, #4]!
 8007daa:	3301      	adds	r3, #1
 8007dac:	e7c5      	b.n	8007d3a <__lshift+0x4a>
 8007dae:	3904      	subs	r1, #4
 8007db0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007db4:	f841 2f04 	str.w	r2, [r1, #4]!
 8007db8:	459c      	cmp	ip, r3
 8007dba:	d8f9      	bhi.n	8007db0 <__lshift+0xc0>
 8007dbc:	e7ea      	b.n	8007d94 <__lshift+0xa4>
 8007dbe:	bf00      	nop
 8007dc0:	0800a28d 	.word	0x0800a28d
 8007dc4:	0800a29e 	.word	0x0800a29e

08007dc8 <__mcmp>:
 8007dc8:	690a      	ldr	r2, [r1, #16]
 8007dca:	4603      	mov	r3, r0
 8007dcc:	6900      	ldr	r0, [r0, #16]
 8007dce:	1a80      	subs	r0, r0, r2
 8007dd0:	b530      	push	{r4, r5, lr}
 8007dd2:	d10e      	bne.n	8007df2 <__mcmp+0x2a>
 8007dd4:	3314      	adds	r3, #20
 8007dd6:	3114      	adds	r1, #20
 8007dd8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ddc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007de0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007de4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007de8:	4295      	cmp	r5, r2
 8007dea:	d003      	beq.n	8007df4 <__mcmp+0x2c>
 8007dec:	d205      	bcs.n	8007dfa <__mcmp+0x32>
 8007dee:	f04f 30ff 	mov.w	r0, #4294967295
 8007df2:	bd30      	pop	{r4, r5, pc}
 8007df4:	42a3      	cmp	r3, r4
 8007df6:	d3f3      	bcc.n	8007de0 <__mcmp+0x18>
 8007df8:	e7fb      	b.n	8007df2 <__mcmp+0x2a>
 8007dfa:	2001      	movs	r0, #1
 8007dfc:	e7f9      	b.n	8007df2 <__mcmp+0x2a>
	...

08007e00 <__mdiff>:
 8007e00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e04:	4689      	mov	r9, r1
 8007e06:	4606      	mov	r6, r0
 8007e08:	4611      	mov	r1, r2
 8007e0a:	4648      	mov	r0, r9
 8007e0c:	4614      	mov	r4, r2
 8007e0e:	f7ff ffdb 	bl	8007dc8 <__mcmp>
 8007e12:	1e05      	subs	r5, r0, #0
 8007e14:	d112      	bne.n	8007e3c <__mdiff+0x3c>
 8007e16:	4629      	mov	r1, r5
 8007e18:	4630      	mov	r0, r6
 8007e1a:	f7ff fd19 	bl	8007850 <_Balloc>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	b928      	cbnz	r0, 8007e2e <__mdiff+0x2e>
 8007e22:	4b3f      	ldr	r3, [pc, #252]	@ (8007f20 <__mdiff+0x120>)
 8007e24:	f240 2137 	movw	r1, #567	@ 0x237
 8007e28:	483e      	ldr	r0, [pc, #248]	@ (8007f24 <__mdiff+0x124>)
 8007e2a:	f001 fa95 	bl	8009358 <__assert_func>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e34:	4610      	mov	r0, r2
 8007e36:	b003      	add	sp, #12
 8007e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e3c:	bfbc      	itt	lt
 8007e3e:	464b      	movlt	r3, r9
 8007e40:	46a1      	movlt	r9, r4
 8007e42:	4630      	mov	r0, r6
 8007e44:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e48:	bfba      	itte	lt
 8007e4a:	461c      	movlt	r4, r3
 8007e4c:	2501      	movlt	r5, #1
 8007e4e:	2500      	movge	r5, #0
 8007e50:	f7ff fcfe 	bl	8007850 <_Balloc>
 8007e54:	4602      	mov	r2, r0
 8007e56:	b918      	cbnz	r0, 8007e60 <__mdiff+0x60>
 8007e58:	4b31      	ldr	r3, [pc, #196]	@ (8007f20 <__mdiff+0x120>)
 8007e5a:	f240 2145 	movw	r1, #581	@ 0x245
 8007e5e:	e7e3      	b.n	8007e28 <__mdiff+0x28>
 8007e60:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e64:	6926      	ldr	r6, [r4, #16]
 8007e66:	60c5      	str	r5, [r0, #12]
 8007e68:	f109 0310 	add.w	r3, r9, #16
 8007e6c:	f109 0514 	add.w	r5, r9, #20
 8007e70:	f104 0e14 	add.w	lr, r4, #20
 8007e74:	f100 0b14 	add.w	fp, r0, #20
 8007e78:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e7c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e80:	9301      	str	r3, [sp, #4]
 8007e82:	46d9      	mov	r9, fp
 8007e84:	f04f 0c00 	mov.w	ip, #0
 8007e88:	9b01      	ldr	r3, [sp, #4]
 8007e8a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e8e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e92:	9301      	str	r3, [sp, #4]
 8007e94:	fa1f f38a 	uxth.w	r3, sl
 8007e98:	4619      	mov	r1, r3
 8007e9a:	b283      	uxth	r3, r0
 8007e9c:	1acb      	subs	r3, r1, r3
 8007e9e:	0c00      	lsrs	r0, r0, #16
 8007ea0:	4463      	add	r3, ip
 8007ea2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007ea6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007eb0:	4576      	cmp	r6, lr
 8007eb2:	f849 3b04 	str.w	r3, [r9], #4
 8007eb6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007eba:	d8e5      	bhi.n	8007e88 <__mdiff+0x88>
 8007ebc:	1b33      	subs	r3, r6, r4
 8007ebe:	3b15      	subs	r3, #21
 8007ec0:	f023 0303 	bic.w	r3, r3, #3
 8007ec4:	3415      	adds	r4, #21
 8007ec6:	3304      	adds	r3, #4
 8007ec8:	42a6      	cmp	r6, r4
 8007eca:	bf38      	it	cc
 8007ecc:	2304      	movcc	r3, #4
 8007ece:	441d      	add	r5, r3
 8007ed0:	445b      	add	r3, fp
 8007ed2:	461e      	mov	r6, r3
 8007ed4:	462c      	mov	r4, r5
 8007ed6:	4544      	cmp	r4, r8
 8007ed8:	d30e      	bcc.n	8007ef8 <__mdiff+0xf8>
 8007eda:	f108 0103 	add.w	r1, r8, #3
 8007ede:	1b49      	subs	r1, r1, r5
 8007ee0:	f021 0103 	bic.w	r1, r1, #3
 8007ee4:	3d03      	subs	r5, #3
 8007ee6:	45a8      	cmp	r8, r5
 8007ee8:	bf38      	it	cc
 8007eea:	2100      	movcc	r1, #0
 8007eec:	440b      	add	r3, r1
 8007eee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ef2:	b191      	cbz	r1, 8007f1a <__mdiff+0x11a>
 8007ef4:	6117      	str	r7, [r2, #16]
 8007ef6:	e79d      	b.n	8007e34 <__mdiff+0x34>
 8007ef8:	f854 1b04 	ldr.w	r1, [r4], #4
 8007efc:	46e6      	mov	lr, ip
 8007efe:	0c08      	lsrs	r0, r1, #16
 8007f00:	fa1c fc81 	uxtah	ip, ip, r1
 8007f04:	4471      	add	r1, lr
 8007f06:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f0a:	b289      	uxth	r1, r1
 8007f0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f10:	f846 1b04 	str.w	r1, [r6], #4
 8007f14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f18:	e7dd      	b.n	8007ed6 <__mdiff+0xd6>
 8007f1a:	3f01      	subs	r7, #1
 8007f1c:	e7e7      	b.n	8007eee <__mdiff+0xee>
 8007f1e:	bf00      	nop
 8007f20:	0800a28d 	.word	0x0800a28d
 8007f24:	0800a29e 	.word	0x0800a29e

08007f28 <__ulp>:
 8007f28:	b082      	sub	sp, #8
 8007f2a:	ed8d 0b00 	vstr	d0, [sp]
 8007f2e:	9a01      	ldr	r2, [sp, #4]
 8007f30:	4b0f      	ldr	r3, [pc, #60]	@ (8007f70 <__ulp+0x48>)
 8007f32:	4013      	ands	r3, r2
 8007f34:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	dc08      	bgt.n	8007f4e <__ulp+0x26>
 8007f3c:	425b      	negs	r3, r3
 8007f3e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007f42:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007f46:	da04      	bge.n	8007f52 <__ulp+0x2a>
 8007f48:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007f4c:	4113      	asrs	r3, r2
 8007f4e:	2200      	movs	r2, #0
 8007f50:	e008      	b.n	8007f64 <__ulp+0x3c>
 8007f52:	f1a2 0314 	sub.w	r3, r2, #20
 8007f56:	2b1e      	cmp	r3, #30
 8007f58:	bfda      	itte	le
 8007f5a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007f5e:	40da      	lsrle	r2, r3
 8007f60:	2201      	movgt	r2, #1
 8007f62:	2300      	movs	r3, #0
 8007f64:	4619      	mov	r1, r3
 8007f66:	4610      	mov	r0, r2
 8007f68:	ec41 0b10 	vmov	d0, r0, r1
 8007f6c:	b002      	add	sp, #8
 8007f6e:	4770      	bx	lr
 8007f70:	7ff00000 	.word	0x7ff00000

08007f74 <__b2d>:
 8007f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f78:	6906      	ldr	r6, [r0, #16]
 8007f7a:	f100 0814 	add.w	r8, r0, #20
 8007f7e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007f82:	1f37      	subs	r7, r6, #4
 8007f84:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007f88:	4610      	mov	r0, r2
 8007f8a:	f7ff fd53 	bl	8007a34 <__hi0bits>
 8007f8e:	f1c0 0320 	rsb	r3, r0, #32
 8007f92:	280a      	cmp	r0, #10
 8007f94:	600b      	str	r3, [r1, #0]
 8007f96:	491b      	ldr	r1, [pc, #108]	@ (8008004 <__b2d+0x90>)
 8007f98:	dc15      	bgt.n	8007fc6 <__b2d+0x52>
 8007f9a:	f1c0 0c0b 	rsb	ip, r0, #11
 8007f9e:	fa22 f30c 	lsr.w	r3, r2, ip
 8007fa2:	45b8      	cmp	r8, r7
 8007fa4:	ea43 0501 	orr.w	r5, r3, r1
 8007fa8:	bf34      	ite	cc
 8007faa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007fae:	2300      	movcs	r3, #0
 8007fb0:	3015      	adds	r0, #21
 8007fb2:	fa02 f000 	lsl.w	r0, r2, r0
 8007fb6:	fa23 f30c 	lsr.w	r3, r3, ip
 8007fba:	4303      	orrs	r3, r0
 8007fbc:	461c      	mov	r4, r3
 8007fbe:	ec45 4b10 	vmov	d0, r4, r5
 8007fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fc6:	45b8      	cmp	r8, r7
 8007fc8:	bf3a      	itte	cc
 8007fca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007fce:	f1a6 0708 	subcc.w	r7, r6, #8
 8007fd2:	2300      	movcs	r3, #0
 8007fd4:	380b      	subs	r0, #11
 8007fd6:	d012      	beq.n	8007ffe <__b2d+0x8a>
 8007fd8:	f1c0 0120 	rsb	r1, r0, #32
 8007fdc:	fa23 f401 	lsr.w	r4, r3, r1
 8007fe0:	4082      	lsls	r2, r0
 8007fe2:	4322      	orrs	r2, r4
 8007fe4:	4547      	cmp	r7, r8
 8007fe6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007fea:	bf8c      	ite	hi
 8007fec:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007ff0:	2200      	movls	r2, #0
 8007ff2:	4083      	lsls	r3, r0
 8007ff4:	40ca      	lsrs	r2, r1
 8007ff6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	e7de      	b.n	8007fbc <__b2d+0x48>
 8007ffe:	ea42 0501 	orr.w	r5, r2, r1
 8008002:	e7db      	b.n	8007fbc <__b2d+0x48>
 8008004:	3ff00000 	.word	0x3ff00000

08008008 <__d2b>:
 8008008:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800800c:	460f      	mov	r7, r1
 800800e:	2101      	movs	r1, #1
 8008010:	ec59 8b10 	vmov	r8, r9, d0
 8008014:	4616      	mov	r6, r2
 8008016:	f7ff fc1b 	bl	8007850 <_Balloc>
 800801a:	4604      	mov	r4, r0
 800801c:	b930      	cbnz	r0, 800802c <__d2b+0x24>
 800801e:	4602      	mov	r2, r0
 8008020:	4b23      	ldr	r3, [pc, #140]	@ (80080b0 <__d2b+0xa8>)
 8008022:	4824      	ldr	r0, [pc, #144]	@ (80080b4 <__d2b+0xac>)
 8008024:	f240 310f 	movw	r1, #783	@ 0x30f
 8008028:	f001 f996 	bl	8009358 <__assert_func>
 800802c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008030:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008034:	b10d      	cbz	r5, 800803a <__d2b+0x32>
 8008036:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800803a:	9301      	str	r3, [sp, #4]
 800803c:	f1b8 0300 	subs.w	r3, r8, #0
 8008040:	d023      	beq.n	800808a <__d2b+0x82>
 8008042:	4668      	mov	r0, sp
 8008044:	9300      	str	r3, [sp, #0]
 8008046:	f7ff fd14 	bl	8007a72 <__lo0bits>
 800804a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800804e:	b1d0      	cbz	r0, 8008086 <__d2b+0x7e>
 8008050:	f1c0 0320 	rsb	r3, r0, #32
 8008054:	fa02 f303 	lsl.w	r3, r2, r3
 8008058:	430b      	orrs	r3, r1
 800805a:	40c2      	lsrs	r2, r0
 800805c:	6163      	str	r3, [r4, #20]
 800805e:	9201      	str	r2, [sp, #4]
 8008060:	9b01      	ldr	r3, [sp, #4]
 8008062:	61a3      	str	r3, [r4, #24]
 8008064:	2b00      	cmp	r3, #0
 8008066:	bf0c      	ite	eq
 8008068:	2201      	moveq	r2, #1
 800806a:	2202      	movne	r2, #2
 800806c:	6122      	str	r2, [r4, #16]
 800806e:	b1a5      	cbz	r5, 800809a <__d2b+0x92>
 8008070:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008074:	4405      	add	r5, r0
 8008076:	603d      	str	r5, [r7, #0]
 8008078:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800807c:	6030      	str	r0, [r6, #0]
 800807e:	4620      	mov	r0, r4
 8008080:	b003      	add	sp, #12
 8008082:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008086:	6161      	str	r1, [r4, #20]
 8008088:	e7ea      	b.n	8008060 <__d2b+0x58>
 800808a:	a801      	add	r0, sp, #4
 800808c:	f7ff fcf1 	bl	8007a72 <__lo0bits>
 8008090:	9b01      	ldr	r3, [sp, #4]
 8008092:	6163      	str	r3, [r4, #20]
 8008094:	3020      	adds	r0, #32
 8008096:	2201      	movs	r2, #1
 8008098:	e7e8      	b.n	800806c <__d2b+0x64>
 800809a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800809e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80080a2:	6038      	str	r0, [r7, #0]
 80080a4:	6918      	ldr	r0, [r3, #16]
 80080a6:	f7ff fcc5 	bl	8007a34 <__hi0bits>
 80080aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080ae:	e7e5      	b.n	800807c <__d2b+0x74>
 80080b0:	0800a28d 	.word	0x0800a28d
 80080b4:	0800a29e 	.word	0x0800a29e

080080b8 <__ratio>:
 80080b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080bc:	b085      	sub	sp, #20
 80080be:	e9cd 1000 	strd	r1, r0, [sp]
 80080c2:	a902      	add	r1, sp, #8
 80080c4:	f7ff ff56 	bl	8007f74 <__b2d>
 80080c8:	9800      	ldr	r0, [sp, #0]
 80080ca:	a903      	add	r1, sp, #12
 80080cc:	ec55 4b10 	vmov	r4, r5, d0
 80080d0:	f7ff ff50 	bl	8007f74 <__b2d>
 80080d4:	9b01      	ldr	r3, [sp, #4]
 80080d6:	6919      	ldr	r1, [r3, #16]
 80080d8:	9b00      	ldr	r3, [sp, #0]
 80080da:	691b      	ldr	r3, [r3, #16]
 80080dc:	1ac9      	subs	r1, r1, r3
 80080de:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80080e2:	1a9b      	subs	r3, r3, r2
 80080e4:	ec5b ab10 	vmov	sl, fp, d0
 80080e8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	bfce      	itee	gt
 80080f0:	462a      	movgt	r2, r5
 80080f2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80080f6:	465a      	movle	r2, fp
 80080f8:	462f      	mov	r7, r5
 80080fa:	46d9      	mov	r9, fp
 80080fc:	bfcc      	ite	gt
 80080fe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008102:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008106:	464b      	mov	r3, r9
 8008108:	4652      	mov	r2, sl
 800810a:	4620      	mov	r0, r4
 800810c:	4639      	mov	r1, r7
 800810e:	f7f8 fbc5 	bl	800089c <__aeabi_ddiv>
 8008112:	ec41 0b10 	vmov	d0, r0, r1
 8008116:	b005      	add	sp, #20
 8008118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800811c <__copybits>:
 800811c:	3901      	subs	r1, #1
 800811e:	b570      	push	{r4, r5, r6, lr}
 8008120:	1149      	asrs	r1, r1, #5
 8008122:	6914      	ldr	r4, [r2, #16]
 8008124:	3101      	adds	r1, #1
 8008126:	f102 0314 	add.w	r3, r2, #20
 800812a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800812e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008132:	1f05      	subs	r5, r0, #4
 8008134:	42a3      	cmp	r3, r4
 8008136:	d30c      	bcc.n	8008152 <__copybits+0x36>
 8008138:	1aa3      	subs	r3, r4, r2
 800813a:	3b11      	subs	r3, #17
 800813c:	f023 0303 	bic.w	r3, r3, #3
 8008140:	3211      	adds	r2, #17
 8008142:	42a2      	cmp	r2, r4
 8008144:	bf88      	it	hi
 8008146:	2300      	movhi	r3, #0
 8008148:	4418      	add	r0, r3
 800814a:	2300      	movs	r3, #0
 800814c:	4288      	cmp	r0, r1
 800814e:	d305      	bcc.n	800815c <__copybits+0x40>
 8008150:	bd70      	pop	{r4, r5, r6, pc}
 8008152:	f853 6b04 	ldr.w	r6, [r3], #4
 8008156:	f845 6f04 	str.w	r6, [r5, #4]!
 800815a:	e7eb      	b.n	8008134 <__copybits+0x18>
 800815c:	f840 3b04 	str.w	r3, [r0], #4
 8008160:	e7f4      	b.n	800814c <__copybits+0x30>

08008162 <__any_on>:
 8008162:	f100 0214 	add.w	r2, r0, #20
 8008166:	6900      	ldr	r0, [r0, #16]
 8008168:	114b      	asrs	r3, r1, #5
 800816a:	4298      	cmp	r0, r3
 800816c:	b510      	push	{r4, lr}
 800816e:	db11      	blt.n	8008194 <__any_on+0x32>
 8008170:	dd0a      	ble.n	8008188 <__any_on+0x26>
 8008172:	f011 011f 	ands.w	r1, r1, #31
 8008176:	d007      	beq.n	8008188 <__any_on+0x26>
 8008178:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800817c:	fa24 f001 	lsr.w	r0, r4, r1
 8008180:	fa00 f101 	lsl.w	r1, r0, r1
 8008184:	428c      	cmp	r4, r1
 8008186:	d10b      	bne.n	80081a0 <__any_on+0x3e>
 8008188:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800818c:	4293      	cmp	r3, r2
 800818e:	d803      	bhi.n	8008198 <__any_on+0x36>
 8008190:	2000      	movs	r0, #0
 8008192:	bd10      	pop	{r4, pc}
 8008194:	4603      	mov	r3, r0
 8008196:	e7f7      	b.n	8008188 <__any_on+0x26>
 8008198:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800819c:	2900      	cmp	r1, #0
 800819e:	d0f5      	beq.n	800818c <__any_on+0x2a>
 80081a0:	2001      	movs	r0, #1
 80081a2:	e7f6      	b.n	8008192 <__any_on+0x30>

080081a4 <sulp>:
 80081a4:	b570      	push	{r4, r5, r6, lr}
 80081a6:	4604      	mov	r4, r0
 80081a8:	460d      	mov	r5, r1
 80081aa:	ec45 4b10 	vmov	d0, r4, r5
 80081ae:	4616      	mov	r6, r2
 80081b0:	f7ff feba 	bl	8007f28 <__ulp>
 80081b4:	ec51 0b10 	vmov	r0, r1, d0
 80081b8:	b17e      	cbz	r6, 80081da <sulp+0x36>
 80081ba:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80081be:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	dd09      	ble.n	80081da <sulp+0x36>
 80081c6:	051b      	lsls	r3, r3, #20
 80081c8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80081cc:	2400      	movs	r4, #0
 80081ce:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80081d2:	4622      	mov	r2, r4
 80081d4:	462b      	mov	r3, r5
 80081d6:	f7f8 fa37 	bl	8000648 <__aeabi_dmul>
 80081da:	ec41 0b10 	vmov	d0, r0, r1
 80081de:	bd70      	pop	{r4, r5, r6, pc}

080081e0 <_strtod_l>:
 80081e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e4:	b09f      	sub	sp, #124	@ 0x7c
 80081e6:	460c      	mov	r4, r1
 80081e8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80081ea:	2200      	movs	r2, #0
 80081ec:	921a      	str	r2, [sp, #104]	@ 0x68
 80081ee:	9005      	str	r0, [sp, #20]
 80081f0:	f04f 0a00 	mov.w	sl, #0
 80081f4:	f04f 0b00 	mov.w	fp, #0
 80081f8:	460a      	mov	r2, r1
 80081fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80081fc:	7811      	ldrb	r1, [r2, #0]
 80081fe:	292b      	cmp	r1, #43	@ 0x2b
 8008200:	d04a      	beq.n	8008298 <_strtod_l+0xb8>
 8008202:	d838      	bhi.n	8008276 <_strtod_l+0x96>
 8008204:	290d      	cmp	r1, #13
 8008206:	d832      	bhi.n	800826e <_strtod_l+0x8e>
 8008208:	2908      	cmp	r1, #8
 800820a:	d832      	bhi.n	8008272 <_strtod_l+0x92>
 800820c:	2900      	cmp	r1, #0
 800820e:	d03b      	beq.n	8008288 <_strtod_l+0xa8>
 8008210:	2200      	movs	r2, #0
 8008212:	920e      	str	r2, [sp, #56]	@ 0x38
 8008214:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008216:	782a      	ldrb	r2, [r5, #0]
 8008218:	2a30      	cmp	r2, #48	@ 0x30
 800821a:	f040 80b2 	bne.w	8008382 <_strtod_l+0x1a2>
 800821e:	786a      	ldrb	r2, [r5, #1]
 8008220:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008224:	2a58      	cmp	r2, #88	@ 0x58
 8008226:	d16e      	bne.n	8008306 <_strtod_l+0x126>
 8008228:	9302      	str	r3, [sp, #8]
 800822a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800822c:	9301      	str	r3, [sp, #4]
 800822e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008230:	9300      	str	r3, [sp, #0]
 8008232:	4a8f      	ldr	r2, [pc, #572]	@ (8008470 <_strtod_l+0x290>)
 8008234:	9805      	ldr	r0, [sp, #20]
 8008236:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008238:	a919      	add	r1, sp, #100	@ 0x64
 800823a:	f001 f927 	bl	800948c <__gethex>
 800823e:	f010 060f 	ands.w	r6, r0, #15
 8008242:	4604      	mov	r4, r0
 8008244:	d005      	beq.n	8008252 <_strtod_l+0x72>
 8008246:	2e06      	cmp	r6, #6
 8008248:	d128      	bne.n	800829c <_strtod_l+0xbc>
 800824a:	3501      	adds	r5, #1
 800824c:	2300      	movs	r3, #0
 800824e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008250:	930e      	str	r3, [sp, #56]	@ 0x38
 8008252:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008254:	2b00      	cmp	r3, #0
 8008256:	f040 858e 	bne.w	8008d76 <_strtod_l+0xb96>
 800825a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800825c:	b1cb      	cbz	r3, 8008292 <_strtod_l+0xb2>
 800825e:	4652      	mov	r2, sl
 8008260:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008264:	ec43 2b10 	vmov	d0, r2, r3
 8008268:	b01f      	add	sp, #124	@ 0x7c
 800826a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800826e:	2920      	cmp	r1, #32
 8008270:	d1ce      	bne.n	8008210 <_strtod_l+0x30>
 8008272:	3201      	adds	r2, #1
 8008274:	e7c1      	b.n	80081fa <_strtod_l+0x1a>
 8008276:	292d      	cmp	r1, #45	@ 0x2d
 8008278:	d1ca      	bne.n	8008210 <_strtod_l+0x30>
 800827a:	2101      	movs	r1, #1
 800827c:	910e      	str	r1, [sp, #56]	@ 0x38
 800827e:	1c51      	adds	r1, r2, #1
 8008280:	9119      	str	r1, [sp, #100]	@ 0x64
 8008282:	7852      	ldrb	r2, [r2, #1]
 8008284:	2a00      	cmp	r2, #0
 8008286:	d1c5      	bne.n	8008214 <_strtod_l+0x34>
 8008288:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800828a:	9419      	str	r4, [sp, #100]	@ 0x64
 800828c:	2b00      	cmp	r3, #0
 800828e:	f040 8570 	bne.w	8008d72 <_strtod_l+0xb92>
 8008292:	4652      	mov	r2, sl
 8008294:	465b      	mov	r3, fp
 8008296:	e7e5      	b.n	8008264 <_strtod_l+0x84>
 8008298:	2100      	movs	r1, #0
 800829a:	e7ef      	b.n	800827c <_strtod_l+0x9c>
 800829c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800829e:	b13a      	cbz	r2, 80082b0 <_strtod_l+0xd0>
 80082a0:	2135      	movs	r1, #53	@ 0x35
 80082a2:	a81c      	add	r0, sp, #112	@ 0x70
 80082a4:	f7ff ff3a 	bl	800811c <__copybits>
 80082a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082aa:	9805      	ldr	r0, [sp, #20]
 80082ac:	f7ff fb10 	bl	80078d0 <_Bfree>
 80082b0:	3e01      	subs	r6, #1
 80082b2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80082b4:	2e04      	cmp	r6, #4
 80082b6:	d806      	bhi.n	80082c6 <_strtod_l+0xe6>
 80082b8:	e8df f006 	tbb	[pc, r6]
 80082bc:	201d0314 	.word	0x201d0314
 80082c0:	14          	.byte	0x14
 80082c1:	00          	.byte	0x00
 80082c2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80082c6:	05e1      	lsls	r1, r4, #23
 80082c8:	bf48      	it	mi
 80082ca:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80082ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80082d2:	0d1b      	lsrs	r3, r3, #20
 80082d4:	051b      	lsls	r3, r3, #20
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1bb      	bne.n	8008252 <_strtod_l+0x72>
 80082da:	f7fe fb23 	bl	8006924 <__errno>
 80082de:	2322      	movs	r3, #34	@ 0x22
 80082e0:	6003      	str	r3, [r0, #0]
 80082e2:	e7b6      	b.n	8008252 <_strtod_l+0x72>
 80082e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80082e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80082ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80082f0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80082f4:	e7e7      	b.n	80082c6 <_strtod_l+0xe6>
 80082f6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008478 <_strtod_l+0x298>
 80082fa:	e7e4      	b.n	80082c6 <_strtod_l+0xe6>
 80082fc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008300:	f04f 3aff 	mov.w	sl, #4294967295
 8008304:	e7df      	b.n	80082c6 <_strtod_l+0xe6>
 8008306:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008308:	1c5a      	adds	r2, r3, #1
 800830a:	9219      	str	r2, [sp, #100]	@ 0x64
 800830c:	785b      	ldrb	r3, [r3, #1]
 800830e:	2b30      	cmp	r3, #48	@ 0x30
 8008310:	d0f9      	beq.n	8008306 <_strtod_l+0x126>
 8008312:	2b00      	cmp	r3, #0
 8008314:	d09d      	beq.n	8008252 <_strtod_l+0x72>
 8008316:	2301      	movs	r3, #1
 8008318:	2700      	movs	r7, #0
 800831a:	9308      	str	r3, [sp, #32]
 800831c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800831e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008320:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008322:	46b9      	mov	r9, r7
 8008324:	220a      	movs	r2, #10
 8008326:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008328:	7805      	ldrb	r5, [r0, #0]
 800832a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800832e:	b2d9      	uxtb	r1, r3
 8008330:	2909      	cmp	r1, #9
 8008332:	d928      	bls.n	8008386 <_strtod_l+0x1a6>
 8008334:	494f      	ldr	r1, [pc, #316]	@ (8008474 <_strtod_l+0x294>)
 8008336:	2201      	movs	r2, #1
 8008338:	f000 ffd6 	bl	80092e8 <strncmp>
 800833c:	2800      	cmp	r0, #0
 800833e:	d032      	beq.n	80083a6 <_strtod_l+0x1c6>
 8008340:	2000      	movs	r0, #0
 8008342:	462a      	mov	r2, r5
 8008344:	900a      	str	r0, [sp, #40]	@ 0x28
 8008346:	464d      	mov	r5, r9
 8008348:	4603      	mov	r3, r0
 800834a:	2a65      	cmp	r2, #101	@ 0x65
 800834c:	d001      	beq.n	8008352 <_strtod_l+0x172>
 800834e:	2a45      	cmp	r2, #69	@ 0x45
 8008350:	d114      	bne.n	800837c <_strtod_l+0x19c>
 8008352:	b91d      	cbnz	r5, 800835c <_strtod_l+0x17c>
 8008354:	9a08      	ldr	r2, [sp, #32]
 8008356:	4302      	orrs	r2, r0
 8008358:	d096      	beq.n	8008288 <_strtod_l+0xa8>
 800835a:	2500      	movs	r5, #0
 800835c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800835e:	1c62      	adds	r2, r4, #1
 8008360:	9219      	str	r2, [sp, #100]	@ 0x64
 8008362:	7862      	ldrb	r2, [r4, #1]
 8008364:	2a2b      	cmp	r2, #43	@ 0x2b
 8008366:	d07a      	beq.n	800845e <_strtod_l+0x27e>
 8008368:	2a2d      	cmp	r2, #45	@ 0x2d
 800836a:	d07e      	beq.n	800846a <_strtod_l+0x28a>
 800836c:	f04f 0c00 	mov.w	ip, #0
 8008370:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008374:	2909      	cmp	r1, #9
 8008376:	f240 8085 	bls.w	8008484 <_strtod_l+0x2a4>
 800837a:	9419      	str	r4, [sp, #100]	@ 0x64
 800837c:	f04f 0800 	mov.w	r8, #0
 8008380:	e0a5      	b.n	80084ce <_strtod_l+0x2ee>
 8008382:	2300      	movs	r3, #0
 8008384:	e7c8      	b.n	8008318 <_strtod_l+0x138>
 8008386:	f1b9 0f08 	cmp.w	r9, #8
 800838a:	bfd8      	it	le
 800838c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800838e:	f100 0001 	add.w	r0, r0, #1
 8008392:	bfda      	itte	le
 8008394:	fb02 3301 	mlale	r3, r2, r1, r3
 8008398:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800839a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800839e:	f109 0901 	add.w	r9, r9, #1
 80083a2:	9019      	str	r0, [sp, #100]	@ 0x64
 80083a4:	e7bf      	b.n	8008326 <_strtod_l+0x146>
 80083a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083a8:	1c5a      	adds	r2, r3, #1
 80083aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80083ac:	785a      	ldrb	r2, [r3, #1]
 80083ae:	f1b9 0f00 	cmp.w	r9, #0
 80083b2:	d03b      	beq.n	800842c <_strtod_l+0x24c>
 80083b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80083b6:	464d      	mov	r5, r9
 80083b8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80083bc:	2b09      	cmp	r3, #9
 80083be:	d912      	bls.n	80083e6 <_strtod_l+0x206>
 80083c0:	2301      	movs	r3, #1
 80083c2:	e7c2      	b.n	800834a <_strtod_l+0x16a>
 80083c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083c6:	1c5a      	adds	r2, r3, #1
 80083c8:	9219      	str	r2, [sp, #100]	@ 0x64
 80083ca:	785a      	ldrb	r2, [r3, #1]
 80083cc:	3001      	adds	r0, #1
 80083ce:	2a30      	cmp	r2, #48	@ 0x30
 80083d0:	d0f8      	beq.n	80083c4 <_strtod_l+0x1e4>
 80083d2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80083d6:	2b08      	cmp	r3, #8
 80083d8:	f200 84d2 	bhi.w	8008d80 <_strtod_l+0xba0>
 80083dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083de:	900a      	str	r0, [sp, #40]	@ 0x28
 80083e0:	2000      	movs	r0, #0
 80083e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80083e4:	4605      	mov	r5, r0
 80083e6:	3a30      	subs	r2, #48	@ 0x30
 80083e8:	f100 0301 	add.w	r3, r0, #1
 80083ec:	d018      	beq.n	8008420 <_strtod_l+0x240>
 80083ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80083f0:	4419      	add	r1, r3
 80083f2:	910a      	str	r1, [sp, #40]	@ 0x28
 80083f4:	462e      	mov	r6, r5
 80083f6:	f04f 0e0a 	mov.w	lr, #10
 80083fa:	1c71      	adds	r1, r6, #1
 80083fc:	eba1 0c05 	sub.w	ip, r1, r5
 8008400:	4563      	cmp	r3, ip
 8008402:	dc15      	bgt.n	8008430 <_strtod_l+0x250>
 8008404:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008408:	182b      	adds	r3, r5, r0
 800840a:	2b08      	cmp	r3, #8
 800840c:	f105 0501 	add.w	r5, r5, #1
 8008410:	4405      	add	r5, r0
 8008412:	dc1a      	bgt.n	800844a <_strtod_l+0x26a>
 8008414:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008416:	230a      	movs	r3, #10
 8008418:	fb03 2301 	mla	r3, r3, r1, r2
 800841c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800841e:	2300      	movs	r3, #0
 8008420:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008422:	1c51      	adds	r1, r2, #1
 8008424:	9119      	str	r1, [sp, #100]	@ 0x64
 8008426:	7852      	ldrb	r2, [r2, #1]
 8008428:	4618      	mov	r0, r3
 800842a:	e7c5      	b.n	80083b8 <_strtod_l+0x1d8>
 800842c:	4648      	mov	r0, r9
 800842e:	e7ce      	b.n	80083ce <_strtod_l+0x1ee>
 8008430:	2e08      	cmp	r6, #8
 8008432:	dc05      	bgt.n	8008440 <_strtod_l+0x260>
 8008434:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008436:	fb0e f606 	mul.w	r6, lr, r6
 800843a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800843c:	460e      	mov	r6, r1
 800843e:	e7dc      	b.n	80083fa <_strtod_l+0x21a>
 8008440:	2910      	cmp	r1, #16
 8008442:	bfd8      	it	le
 8008444:	fb0e f707 	mulle.w	r7, lr, r7
 8008448:	e7f8      	b.n	800843c <_strtod_l+0x25c>
 800844a:	2b0f      	cmp	r3, #15
 800844c:	bfdc      	itt	le
 800844e:	230a      	movle	r3, #10
 8008450:	fb03 2707 	mlale	r7, r3, r7, r2
 8008454:	e7e3      	b.n	800841e <_strtod_l+0x23e>
 8008456:	2300      	movs	r3, #0
 8008458:	930a      	str	r3, [sp, #40]	@ 0x28
 800845a:	2301      	movs	r3, #1
 800845c:	e77a      	b.n	8008354 <_strtod_l+0x174>
 800845e:	f04f 0c00 	mov.w	ip, #0
 8008462:	1ca2      	adds	r2, r4, #2
 8008464:	9219      	str	r2, [sp, #100]	@ 0x64
 8008466:	78a2      	ldrb	r2, [r4, #2]
 8008468:	e782      	b.n	8008370 <_strtod_l+0x190>
 800846a:	f04f 0c01 	mov.w	ip, #1
 800846e:	e7f8      	b.n	8008462 <_strtod_l+0x282>
 8008470:	0800a4c4 	.word	0x0800a4c4
 8008474:	0800a2f7 	.word	0x0800a2f7
 8008478:	7ff00000 	.word	0x7ff00000
 800847c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800847e:	1c51      	adds	r1, r2, #1
 8008480:	9119      	str	r1, [sp, #100]	@ 0x64
 8008482:	7852      	ldrb	r2, [r2, #1]
 8008484:	2a30      	cmp	r2, #48	@ 0x30
 8008486:	d0f9      	beq.n	800847c <_strtod_l+0x29c>
 8008488:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800848c:	2908      	cmp	r1, #8
 800848e:	f63f af75 	bhi.w	800837c <_strtod_l+0x19c>
 8008492:	3a30      	subs	r2, #48	@ 0x30
 8008494:	9209      	str	r2, [sp, #36]	@ 0x24
 8008496:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008498:	920f      	str	r2, [sp, #60]	@ 0x3c
 800849a:	f04f 080a 	mov.w	r8, #10
 800849e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084a0:	1c56      	adds	r6, r2, #1
 80084a2:	9619      	str	r6, [sp, #100]	@ 0x64
 80084a4:	7852      	ldrb	r2, [r2, #1]
 80084a6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80084aa:	f1be 0f09 	cmp.w	lr, #9
 80084ae:	d939      	bls.n	8008524 <_strtod_l+0x344>
 80084b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80084b2:	1a76      	subs	r6, r6, r1
 80084b4:	2e08      	cmp	r6, #8
 80084b6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80084ba:	dc03      	bgt.n	80084c4 <_strtod_l+0x2e4>
 80084bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80084be:	4588      	cmp	r8, r1
 80084c0:	bfa8      	it	ge
 80084c2:	4688      	movge	r8, r1
 80084c4:	f1bc 0f00 	cmp.w	ip, #0
 80084c8:	d001      	beq.n	80084ce <_strtod_l+0x2ee>
 80084ca:	f1c8 0800 	rsb	r8, r8, #0
 80084ce:	2d00      	cmp	r5, #0
 80084d0:	d14e      	bne.n	8008570 <_strtod_l+0x390>
 80084d2:	9908      	ldr	r1, [sp, #32]
 80084d4:	4308      	orrs	r0, r1
 80084d6:	f47f aebc 	bne.w	8008252 <_strtod_l+0x72>
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f47f aed4 	bne.w	8008288 <_strtod_l+0xa8>
 80084e0:	2a69      	cmp	r2, #105	@ 0x69
 80084e2:	d028      	beq.n	8008536 <_strtod_l+0x356>
 80084e4:	dc25      	bgt.n	8008532 <_strtod_l+0x352>
 80084e6:	2a49      	cmp	r2, #73	@ 0x49
 80084e8:	d025      	beq.n	8008536 <_strtod_l+0x356>
 80084ea:	2a4e      	cmp	r2, #78	@ 0x4e
 80084ec:	f47f aecc 	bne.w	8008288 <_strtod_l+0xa8>
 80084f0:	499a      	ldr	r1, [pc, #616]	@ (800875c <_strtod_l+0x57c>)
 80084f2:	a819      	add	r0, sp, #100	@ 0x64
 80084f4:	f001 f9ec 	bl	80098d0 <__match>
 80084f8:	2800      	cmp	r0, #0
 80084fa:	f43f aec5 	beq.w	8008288 <_strtod_l+0xa8>
 80084fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	2b28      	cmp	r3, #40	@ 0x28
 8008504:	d12e      	bne.n	8008564 <_strtod_l+0x384>
 8008506:	4996      	ldr	r1, [pc, #600]	@ (8008760 <_strtod_l+0x580>)
 8008508:	aa1c      	add	r2, sp, #112	@ 0x70
 800850a:	a819      	add	r0, sp, #100	@ 0x64
 800850c:	f001 f9f4 	bl	80098f8 <__hexnan>
 8008510:	2805      	cmp	r0, #5
 8008512:	d127      	bne.n	8008564 <_strtod_l+0x384>
 8008514:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008516:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800851a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800851e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008522:	e696      	b.n	8008252 <_strtod_l+0x72>
 8008524:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008526:	fb08 2101 	mla	r1, r8, r1, r2
 800852a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800852e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008530:	e7b5      	b.n	800849e <_strtod_l+0x2be>
 8008532:	2a6e      	cmp	r2, #110	@ 0x6e
 8008534:	e7da      	b.n	80084ec <_strtod_l+0x30c>
 8008536:	498b      	ldr	r1, [pc, #556]	@ (8008764 <_strtod_l+0x584>)
 8008538:	a819      	add	r0, sp, #100	@ 0x64
 800853a:	f001 f9c9 	bl	80098d0 <__match>
 800853e:	2800      	cmp	r0, #0
 8008540:	f43f aea2 	beq.w	8008288 <_strtod_l+0xa8>
 8008544:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008546:	4988      	ldr	r1, [pc, #544]	@ (8008768 <_strtod_l+0x588>)
 8008548:	3b01      	subs	r3, #1
 800854a:	a819      	add	r0, sp, #100	@ 0x64
 800854c:	9319      	str	r3, [sp, #100]	@ 0x64
 800854e:	f001 f9bf 	bl	80098d0 <__match>
 8008552:	b910      	cbnz	r0, 800855a <_strtod_l+0x37a>
 8008554:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008556:	3301      	adds	r3, #1
 8008558:	9319      	str	r3, [sp, #100]	@ 0x64
 800855a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008778 <_strtod_l+0x598>
 800855e:	f04f 0a00 	mov.w	sl, #0
 8008562:	e676      	b.n	8008252 <_strtod_l+0x72>
 8008564:	4881      	ldr	r0, [pc, #516]	@ (800876c <_strtod_l+0x58c>)
 8008566:	f000 feef 	bl	8009348 <nan>
 800856a:	ec5b ab10 	vmov	sl, fp, d0
 800856e:	e670      	b.n	8008252 <_strtod_l+0x72>
 8008570:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008572:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008574:	eba8 0303 	sub.w	r3, r8, r3
 8008578:	f1b9 0f00 	cmp.w	r9, #0
 800857c:	bf08      	it	eq
 800857e:	46a9      	moveq	r9, r5
 8008580:	2d10      	cmp	r5, #16
 8008582:	9309      	str	r3, [sp, #36]	@ 0x24
 8008584:	462c      	mov	r4, r5
 8008586:	bfa8      	it	ge
 8008588:	2410      	movge	r4, #16
 800858a:	f7f7 ffe3 	bl	8000554 <__aeabi_ui2d>
 800858e:	2d09      	cmp	r5, #9
 8008590:	4682      	mov	sl, r0
 8008592:	468b      	mov	fp, r1
 8008594:	dc13      	bgt.n	80085be <_strtod_l+0x3de>
 8008596:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008598:	2b00      	cmp	r3, #0
 800859a:	f43f ae5a 	beq.w	8008252 <_strtod_l+0x72>
 800859e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a0:	dd78      	ble.n	8008694 <_strtod_l+0x4b4>
 80085a2:	2b16      	cmp	r3, #22
 80085a4:	dc5f      	bgt.n	8008666 <_strtod_l+0x486>
 80085a6:	4972      	ldr	r1, [pc, #456]	@ (8008770 <_strtod_l+0x590>)
 80085a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80085ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085b0:	4652      	mov	r2, sl
 80085b2:	465b      	mov	r3, fp
 80085b4:	f7f8 f848 	bl	8000648 <__aeabi_dmul>
 80085b8:	4682      	mov	sl, r0
 80085ba:	468b      	mov	fp, r1
 80085bc:	e649      	b.n	8008252 <_strtod_l+0x72>
 80085be:	4b6c      	ldr	r3, [pc, #432]	@ (8008770 <_strtod_l+0x590>)
 80085c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085c4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80085c8:	f7f8 f83e 	bl	8000648 <__aeabi_dmul>
 80085cc:	4682      	mov	sl, r0
 80085ce:	4638      	mov	r0, r7
 80085d0:	468b      	mov	fp, r1
 80085d2:	f7f7 ffbf 	bl	8000554 <__aeabi_ui2d>
 80085d6:	4602      	mov	r2, r0
 80085d8:	460b      	mov	r3, r1
 80085da:	4650      	mov	r0, sl
 80085dc:	4659      	mov	r1, fp
 80085de:	f7f7 fe7d 	bl	80002dc <__adddf3>
 80085e2:	2d0f      	cmp	r5, #15
 80085e4:	4682      	mov	sl, r0
 80085e6:	468b      	mov	fp, r1
 80085e8:	ddd5      	ble.n	8008596 <_strtod_l+0x3b6>
 80085ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ec:	1b2c      	subs	r4, r5, r4
 80085ee:	441c      	add	r4, r3
 80085f0:	2c00      	cmp	r4, #0
 80085f2:	f340 8093 	ble.w	800871c <_strtod_l+0x53c>
 80085f6:	f014 030f 	ands.w	r3, r4, #15
 80085fa:	d00a      	beq.n	8008612 <_strtod_l+0x432>
 80085fc:	495c      	ldr	r1, [pc, #368]	@ (8008770 <_strtod_l+0x590>)
 80085fe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008602:	4652      	mov	r2, sl
 8008604:	465b      	mov	r3, fp
 8008606:	e9d1 0100 	ldrd	r0, r1, [r1]
 800860a:	f7f8 f81d 	bl	8000648 <__aeabi_dmul>
 800860e:	4682      	mov	sl, r0
 8008610:	468b      	mov	fp, r1
 8008612:	f034 040f 	bics.w	r4, r4, #15
 8008616:	d073      	beq.n	8008700 <_strtod_l+0x520>
 8008618:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800861c:	dd49      	ble.n	80086b2 <_strtod_l+0x4d2>
 800861e:	2400      	movs	r4, #0
 8008620:	46a0      	mov	r8, r4
 8008622:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008624:	46a1      	mov	r9, r4
 8008626:	9a05      	ldr	r2, [sp, #20]
 8008628:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008778 <_strtod_l+0x598>
 800862c:	2322      	movs	r3, #34	@ 0x22
 800862e:	6013      	str	r3, [r2, #0]
 8008630:	f04f 0a00 	mov.w	sl, #0
 8008634:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008636:	2b00      	cmp	r3, #0
 8008638:	f43f ae0b 	beq.w	8008252 <_strtod_l+0x72>
 800863c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800863e:	9805      	ldr	r0, [sp, #20]
 8008640:	f7ff f946 	bl	80078d0 <_Bfree>
 8008644:	9805      	ldr	r0, [sp, #20]
 8008646:	4649      	mov	r1, r9
 8008648:	f7ff f942 	bl	80078d0 <_Bfree>
 800864c:	9805      	ldr	r0, [sp, #20]
 800864e:	4641      	mov	r1, r8
 8008650:	f7ff f93e 	bl	80078d0 <_Bfree>
 8008654:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008656:	9805      	ldr	r0, [sp, #20]
 8008658:	f7ff f93a 	bl	80078d0 <_Bfree>
 800865c:	9805      	ldr	r0, [sp, #20]
 800865e:	4621      	mov	r1, r4
 8008660:	f7ff f936 	bl	80078d0 <_Bfree>
 8008664:	e5f5      	b.n	8008252 <_strtod_l+0x72>
 8008666:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008668:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800866c:	4293      	cmp	r3, r2
 800866e:	dbbc      	blt.n	80085ea <_strtod_l+0x40a>
 8008670:	4c3f      	ldr	r4, [pc, #252]	@ (8008770 <_strtod_l+0x590>)
 8008672:	f1c5 050f 	rsb	r5, r5, #15
 8008676:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800867a:	4652      	mov	r2, sl
 800867c:	465b      	mov	r3, fp
 800867e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008682:	f7f7 ffe1 	bl	8000648 <__aeabi_dmul>
 8008686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008688:	1b5d      	subs	r5, r3, r5
 800868a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800868e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008692:	e78f      	b.n	80085b4 <_strtod_l+0x3d4>
 8008694:	3316      	adds	r3, #22
 8008696:	dba8      	blt.n	80085ea <_strtod_l+0x40a>
 8008698:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800869a:	eba3 0808 	sub.w	r8, r3, r8
 800869e:	4b34      	ldr	r3, [pc, #208]	@ (8008770 <_strtod_l+0x590>)
 80086a0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80086a4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80086a8:	4650      	mov	r0, sl
 80086aa:	4659      	mov	r1, fp
 80086ac:	f7f8 f8f6 	bl	800089c <__aeabi_ddiv>
 80086b0:	e782      	b.n	80085b8 <_strtod_l+0x3d8>
 80086b2:	2300      	movs	r3, #0
 80086b4:	4f2f      	ldr	r7, [pc, #188]	@ (8008774 <_strtod_l+0x594>)
 80086b6:	1124      	asrs	r4, r4, #4
 80086b8:	4650      	mov	r0, sl
 80086ba:	4659      	mov	r1, fp
 80086bc:	461e      	mov	r6, r3
 80086be:	2c01      	cmp	r4, #1
 80086c0:	dc21      	bgt.n	8008706 <_strtod_l+0x526>
 80086c2:	b10b      	cbz	r3, 80086c8 <_strtod_l+0x4e8>
 80086c4:	4682      	mov	sl, r0
 80086c6:	468b      	mov	fp, r1
 80086c8:	492a      	ldr	r1, [pc, #168]	@ (8008774 <_strtod_l+0x594>)
 80086ca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80086ce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80086d2:	4652      	mov	r2, sl
 80086d4:	465b      	mov	r3, fp
 80086d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086da:	f7f7 ffb5 	bl	8000648 <__aeabi_dmul>
 80086de:	4b26      	ldr	r3, [pc, #152]	@ (8008778 <_strtod_l+0x598>)
 80086e0:	460a      	mov	r2, r1
 80086e2:	400b      	ands	r3, r1
 80086e4:	4925      	ldr	r1, [pc, #148]	@ (800877c <_strtod_l+0x59c>)
 80086e6:	428b      	cmp	r3, r1
 80086e8:	4682      	mov	sl, r0
 80086ea:	d898      	bhi.n	800861e <_strtod_l+0x43e>
 80086ec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80086f0:	428b      	cmp	r3, r1
 80086f2:	bf86      	itte	hi
 80086f4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008780 <_strtod_l+0x5a0>
 80086f8:	f04f 3aff 	movhi.w	sl, #4294967295
 80086fc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008700:	2300      	movs	r3, #0
 8008702:	9308      	str	r3, [sp, #32]
 8008704:	e076      	b.n	80087f4 <_strtod_l+0x614>
 8008706:	07e2      	lsls	r2, r4, #31
 8008708:	d504      	bpl.n	8008714 <_strtod_l+0x534>
 800870a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800870e:	f7f7 ff9b 	bl	8000648 <__aeabi_dmul>
 8008712:	2301      	movs	r3, #1
 8008714:	3601      	adds	r6, #1
 8008716:	1064      	asrs	r4, r4, #1
 8008718:	3708      	adds	r7, #8
 800871a:	e7d0      	b.n	80086be <_strtod_l+0x4de>
 800871c:	d0f0      	beq.n	8008700 <_strtod_l+0x520>
 800871e:	4264      	negs	r4, r4
 8008720:	f014 020f 	ands.w	r2, r4, #15
 8008724:	d00a      	beq.n	800873c <_strtod_l+0x55c>
 8008726:	4b12      	ldr	r3, [pc, #72]	@ (8008770 <_strtod_l+0x590>)
 8008728:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800872c:	4650      	mov	r0, sl
 800872e:	4659      	mov	r1, fp
 8008730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008734:	f7f8 f8b2 	bl	800089c <__aeabi_ddiv>
 8008738:	4682      	mov	sl, r0
 800873a:	468b      	mov	fp, r1
 800873c:	1124      	asrs	r4, r4, #4
 800873e:	d0df      	beq.n	8008700 <_strtod_l+0x520>
 8008740:	2c1f      	cmp	r4, #31
 8008742:	dd1f      	ble.n	8008784 <_strtod_l+0x5a4>
 8008744:	2400      	movs	r4, #0
 8008746:	46a0      	mov	r8, r4
 8008748:	940b      	str	r4, [sp, #44]	@ 0x2c
 800874a:	46a1      	mov	r9, r4
 800874c:	9a05      	ldr	r2, [sp, #20]
 800874e:	2322      	movs	r3, #34	@ 0x22
 8008750:	f04f 0a00 	mov.w	sl, #0
 8008754:	f04f 0b00 	mov.w	fp, #0
 8008758:	6013      	str	r3, [r2, #0]
 800875a:	e76b      	b.n	8008634 <_strtod_l+0x454>
 800875c:	0800a1e5 	.word	0x0800a1e5
 8008760:	0800a4b0 	.word	0x0800a4b0
 8008764:	0800a1dd 	.word	0x0800a1dd
 8008768:	0800a214 	.word	0x0800a214
 800876c:	0800a34d 	.word	0x0800a34d
 8008770:	0800a3e8 	.word	0x0800a3e8
 8008774:	0800a3c0 	.word	0x0800a3c0
 8008778:	7ff00000 	.word	0x7ff00000
 800877c:	7ca00000 	.word	0x7ca00000
 8008780:	7fefffff 	.word	0x7fefffff
 8008784:	f014 0310 	ands.w	r3, r4, #16
 8008788:	bf18      	it	ne
 800878a:	236a      	movne	r3, #106	@ 0x6a
 800878c:	4ea9      	ldr	r6, [pc, #676]	@ (8008a34 <_strtod_l+0x854>)
 800878e:	9308      	str	r3, [sp, #32]
 8008790:	4650      	mov	r0, sl
 8008792:	4659      	mov	r1, fp
 8008794:	2300      	movs	r3, #0
 8008796:	07e7      	lsls	r7, r4, #31
 8008798:	d504      	bpl.n	80087a4 <_strtod_l+0x5c4>
 800879a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800879e:	f7f7 ff53 	bl	8000648 <__aeabi_dmul>
 80087a2:	2301      	movs	r3, #1
 80087a4:	1064      	asrs	r4, r4, #1
 80087a6:	f106 0608 	add.w	r6, r6, #8
 80087aa:	d1f4      	bne.n	8008796 <_strtod_l+0x5b6>
 80087ac:	b10b      	cbz	r3, 80087b2 <_strtod_l+0x5d2>
 80087ae:	4682      	mov	sl, r0
 80087b0:	468b      	mov	fp, r1
 80087b2:	9b08      	ldr	r3, [sp, #32]
 80087b4:	b1b3      	cbz	r3, 80087e4 <_strtod_l+0x604>
 80087b6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80087ba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80087be:	2b00      	cmp	r3, #0
 80087c0:	4659      	mov	r1, fp
 80087c2:	dd0f      	ble.n	80087e4 <_strtod_l+0x604>
 80087c4:	2b1f      	cmp	r3, #31
 80087c6:	dd56      	ble.n	8008876 <_strtod_l+0x696>
 80087c8:	2b34      	cmp	r3, #52	@ 0x34
 80087ca:	bfde      	ittt	le
 80087cc:	f04f 33ff 	movle.w	r3, #4294967295
 80087d0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80087d4:	4093      	lslle	r3, r2
 80087d6:	f04f 0a00 	mov.w	sl, #0
 80087da:	bfcc      	ite	gt
 80087dc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80087e0:	ea03 0b01 	andle.w	fp, r3, r1
 80087e4:	2200      	movs	r2, #0
 80087e6:	2300      	movs	r3, #0
 80087e8:	4650      	mov	r0, sl
 80087ea:	4659      	mov	r1, fp
 80087ec:	f7f8 f994 	bl	8000b18 <__aeabi_dcmpeq>
 80087f0:	2800      	cmp	r0, #0
 80087f2:	d1a7      	bne.n	8008744 <_strtod_l+0x564>
 80087f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80087fa:	9805      	ldr	r0, [sp, #20]
 80087fc:	462b      	mov	r3, r5
 80087fe:	464a      	mov	r2, r9
 8008800:	f7ff f8ce 	bl	80079a0 <__s2b>
 8008804:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008806:	2800      	cmp	r0, #0
 8008808:	f43f af09 	beq.w	800861e <_strtod_l+0x43e>
 800880c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800880e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008810:	2a00      	cmp	r2, #0
 8008812:	eba3 0308 	sub.w	r3, r3, r8
 8008816:	bfa8      	it	ge
 8008818:	2300      	movge	r3, #0
 800881a:	9312      	str	r3, [sp, #72]	@ 0x48
 800881c:	2400      	movs	r4, #0
 800881e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008822:	9316      	str	r3, [sp, #88]	@ 0x58
 8008824:	46a0      	mov	r8, r4
 8008826:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008828:	9805      	ldr	r0, [sp, #20]
 800882a:	6859      	ldr	r1, [r3, #4]
 800882c:	f7ff f810 	bl	8007850 <_Balloc>
 8008830:	4681      	mov	r9, r0
 8008832:	2800      	cmp	r0, #0
 8008834:	f43f aef7 	beq.w	8008626 <_strtod_l+0x446>
 8008838:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800883a:	691a      	ldr	r2, [r3, #16]
 800883c:	3202      	adds	r2, #2
 800883e:	f103 010c 	add.w	r1, r3, #12
 8008842:	0092      	lsls	r2, r2, #2
 8008844:	300c      	adds	r0, #12
 8008846:	f000 fd71 	bl	800932c <memcpy>
 800884a:	ec4b ab10 	vmov	d0, sl, fp
 800884e:	9805      	ldr	r0, [sp, #20]
 8008850:	aa1c      	add	r2, sp, #112	@ 0x70
 8008852:	a91b      	add	r1, sp, #108	@ 0x6c
 8008854:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008858:	f7ff fbd6 	bl	8008008 <__d2b>
 800885c:	901a      	str	r0, [sp, #104]	@ 0x68
 800885e:	2800      	cmp	r0, #0
 8008860:	f43f aee1 	beq.w	8008626 <_strtod_l+0x446>
 8008864:	9805      	ldr	r0, [sp, #20]
 8008866:	2101      	movs	r1, #1
 8008868:	f7ff f930 	bl	8007acc <__i2b>
 800886c:	4680      	mov	r8, r0
 800886e:	b948      	cbnz	r0, 8008884 <_strtod_l+0x6a4>
 8008870:	f04f 0800 	mov.w	r8, #0
 8008874:	e6d7      	b.n	8008626 <_strtod_l+0x446>
 8008876:	f04f 32ff 	mov.w	r2, #4294967295
 800887a:	fa02 f303 	lsl.w	r3, r2, r3
 800887e:	ea03 0a0a 	and.w	sl, r3, sl
 8008882:	e7af      	b.n	80087e4 <_strtod_l+0x604>
 8008884:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008886:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008888:	2d00      	cmp	r5, #0
 800888a:	bfab      	itete	ge
 800888c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800888e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008890:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008892:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008894:	bfac      	ite	ge
 8008896:	18ef      	addge	r7, r5, r3
 8008898:	1b5e      	sublt	r6, r3, r5
 800889a:	9b08      	ldr	r3, [sp, #32]
 800889c:	1aed      	subs	r5, r5, r3
 800889e:	4415      	add	r5, r2
 80088a0:	4b65      	ldr	r3, [pc, #404]	@ (8008a38 <_strtod_l+0x858>)
 80088a2:	3d01      	subs	r5, #1
 80088a4:	429d      	cmp	r5, r3
 80088a6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80088aa:	da50      	bge.n	800894e <_strtod_l+0x76e>
 80088ac:	1b5b      	subs	r3, r3, r5
 80088ae:	2b1f      	cmp	r3, #31
 80088b0:	eba2 0203 	sub.w	r2, r2, r3
 80088b4:	f04f 0101 	mov.w	r1, #1
 80088b8:	dc3d      	bgt.n	8008936 <_strtod_l+0x756>
 80088ba:	fa01 f303 	lsl.w	r3, r1, r3
 80088be:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088c0:	2300      	movs	r3, #0
 80088c2:	9310      	str	r3, [sp, #64]	@ 0x40
 80088c4:	18bd      	adds	r5, r7, r2
 80088c6:	9b08      	ldr	r3, [sp, #32]
 80088c8:	42af      	cmp	r7, r5
 80088ca:	4416      	add	r6, r2
 80088cc:	441e      	add	r6, r3
 80088ce:	463b      	mov	r3, r7
 80088d0:	bfa8      	it	ge
 80088d2:	462b      	movge	r3, r5
 80088d4:	42b3      	cmp	r3, r6
 80088d6:	bfa8      	it	ge
 80088d8:	4633      	movge	r3, r6
 80088da:	2b00      	cmp	r3, #0
 80088dc:	bfc2      	ittt	gt
 80088de:	1aed      	subgt	r5, r5, r3
 80088e0:	1af6      	subgt	r6, r6, r3
 80088e2:	1aff      	subgt	r7, r7, r3
 80088e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	dd16      	ble.n	8008918 <_strtod_l+0x738>
 80088ea:	4641      	mov	r1, r8
 80088ec:	9805      	ldr	r0, [sp, #20]
 80088ee:	461a      	mov	r2, r3
 80088f0:	f7ff f9a4 	bl	8007c3c <__pow5mult>
 80088f4:	4680      	mov	r8, r0
 80088f6:	2800      	cmp	r0, #0
 80088f8:	d0ba      	beq.n	8008870 <_strtod_l+0x690>
 80088fa:	4601      	mov	r1, r0
 80088fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80088fe:	9805      	ldr	r0, [sp, #20]
 8008900:	f7ff f8fa 	bl	8007af8 <__multiply>
 8008904:	900a      	str	r0, [sp, #40]	@ 0x28
 8008906:	2800      	cmp	r0, #0
 8008908:	f43f ae8d 	beq.w	8008626 <_strtod_l+0x446>
 800890c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800890e:	9805      	ldr	r0, [sp, #20]
 8008910:	f7fe ffde 	bl	80078d0 <_Bfree>
 8008914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008916:	931a      	str	r3, [sp, #104]	@ 0x68
 8008918:	2d00      	cmp	r5, #0
 800891a:	dc1d      	bgt.n	8008958 <_strtod_l+0x778>
 800891c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800891e:	2b00      	cmp	r3, #0
 8008920:	dd23      	ble.n	800896a <_strtod_l+0x78a>
 8008922:	4649      	mov	r1, r9
 8008924:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008926:	9805      	ldr	r0, [sp, #20]
 8008928:	f7ff f988 	bl	8007c3c <__pow5mult>
 800892c:	4681      	mov	r9, r0
 800892e:	b9e0      	cbnz	r0, 800896a <_strtod_l+0x78a>
 8008930:	f04f 0900 	mov.w	r9, #0
 8008934:	e677      	b.n	8008626 <_strtod_l+0x446>
 8008936:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800893a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800893e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008942:	35e2      	adds	r5, #226	@ 0xe2
 8008944:	fa01 f305 	lsl.w	r3, r1, r5
 8008948:	9310      	str	r3, [sp, #64]	@ 0x40
 800894a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800894c:	e7ba      	b.n	80088c4 <_strtod_l+0x6e4>
 800894e:	2300      	movs	r3, #0
 8008950:	9310      	str	r3, [sp, #64]	@ 0x40
 8008952:	2301      	movs	r3, #1
 8008954:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008956:	e7b5      	b.n	80088c4 <_strtod_l+0x6e4>
 8008958:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800895a:	9805      	ldr	r0, [sp, #20]
 800895c:	462a      	mov	r2, r5
 800895e:	f7ff f9c7 	bl	8007cf0 <__lshift>
 8008962:	901a      	str	r0, [sp, #104]	@ 0x68
 8008964:	2800      	cmp	r0, #0
 8008966:	d1d9      	bne.n	800891c <_strtod_l+0x73c>
 8008968:	e65d      	b.n	8008626 <_strtod_l+0x446>
 800896a:	2e00      	cmp	r6, #0
 800896c:	dd07      	ble.n	800897e <_strtod_l+0x79e>
 800896e:	4649      	mov	r1, r9
 8008970:	9805      	ldr	r0, [sp, #20]
 8008972:	4632      	mov	r2, r6
 8008974:	f7ff f9bc 	bl	8007cf0 <__lshift>
 8008978:	4681      	mov	r9, r0
 800897a:	2800      	cmp	r0, #0
 800897c:	d0d8      	beq.n	8008930 <_strtod_l+0x750>
 800897e:	2f00      	cmp	r7, #0
 8008980:	dd08      	ble.n	8008994 <_strtod_l+0x7b4>
 8008982:	4641      	mov	r1, r8
 8008984:	9805      	ldr	r0, [sp, #20]
 8008986:	463a      	mov	r2, r7
 8008988:	f7ff f9b2 	bl	8007cf0 <__lshift>
 800898c:	4680      	mov	r8, r0
 800898e:	2800      	cmp	r0, #0
 8008990:	f43f ae49 	beq.w	8008626 <_strtod_l+0x446>
 8008994:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008996:	9805      	ldr	r0, [sp, #20]
 8008998:	464a      	mov	r2, r9
 800899a:	f7ff fa31 	bl	8007e00 <__mdiff>
 800899e:	4604      	mov	r4, r0
 80089a0:	2800      	cmp	r0, #0
 80089a2:	f43f ae40 	beq.w	8008626 <_strtod_l+0x446>
 80089a6:	68c3      	ldr	r3, [r0, #12]
 80089a8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80089aa:	2300      	movs	r3, #0
 80089ac:	60c3      	str	r3, [r0, #12]
 80089ae:	4641      	mov	r1, r8
 80089b0:	f7ff fa0a 	bl	8007dc8 <__mcmp>
 80089b4:	2800      	cmp	r0, #0
 80089b6:	da45      	bge.n	8008a44 <_strtod_l+0x864>
 80089b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089ba:	ea53 030a 	orrs.w	r3, r3, sl
 80089be:	d16b      	bne.n	8008a98 <_strtod_l+0x8b8>
 80089c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d167      	bne.n	8008a98 <_strtod_l+0x8b8>
 80089c8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089cc:	0d1b      	lsrs	r3, r3, #20
 80089ce:	051b      	lsls	r3, r3, #20
 80089d0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80089d4:	d960      	bls.n	8008a98 <_strtod_l+0x8b8>
 80089d6:	6963      	ldr	r3, [r4, #20]
 80089d8:	b913      	cbnz	r3, 80089e0 <_strtod_l+0x800>
 80089da:	6923      	ldr	r3, [r4, #16]
 80089dc:	2b01      	cmp	r3, #1
 80089de:	dd5b      	ble.n	8008a98 <_strtod_l+0x8b8>
 80089e0:	4621      	mov	r1, r4
 80089e2:	2201      	movs	r2, #1
 80089e4:	9805      	ldr	r0, [sp, #20]
 80089e6:	f7ff f983 	bl	8007cf0 <__lshift>
 80089ea:	4641      	mov	r1, r8
 80089ec:	4604      	mov	r4, r0
 80089ee:	f7ff f9eb 	bl	8007dc8 <__mcmp>
 80089f2:	2800      	cmp	r0, #0
 80089f4:	dd50      	ble.n	8008a98 <_strtod_l+0x8b8>
 80089f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089fa:	9a08      	ldr	r2, [sp, #32]
 80089fc:	0d1b      	lsrs	r3, r3, #20
 80089fe:	051b      	lsls	r3, r3, #20
 8008a00:	2a00      	cmp	r2, #0
 8008a02:	d06a      	beq.n	8008ada <_strtod_l+0x8fa>
 8008a04:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008a08:	d867      	bhi.n	8008ada <_strtod_l+0x8fa>
 8008a0a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008a0e:	f67f ae9d 	bls.w	800874c <_strtod_l+0x56c>
 8008a12:	4b0a      	ldr	r3, [pc, #40]	@ (8008a3c <_strtod_l+0x85c>)
 8008a14:	4650      	mov	r0, sl
 8008a16:	4659      	mov	r1, fp
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f7f7 fe15 	bl	8000648 <__aeabi_dmul>
 8008a1e:	4b08      	ldr	r3, [pc, #32]	@ (8008a40 <_strtod_l+0x860>)
 8008a20:	400b      	ands	r3, r1
 8008a22:	4682      	mov	sl, r0
 8008a24:	468b      	mov	fp, r1
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f47f ae08 	bne.w	800863c <_strtod_l+0x45c>
 8008a2c:	9a05      	ldr	r2, [sp, #20]
 8008a2e:	2322      	movs	r3, #34	@ 0x22
 8008a30:	6013      	str	r3, [r2, #0]
 8008a32:	e603      	b.n	800863c <_strtod_l+0x45c>
 8008a34:	0800a4d8 	.word	0x0800a4d8
 8008a38:	fffffc02 	.word	0xfffffc02
 8008a3c:	39500000 	.word	0x39500000
 8008a40:	7ff00000 	.word	0x7ff00000
 8008a44:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008a48:	d165      	bne.n	8008b16 <_strtod_l+0x936>
 8008a4a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008a4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a50:	b35a      	cbz	r2, 8008aaa <_strtod_l+0x8ca>
 8008a52:	4a9f      	ldr	r2, [pc, #636]	@ (8008cd0 <_strtod_l+0xaf0>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d12b      	bne.n	8008ab0 <_strtod_l+0x8d0>
 8008a58:	9b08      	ldr	r3, [sp, #32]
 8008a5a:	4651      	mov	r1, sl
 8008a5c:	b303      	cbz	r3, 8008aa0 <_strtod_l+0x8c0>
 8008a5e:	4b9d      	ldr	r3, [pc, #628]	@ (8008cd4 <_strtod_l+0xaf4>)
 8008a60:	465a      	mov	r2, fp
 8008a62:	4013      	ands	r3, r2
 8008a64:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008a68:	f04f 32ff 	mov.w	r2, #4294967295
 8008a6c:	d81b      	bhi.n	8008aa6 <_strtod_l+0x8c6>
 8008a6e:	0d1b      	lsrs	r3, r3, #20
 8008a70:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a74:	fa02 f303 	lsl.w	r3, r2, r3
 8008a78:	4299      	cmp	r1, r3
 8008a7a:	d119      	bne.n	8008ab0 <_strtod_l+0x8d0>
 8008a7c:	4b96      	ldr	r3, [pc, #600]	@ (8008cd8 <_strtod_l+0xaf8>)
 8008a7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d102      	bne.n	8008a8a <_strtod_l+0x8aa>
 8008a84:	3101      	adds	r1, #1
 8008a86:	f43f adce 	beq.w	8008626 <_strtod_l+0x446>
 8008a8a:	4b92      	ldr	r3, [pc, #584]	@ (8008cd4 <_strtod_l+0xaf4>)
 8008a8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a8e:	401a      	ands	r2, r3
 8008a90:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008a94:	f04f 0a00 	mov.w	sl, #0
 8008a98:	9b08      	ldr	r3, [sp, #32]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1b9      	bne.n	8008a12 <_strtod_l+0x832>
 8008a9e:	e5cd      	b.n	800863c <_strtod_l+0x45c>
 8008aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8008aa4:	e7e8      	b.n	8008a78 <_strtod_l+0x898>
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	e7e6      	b.n	8008a78 <_strtod_l+0x898>
 8008aaa:	ea53 030a 	orrs.w	r3, r3, sl
 8008aae:	d0a2      	beq.n	80089f6 <_strtod_l+0x816>
 8008ab0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008ab2:	b1db      	cbz	r3, 8008aec <_strtod_l+0x90c>
 8008ab4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008ab6:	4213      	tst	r3, r2
 8008ab8:	d0ee      	beq.n	8008a98 <_strtod_l+0x8b8>
 8008aba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008abc:	9a08      	ldr	r2, [sp, #32]
 8008abe:	4650      	mov	r0, sl
 8008ac0:	4659      	mov	r1, fp
 8008ac2:	b1bb      	cbz	r3, 8008af4 <_strtod_l+0x914>
 8008ac4:	f7ff fb6e 	bl	80081a4 <sulp>
 8008ac8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008acc:	ec53 2b10 	vmov	r2, r3, d0
 8008ad0:	f7f7 fc04 	bl	80002dc <__adddf3>
 8008ad4:	4682      	mov	sl, r0
 8008ad6:	468b      	mov	fp, r1
 8008ad8:	e7de      	b.n	8008a98 <_strtod_l+0x8b8>
 8008ada:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008ade:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008ae2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008ae6:	f04f 3aff 	mov.w	sl, #4294967295
 8008aea:	e7d5      	b.n	8008a98 <_strtod_l+0x8b8>
 8008aec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008aee:	ea13 0f0a 	tst.w	r3, sl
 8008af2:	e7e1      	b.n	8008ab8 <_strtod_l+0x8d8>
 8008af4:	f7ff fb56 	bl	80081a4 <sulp>
 8008af8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008afc:	ec53 2b10 	vmov	r2, r3, d0
 8008b00:	f7f7 fbea 	bl	80002d8 <__aeabi_dsub>
 8008b04:	2200      	movs	r2, #0
 8008b06:	2300      	movs	r3, #0
 8008b08:	4682      	mov	sl, r0
 8008b0a:	468b      	mov	fp, r1
 8008b0c:	f7f8 f804 	bl	8000b18 <__aeabi_dcmpeq>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	d0c1      	beq.n	8008a98 <_strtod_l+0x8b8>
 8008b14:	e61a      	b.n	800874c <_strtod_l+0x56c>
 8008b16:	4641      	mov	r1, r8
 8008b18:	4620      	mov	r0, r4
 8008b1a:	f7ff facd 	bl	80080b8 <__ratio>
 8008b1e:	ec57 6b10 	vmov	r6, r7, d0
 8008b22:	2200      	movs	r2, #0
 8008b24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008b28:	4630      	mov	r0, r6
 8008b2a:	4639      	mov	r1, r7
 8008b2c:	f7f8 f808 	bl	8000b40 <__aeabi_dcmple>
 8008b30:	2800      	cmp	r0, #0
 8008b32:	d06f      	beq.n	8008c14 <_strtod_l+0xa34>
 8008b34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d17a      	bne.n	8008c30 <_strtod_l+0xa50>
 8008b3a:	f1ba 0f00 	cmp.w	sl, #0
 8008b3e:	d158      	bne.n	8008bf2 <_strtod_l+0xa12>
 8008b40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d15a      	bne.n	8008c00 <_strtod_l+0xa20>
 8008b4a:	4b64      	ldr	r3, [pc, #400]	@ (8008cdc <_strtod_l+0xafc>)
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	4630      	mov	r0, r6
 8008b50:	4639      	mov	r1, r7
 8008b52:	f7f7 ffeb 	bl	8000b2c <__aeabi_dcmplt>
 8008b56:	2800      	cmp	r0, #0
 8008b58:	d159      	bne.n	8008c0e <_strtod_l+0xa2e>
 8008b5a:	4630      	mov	r0, r6
 8008b5c:	4639      	mov	r1, r7
 8008b5e:	4b60      	ldr	r3, [pc, #384]	@ (8008ce0 <_strtod_l+0xb00>)
 8008b60:	2200      	movs	r2, #0
 8008b62:	f7f7 fd71 	bl	8000648 <__aeabi_dmul>
 8008b66:	4606      	mov	r6, r0
 8008b68:	460f      	mov	r7, r1
 8008b6a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008b6e:	9606      	str	r6, [sp, #24]
 8008b70:	9307      	str	r3, [sp, #28]
 8008b72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b76:	4d57      	ldr	r5, [pc, #348]	@ (8008cd4 <_strtod_l+0xaf4>)
 8008b78:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008b7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b7e:	401d      	ands	r5, r3
 8008b80:	4b58      	ldr	r3, [pc, #352]	@ (8008ce4 <_strtod_l+0xb04>)
 8008b82:	429d      	cmp	r5, r3
 8008b84:	f040 80b2 	bne.w	8008cec <_strtod_l+0xb0c>
 8008b88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b8a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008b8e:	ec4b ab10 	vmov	d0, sl, fp
 8008b92:	f7ff f9c9 	bl	8007f28 <__ulp>
 8008b96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b9a:	ec51 0b10 	vmov	r0, r1, d0
 8008b9e:	f7f7 fd53 	bl	8000648 <__aeabi_dmul>
 8008ba2:	4652      	mov	r2, sl
 8008ba4:	465b      	mov	r3, fp
 8008ba6:	f7f7 fb99 	bl	80002dc <__adddf3>
 8008baa:	460b      	mov	r3, r1
 8008bac:	4949      	ldr	r1, [pc, #292]	@ (8008cd4 <_strtod_l+0xaf4>)
 8008bae:	4a4e      	ldr	r2, [pc, #312]	@ (8008ce8 <_strtod_l+0xb08>)
 8008bb0:	4019      	ands	r1, r3
 8008bb2:	4291      	cmp	r1, r2
 8008bb4:	4682      	mov	sl, r0
 8008bb6:	d942      	bls.n	8008c3e <_strtod_l+0xa5e>
 8008bb8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008bba:	4b47      	ldr	r3, [pc, #284]	@ (8008cd8 <_strtod_l+0xaf8>)
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d103      	bne.n	8008bc8 <_strtod_l+0x9e8>
 8008bc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	f43f ad2f 	beq.w	8008626 <_strtod_l+0x446>
 8008bc8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008cd8 <_strtod_l+0xaf8>
 8008bcc:	f04f 3aff 	mov.w	sl, #4294967295
 8008bd0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008bd2:	9805      	ldr	r0, [sp, #20]
 8008bd4:	f7fe fe7c 	bl	80078d0 <_Bfree>
 8008bd8:	9805      	ldr	r0, [sp, #20]
 8008bda:	4649      	mov	r1, r9
 8008bdc:	f7fe fe78 	bl	80078d0 <_Bfree>
 8008be0:	9805      	ldr	r0, [sp, #20]
 8008be2:	4641      	mov	r1, r8
 8008be4:	f7fe fe74 	bl	80078d0 <_Bfree>
 8008be8:	9805      	ldr	r0, [sp, #20]
 8008bea:	4621      	mov	r1, r4
 8008bec:	f7fe fe70 	bl	80078d0 <_Bfree>
 8008bf0:	e619      	b.n	8008826 <_strtod_l+0x646>
 8008bf2:	f1ba 0f01 	cmp.w	sl, #1
 8008bf6:	d103      	bne.n	8008c00 <_strtod_l+0xa20>
 8008bf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f43f ada6 	beq.w	800874c <_strtod_l+0x56c>
 8008c00:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008cb0 <_strtod_l+0xad0>
 8008c04:	4f35      	ldr	r7, [pc, #212]	@ (8008cdc <_strtod_l+0xafc>)
 8008c06:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c0a:	2600      	movs	r6, #0
 8008c0c:	e7b1      	b.n	8008b72 <_strtod_l+0x992>
 8008c0e:	4f34      	ldr	r7, [pc, #208]	@ (8008ce0 <_strtod_l+0xb00>)
 8008c10:	2600      	movs	r6, #0
 8008c12:	e7aa      	b.n	8008b6a <_strtod_l+0x98a>
 8008c14:	4b32      	ldr	r3, [pc, #200]	@ (8008ce0 <_strtod_l+0xb00>)
 8008c16:	4630      	mov	r0, r6
 8008c18:	4639      	mov	r1, r7
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f7f7 fd14 	bl	8000648 <__aeabi_dmul>
 8008c20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c22:	4606      	mov	r6, r0
 8008c24:	460f      	mov	r7, r1
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d09f      	beq.n	8008b6a <_strtod_l+0x98a>
 8008c2a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008c2e:	e7a0      	b.n	8008b72 <_strtod_l+0x992>
 8008c30:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008cb8 <_strtod_l+0xad8>
 8008c34:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c38:	ec57 6b17 	vmov	r6, r7, d7
 8008c3c:	e799      	b.n	8008b72 <_strtod_l+0x992>
 8008c3e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008c42:	9b08      	ldr	r3, [sp, #32]
 8008c44:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d1c1      	bne.n	8008bd0 <_strtod_l+0x9f0>
 8008c4c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008c50:	0d1b      	lsrs	r3, r3, #20
 8008c52:	051b      	lsls	r3, r3, #20
 8008c54:	429d      	cmp	r5, r3
 8008c56:	d1bb      	bne.n	8008bd0 <_strtod_l+0x9f0>
 8008c58:	4630      	mov	r0, r6
 8008c5a:	4639      	mov	r1, r7
 8008c5c:	f7f8 f854 	bl	8000d08 <__aeabi_d2lz>
 8008c60:	f7f7 fcc4 	bl	80005ec <__aeabi_l2d>
 8008c64:	4602      	mov	r2, r0
 8008c66:	460b      	mov	r3, r1
 8008c68:	4630      	mov	r0, r6
 8008c6a:	4639      	mov	r1, r7
 8008c6c:	f7f7 fb34 	bl	80002d8 <__aeabi_dsub>
 8008c70:	460b      	mov	r3, r1
 8008c72:	4602      	mov	r2, r0
 8008c74:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008c78:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008c7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c7e:	ea46 060a 	orr.w	r6, r6, sl
 8008c82:	431e      	orrs	r6, r3
 8008c84:	d06f      	beq.n	8008d66 <_strtod_l+0xb86>
 8008c86:	a30e      	add	r3, pc, #56	@ (adr r3, 8008cc0 <_strtod_l+0xae0>)
 8008c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8c:	f7f7 ff4e 	bl	8000b2c <__aeabi_dcmplt>
 8008c90:	2800      	cmp	r0, #0
 8008c92:	f47f acd3 	bne.w	800863c <_strtod_l+0x45c>
 8008c96:	a30c      	add	r3, pc, #48	@ (adr r3, 8008cc8 <_strtod_l+0xae8>)
 8008c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ca0:	f7f7 ff62 	bl	8000b68 <__aeabi_dcmpgt>
 8008ca4:	2800      	cmp	r0, #0
 8008ca6:	d093      	beq.n	8008bd0 <_strtod_l+0x9f0>
 8008ca8:	e4c8      	b.n	800863c <_strtod_l+0x45c>
 8008caa:	bf00      	nop
 8008cac:	f3af 8000 	nop.w
 8008cb0:	00000000 	.word	0x00000000
 8008cb4:	bff00000 	.word	0xbff00000
 8008cb8:	00000000 	.word	0x00000000
 8008cbc:	3ff00000 	.word	0x3ff00000
 8008cc0:	94a03595 	.word	0x94a03595
 8008cc4:	3fdfffff 	.word	0x3fdfffff
 8008cc8:	35afe535 	.word	0x35afe535
 8008ccc:	3fe00000 	.word	0x3fe00000
 8008cd0:	000fffff 	.word	0x000fffff
 8008cd4:	7ff00000 	.word	0x7ff00000
 8008cd8:	7fefffff 	.word	0x7fefffff
 8008cdc:	3ff00000 	.word	0x3ff00000
 8008ce0:	3fe00000 	.word	0x3fe00000
 8008ce4:	7fe00000 	.word	0x7fe00000
 8008ce8:	7c9fffff 	.word	0x7c9fffff
 8008cec:	9b08      	ldr	r3, [sp, #32]
 8008cee:	b323      	cbz	r3, 8008d3a <_strtod_l+0xb5a>
 8008cf0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008cf4:	d821      	bhi.n	8008d3a <_strtod_l+0xb5a>
 8008cf6:	a328      	add	r3, pc, #160	@ (adr r3, 8008d98 <_strtod_l+0xbb8>)
 8008cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfc:	4630      	mov	r0, r6
 8008cfe:	4639      	mov	r1, r7
 8008d00:	f7f7 ff1e 	bl	8000b40 <__aeabi_dcmple>
 8008d04:	b1a0      	cbz	r0, 8008d30 <_strtod_l+0xb50>
 8008d06:	4639      	mov	r1, r7
 8008d08:	4630      	mov	r0, r6
 8008d0a:	f7f7 ff75 	bl	8000bf8 <__aeabi_d2uiz>
 8008d0e:	2801      	cmp	r0, #1
 8008d10:	bf38      	it	cc
 8008d12:	2001      	movcc	r0, #1
 8008d14:	f7f7 fc1e 	bl	8000554 <__aeabi_ui2d>
 8008d18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d1a:	4606      	mov	r6, r0
 8008d1c:	460f      	mov	r7, r1
 8008d1e:	b9fb      	cbnz	r3, 8008d60 <_strtod_l+0xb80>
 8008d20:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008d24:	9014      	str	r0, [sp, #80]	@ 0x50
 8008d26:	9315      	str	r3, [sp, #84]	@ 0x54
 8008d28:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008d2c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008d30:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d32:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008d36:	1b5b      	subs	r3, r3, r5
 8008d38:	9311      	str	r3, [sp, #68]	@ 0x44
 8008d3a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008d3e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008d42:	f7ff f8f1 	bl	8007f28 <__ulp>
 8008d46:	4650      	mov	r0, sl
 8008d48:	ec53 2b10 	vmov	r2, r3, d0
 8008d4c:	4659      	mov	r1, fp
 8008d4e:	f7f7 fc7b 	bl	8000648 <__aeabi_dmul>
 8008d52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008d56:	f7f7 fac1 	bl	80002dc <__adddf3>
 8008d5a:	4682      	mov	sl, r0
 8008d5c:	468b      	mov	fp, r1
 8008d5e:	e770      	b.n	8008c42 <_strtod_l+0xa62>
 8008d60:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008d64:	e7e0      	b.n	8008d28 <_strtod_l+0xb48>
 8008d66:	a30e      	add	r3, pc, #56	@ (adr r3, 8008da0 <_strtod_l+0xbc0>)
 8008d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6c:	f7f7 fede 	bl	8000b2c <__aeabi_dcmplt>
 8008d70:	e798      	b.n	8008ca4 <_strtod_l+0xac4>
 8008d72:	2300      	movs	r3, #0
 8008d74:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d76:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008d78:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d7a:	6013      	str	r3, [r2, #0]
 8008d7c:	f7ff ba6d 	b.w	800825a <_strtod_l+0x7a>
 8008d80:	2a65      	cmp	r2, #101	@ 0x65
 8008d82:	f43f ab68 	beq.w	8008456 <_strtod_l+0x276>
 8008d86:	2a45      	cmp	r2, #69	@ 0x45
 8008d88:	f43f ab65 	beq.w	8008456 <_strtod_l+0x276>
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	f7ff bba0 	b.w	80084d2 <_strtod_l+0x2f2>
 8008d92:	bf00      	nop
 8008d94:	f3af 8000 	nop.w
 8008d98:	ffc00000 	.word	0xffc00000
 8008d9c:	41dfffff 	.word	0x41dfffff
 8008da0:	94a03595 	.word	0x94a03595
 8008da4:	3fcfffff 	.word	0x3fcfffff

08008da8 <_strtod_r>:
 8008da8:	4b01      	ldr	r3, [pc, #4]	@ (8008db0 <_strtod_r+0x8>)
 8008daa:	f7ff ba19 	b.w	80081e0 <_strtod_l>
 8008dae:	bf00      	nop
 8008db0:	20000068 	.word	0x20000068

08008db4 <_strtol_l.isra.0>:
 8008db4:	2b24      	cmp	r3, #36	@ 0x24
 8008db6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dba:	4686      	mov	lr, r0
 8008dbc:	4690      	mov	r8, r2
 8008dbe:	d801      	bhi.n	8008dc4 <_strtol_l.isra.0+0x10>
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	d106      	bne.n	8008dd2 <_strtol_l.isra.0+0x1e>
 8008dc4:	f7fd fdae 	bl	8006924 <__errno>
 8008dc8:	2316      	movs	r3, #22
 8008dca:	6003      	str	r3, [r0, #0]
 8008dcc:	2000      	movs	r0, #0
 8008dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dd2:	4834      	ldr	r0, [pc, #208]	@ (8008ea4 <_strtol_l.isra.0+0xf0>)
 8008dd4:	460d      	mov	r5, r1
 8008dd6:	462a      	mov	r2, r5
 8008dd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ddc:	5d06      	ldrb	r6, [r0, r4]
 8008dde:	f016 0608 	ands.w	r6, r6, #8
 8008de2:	d1f8      	bne.n	8008dd6 <_strtol_l.isra.0+0x22>
 8008de4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008de6:	d110      	bne.n	8008e0a <_strtol_l.isra.0+0x56>
 8008de8:	782c      	ldrb	r4, [r5, #0]
 8008dea:	2601      	movs	r6, #1
 8008dec:	1c95      	adds	r5, r2, #2
 8008dee:	f033 0210 	bics.w	r2, r3, #16
 8008df2:	d115      	bne.n	8008e20 <_strtol_l.isra.0+0x6c>
 8008df4:	2c30      	cmp	r4, #48	@ 0x30
 8008df6:	d10d      	bne.n	8008e14 <_strtol_l.isra.0+0x60>
 8008df8:	782a      	ldrb	r2, [r5, #0]
 8008dfa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008dfe:	2a58      	cmp	r2, #88	@ 0x58
 8008e00:	d108      	bne.n	8008e14 <_strtol_l.isra.0+0x60>
 8008e02:	786c      	ldrb	r4, [r5, #1]
 8008e04:	3502      	adds	r5, #2
 8008e06:	2310      	movs	r3, #16
 8008e08:	e00a      	b.n	8008e20 <_strtol_l.isra.0+0x6c>
 8008e0a:	2c2b      	cmp	r4, #43	@ 0x2b
 8008e0c:	bf04      	itt	eq
 8008e0e:	782c      	ldrbeq	r4, [r5, #0]
 8008e10:	1c95      	addeq	r5, r2, #2
 8008e12:	e7ec      	b.n	8008dee <_strtol_l.isra.0+0x3a>
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d1f6      	bne.n	8008e06 <_strtol_l.isra.0+0x52>
 8008e18:	2c30      	cmp	r4, #48	@ 0x30
 8008e1a:	bf14      	ite	ne
 8008e1c:	230a      	movne	r3, #10
 8008e1e:	2308      	moveq	r3, #8
 8008e20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008e24:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008e28:	2200      	movs	r2, #0
 8008e2a:	fbbc f9f3 	udiv	r9, ip, r3
 8008e2e:	4610      	mov	r0, r2
 8008e30:	fb03 ca19 	mls	sl, r3, r9, ip
 8008e34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008e38:	2f09      	cmp	r7, #9
 8008e3a:	d80f      	bhi.n	8008e5c <_strtol_l.isra.0+0xa8>
 8008e3c:	463c      	mov	r4, r7
 8008e3e:	42a3      	cmp	r3, r4
 8008e40:	dd1b      	ble.n	8008e7a <_strtol_l.isra.0+0xc6>
 8008e42:	1c57      	adds	r7, r2, #1
 8008e44:	d007      	beq.n	8008e56 <_strtol_l.isra.0+0xa2>
 8008e46:	4581      	cmp	r9, r0
 8008e48:	d314      	bcc.n	8008e74 <_strtol_l.isra.0+0xc0>
 8008e4a:	d101      	bne.n	8008e50 <_strtol_l.isra.0+0x9c>
 8008e4c:	45a2      	cmp	sl, r4
 8008e4e:	db11      	blt.n	8008e74 <_strtol_l.isra.0+0xc0>
 8008e50:	fb00 4003 	mla	r0, r0, r3, r4
 8008e54:	2201      	movs	r2, #1
 8008e56:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e5a:	e7eb      	b.n	8008e34 <_strtol_l.isra.0+0x80>
 8008e5c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008e60:	2f19      	cmp	r7, #25
 8008e62:	d801      	bhi.n	8008e68 <_strtol_l.isra.0+0xb4>
 8008e64:	3c37      	subs	r4, #55	@ 0x37
 8008e66:	e7ea      	b.n	8008e3e <_strtol_l.isra.0+0x8a>
 8008e68:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008e6c:	2f19      	cmp	r7, #25
 8008e6e:	d804      	bhi.n	8008e7a <_strtol_l.isra.0+0xc6>
 8008e70:	3c57      	subs	r4, #87	@ 0x57
 8008e72:	e7e4      	b.n	8008e3e <_strtol_l.isra.0+0x8a>
 8008e74:	f04f 32ff 	mov.w	r2, #4294967295
 8008e78:	e7ed      	b.n	8008e56 <_strtol_l.isra.0+0xa2>
 8008e7a:	1c53      	adds	r3, r2, #1
 8008e7c:	d108      	bne.n	8008e90 <_strtol_l.isra.0+0xdc>
 8008e7e:	2322      	movs	r3, #34	@ 0x22
 8008e80:	f8ce 3000 	str.w	r3, [lr]
 8008e84:	4660      	mov	r0, ip
 8008e86:	f1b8 0f00 	cmp.w	r8, #0
 8008e8a:	d0a0      	beq.n	8008dce <_strtol_l.isra.0+0x1a>
 8008e8c:	1e69      	subs	r1, r5, #1
 8008e8e:	e006      	b.n	8008e9e <_strtol_l.isra.0+0xea>
 8008e90:	b106      	cbz	r6, 8008e94 <_strtol_l.isra.0+0xe0>
 8008e92:	4240      	negs	r0, r0
 8008e94:	f1b8 0f00 	cmp.w	r8, #0
 8008e98:	d099      	beq.n	8008dce <_strtol_l.isra.0+0x1a>
 8008e9a:	2a00      	cmp	r2, #0
 8008e9c:	d1f6      	bne.n	8008e8c <_strtol_l.isra.0+0xd8>
 8008e9e:	f8c8 1000 	str.w	r1, [r8]
 8008ea2:	e794      	b.n	8008dce <_strtol_l.isra.0+0x1a>
 8008ea4:	0800a501 	.word	0x0800a501

08008ea8 <_strtol_r>:
 8008ea8:	f7ff bf84 	b.w	8008db4 <_strtol_l.isra.0>

08008eac <__ssputs_r>:
 8008eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eb0:	688e      	ldr	r6, [r1, #8]
 8008eb2:	461f      	mov	r7, r3
 8008eb4:	42be      	cmp	r6, r7
 8008eb6:	680b      	ldr	r3, [r1, #0]
 8008eb8:	4682      	mov	sl, r0
 8008eba:	460c      	mov	r4, r1
 8008ebc:	4690      	mov	r8, r2
 8008ebe:	d82d      	bhi.n	8008f1c <__ssputs_r+0x70>
 8008ec0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ec4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ec8:	d026      	beq.n	8008f18 <__ssputs_r+0x6c>
 8008eca:	6965      	ldr	r5, [r4, #20]
 8008ecc:	6909      	ldr	r1, [r1, #16]
 8008ece:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ed2:	eba3 0901 	sub.w	r9, r3, r1
 8008ed6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008eda:	1c7b      	adds	r3, r7, #1
 8008edc:	444b      	add	r3, r9
 8008ede:	106d      	asrs	r5, r5, #1
 8008ee0:	429d      	cmp	r5, r3
 8008ee2:	bf38      	it	cc
 8008ee4:	461d      	movcc	r5, r3
 8008ee6:	0553      	lsls	r3, r2, #21
 8008ee8:	d527      	bpl.n	8008f3a <__ssputs_r+0x8e>
 8008eea:	4629      	mov	r1, r5
 8008eec:	f7fe fc24 	bl	8007738 <_malloc_r>
 8008ef0:	4606      	mov	r6, r0
 8008ef2:	b360      	cbz	r0, 8008f4e <__ssputs_r+0xa2>
 8008ef4:	6921      	ldr	r1, [r4, #16]
 8008ef6:	464a      	mov	r2, r9
 8008ef8:	f000 fa18 	bl	800932c <memcpy>
 8008efc:	89a3      	ldrh	r3, [r4, #12]
 8008efe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f06:	81a3      	strh	r3, [r4, #12]
 8008f08:	6126      	str	r6, [r4, #16]
 8008f0a:	6165      	str	r5, [r4, #20]
 8008f0c:	444e      	add	r6, r9
 8008f0e:	eba5 0509 	sub.w	r5, r5, r9
 8008f12:	6026      	str	r6, [r4, #0]
 8008f14:	60a5      	str	r5, [r4, #8]
 8008f16:	463e      	mov	r6, r7
 8008f18:	42be      	cmp	r6, r7
 8008f1a:	d900      	bls.n	8008f1e <__ssputs_r+0x72>
 8008f1c:	463e      	mov	r6, r7
 8008f1e:	6820      	ldr	r0, [r4, #0]
 8008f20:	4632      	mov	r2, r6
 8008f22:	4641      	mov	r1, r8
 8008f24:	f000 f9c6 	bl	80092b4 <memmove>
 8008f28:	68a3      	ldr	r3, [r4, #8]
 8008f2a:	1b9b      	subs	r3, r3, r6
 8008f2c:	60a3      	str	r3, [r4, #8]
 8008f2e:	6823      	ldr	r3, [r4, #0]
 8008f30:	4433      	add	r3, r6
 8008f32:	6023      	str	r3, [r4, #0]
 8008f34:	2000      	movs	r0, #0
 8008f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f3a:	462a      	mov	r2, r5
 8008f3c:	f000 fd89 	bl	8009a52 <_realloc_r>
 8008f40:	4606      	mov	r6, r0
 8008f42:	2800      	cmp	r0, #0
 8008f44:	d1e0      	bne.n	8008f08 <__ssputs_r+0x5c>
 8008f46:	6921      	ldr	r1, [r4, #16]
 8008f48:	4650      	mov	r0, sl
 8008f4a:	f7fe fb81 	bl	8007650 <_free_r>
 8008f4e:	230c      	movs	r3, #12
 8008f50:	f8ca 3000 	str.w	r3, [sl]
 8008f54:	89a3      	ldrh	r3, [r4, #12]
 8008f56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f5a:	81a3      	strh	r3, [r4, #12]
 8008f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f60:	e7e9      	b.n	8008f36 <__ssputs_r+0x8a>
	...

08008f64 <_svfiprintf_r>:
 8008f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f68:	4698      	mov	r8, r3
 8008f6a:	898b      	ldrh	r3, [r1, #12]
 8008f6c:	061b      	lsls	r3, r3, #24
 8008f6e:	b09d      	sub	sp, #116	@ 0x74
 8008f70:	4607      	mov	r7, r0
 8008f72:	460d      	mov	r5, r1
 8008f74:	4614      	mov	r4, r2
 8008f76:	d510      	bpl.n	8008f9a <_svfiprintf_r+0x36>
 8008f78:	690b      	ldr	r3, [r1, #16]
 8008f7a:	b973      	cbnz	r3, 8008f9a <_svfiprintf_r+0x36>
 8008f7c:	2140      	movs	r1, #64	@ 0x40
 8008f7e:	f7fe fbdb 	bl	8007738 <_malloc_r>
 8008f82:	6028      	str	r0, [r5, #0]
 8008f84:	6128      	str	r0, [r5, #16]
 8008f86:	b930      	cbnz	r0, 8008f96 <_svfiprintf_r+0x32>
 8008f88:	230c      	movs	r3, #12
 8008f8a:	603b      	str	r3, [r7, #0]
 8008f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f90:	b01d      	add	sp, #116	@ 0x74
 8008f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f96:	2340      	movs	r3, #64	@ 0x40
 8008f98:	616b      	str	r3, [r5, #20]
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f9e:	2320      	movs	r3, #32
 8008fa0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fa4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fa8:	2330      	movs	r3, #48	@ 0x30
 8008faa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009148 <_svfiprintf_r+0x1e4>
 8008fae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fb2:	f04f 0901 	mov.w	r9, #1
 8008fb6:	4623      	mov	r3, r4
 8008fb8:	469a      	mov	sl, r3
 8008fba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fbe:	b10a      	cbz	r2, 8008fc4 <_svfiprintf_r+0x60>
 8008fc0:	2a25      	cmp	r2, #37	@ 0x25
 8008fc2:	d1f9      	bne.n	8008fb8 <_svfiprintf_r+0x54>
 8008fc4:	ebba 0b04 	subs.w	fp, sl, r4
 8008fc8:	d00b      	beq.n	8008fe2 <_svfiprintf_r+0x7e>
 8008fca:	465b      	mov	r3, fp
 8008fcc:	4622      	mov	r2, r4
 8008fce:	4629      	mov	r1, r5
 8008fd0:	4638      	mov	r0, r7
 8008fd2:	f7ff ff6b 	bl	8008eac <__ssputs_r>
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	f000 80a7 	beq.w	800912a <_svfiprintf_r+0x1c6>
 8008fdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fde:	445a      	add	r2, fp
 8008fe0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fe2:	f89a 3000 	ldrb.w	r3, [sl]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	f000 809f 	beq.w	800912a <_svfiprintf_r+0x1c6>
 8008fec:	2300      	movs	r3, #0
 8008fee:	f04f 32ff 	mov.w	r2, #4294967295
 8008ff2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ff6:	f10a 0a01 	add.w	sl, sl, #1
 8008ffa:	9304      	str	r3, [sp, #16]
 8008ffc:	9307      	str	r3, [sp, #28]
 8008ffe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009002:	931a      	str	r3, [sp, #104]	@ 0x68
 8009004:	4654      	mov	r4, sl
 8009006:	2205      	movs	r2, #5
 8009008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800900c:	484e      	ldr	r0, [pc, #312]	@ (8009148 <_svfiprintf_r+0x1e4>)
 800900e:	f7f7 f907 	bl	8000220 <memchr>
 8009012:	9a04      	ldr	r2, [sp, #16]
 8009014:	b9d8      	cbnz	r0, 800904e <_svfiprintf_r+0xea>
 8009016:	06d0      	lsls	r0, r2, #27
 8009018:	bf44      	itt	mi
 800901a:	2320      	movmi	r3, #32
 800901c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009020:	0711      	lsls	r1, r2, #28
 8009022:	bf44      	itt	mi
 8009024:	232b      	movmi	r3, #43	@ 0x2b
 8009026:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800902a:	f89a 3000 	ldrb.w	r3, [sl]
 800902e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009030:	d015      	beq.n	800905e <_svfiprintf_r+0xfa>
 8009032:	9a07      	ldr	r2, [sp, #28]
 8009034:	4654      	mov	r4, sl
 8009036:	2000      	movs	r0, #0
 8009038:	f04f 0c0a 	mov.w	ip, #10
 800903c:	4621      	mov	r1, r4
 800903e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009042:	3b30      	subs	r3, #48	@ 0x30
 8009044:	2b09      	cmp	r3, #9
 8009046:	d94b      	bls.n	80090e0 <_svfiprintf_r+0x17c>
 8009048:	b1b0      	cbz	r0, 8009078 <_svfiprintf_r+0x114>
 800904a:	9207      	str	r2, [sp, #28]
 800904c:	e014      	b.n	8009078 <_svfiprintf_r+0x114>
 800904e:	eba0 0308 	sub.w	r3, r0, r8
 8009052:	fa09 f303 	lsl.w	r3, r9, r3
 8009056:	4313      	orrs	r3, r2
 8009058:	9304      	str	r3, [sp, #16]
 800905a:	46a2      	mov	sl, r4
 800905c:	e7d2      	b.n	8009004 <_svfiprintf_r+0xa0>
 800905e:	9b03      	ldr	r3, [sp, #12]
 8009060:	1d19      	adds	r1, r3, #4
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	9103      	str	r1, [sp, #12]
 8009066:	2b00      	cmp	r3, #0
 8009068:	bfbb      	ittet	lt
 800906a:	425b      	neglt	r3, r3
 800906c:	f042 0202 	orrlt.w	r2, r2, #2
 8009070:	9307      	strge	r3, [sp, #28]
 8009072:	9307      	strlt	r3, [sp, #28]
 8009074:	bfb8      	it	lt
 8009076:	9204      	strlt	r2, [sp, #16]
 8009078:	7823      	ldrb	r3, [r4, #0]
 800907a:	2b2e      	cmp	r3, #46	@ 0x2e
 800907c:	d10a      	bne.n	8009094 <_svfiprintf_r+0x130>
 800907e:	7863      	ldrb	r3, [r4, #1]
 8009080:	2b2a      	cmp	r3, #42	@ 0x2a
 8009082:	d132      	bne.n	80090ea <_svfiprintf_r+0x186>
 8009084:	9b03      	ldr	r3, [sp, #12]
 8009086:	1d1a      	adds	r2, r3, #4
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	9203      	str	r2, [sp, #12]
 800908c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009090:	3402      	adds	r4, #2
 8009092:	9305      	str	r3, [sp, #20]
 8009094:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009158 <_svfiprintf_r+0x1f4>
 8009098:	7821      	ldrb	r1, [r4, #0]
 800909a:	2203      	movs	r2, #3
 800909c:	4650      	mov	r0, sl
 800909e:	f7f7 f8bf 	bl	8000220 <memchr>
 80090a2:	b138      	cbz	r0, 80090b4 <_svfiprintf_r+0x150>
 80090a4:	9b04      	ldr	r3, [sp, #16]
 80090a6:	eba0 000a 	sub.w	r0, r0, sl
 80090aa:	2240      	movs	r2, #64	@ 0x40
 80090ac:	4082      	lsls	r2, r0
 80090ae:	4313      	orrs	r3, r2
 80090b0:	3401      	adds	r4, #1
 80090b2:	9304      	str	r3, [sp, #16]
 80090b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090b8:	4824      	ldr	r0, [pc, #144]	@ (800914c <_svfiprintf_r+0x1e8>)
 80090ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090be:	2206      	movs	r2, #6
 80090c0:	f7f7 f8ae 	bl	8000220 <memchr>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	d036      	beq.n	8009136 <_svfiprintf_r+0x1d2>
 80090c8:	4b21      	ldr	r3, [pc, #132]	@ (8009150 <_svfiprintf_r+0x1ec>)
 80090ca:	bb1b      	cbnz	r3, 8009114 <_svfiprintf_r+0x1b0>
 80090cc:	9b03      	ldr	r3, [sp, #12]
 80090ce:	3307      	adds	r3, #7
 80090d0:	f023 0307 	bic.w	r3, r3, #7
 80090d4:	3308      	adds	r3, #8
 80090d6:	9303      	str	r3, [sp, #12]
 80090d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090da:	4433      	add	r3, r6
 80090dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80090de:	e76a      	b.n	8008fb6 <_svfiprintf_r+0x52>
 80090e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80090e4:	460c      	mov	r4, r1
 80090e6:	2001      	movs	r0, #1
 80090e8:	e7a8      	b.n	800903c <_svfiprintf_r+0xd8>
 80090ea:	2300      	movs	r3, #0
 80090ec:	3401      	adds	r4, #1
 80090ee:	9305      	str	r3, [sp, #20]
 80090f0:	4619      	mov	r1, r3
 80090f2:	f04f 0c0a 	mov.w	ip, #10
 80090f6:	4620      	mov	r0, r4
 80090f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090fc:	3a30      	subs	r2, #48	@ 0x30
 80090fe:	2a09      	cmp	r2, #9
 8009100:	d903      	bls.n	800910a <_svfiprintf_r+0x1a6>
 8009102:	2b00      	cmp	r3, #0
 8009104:	d0c6      	beq.n	8009094 <_svfiprintf_r+0x130>
 8009106:	9105      	str	r1, [sp, #20]
 8009108:	e7c4      	b.n	8009094 <_svfiprintf_r+0x130>
 800910a:	fb0c 2101 	mla	r1, ip, r1, r2
 800910e:	4604      	mov	r4, r0
 8009110:	2301      	movs	r3, #1
 8009112:	e7f0      	b.n	80090f6 <_svfiprintf_r+0x192>
 8009114:	ab03      	add	r3, sp, #12
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	462a      	mov	r2, r5
 800911a:	4b0e      	ldr	r3, [pc, #56]	@ (8009154 <_svfiprintf_r+0x1f0>)
 800911c:	a904      	add	r1, sp, #16
 800911e:	4638      	mov	r0, r7
 8009120:	f7fc fcc2 	bl	8005aa8 <_printf_float>
 8009124:	1c42      	adds	r2, r0, #1
 8009126:	4606      	mov	r6, r0
 8009128:	d1d6      	bne.n	80090d8 <_svfiprintf_r+0x174>
 800912a:	89ab      	ldrh	r3, [r5, #12]
 800912c:	065b      	lsls	r3, r3, #25
 800912e:	f53f af2d 	bmi.w	8008f8c <_svfiprintf_r+0x28>
 8009132:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009134:	e72c      	b.n	8008f90 <_svfiprintf_r+0x2c>
 8009136:	ab03      	add	r3, sp, #12
 8009138:	9300      	str	r3, [sp, #0]
 800913a:	462a      	mov	r2, r5
 800913c:	4b05      	ldr	r3, [pc, #20]	@ (8009154 <_svfiprintf_r+0x1f0>)
 800913e:	a904      	add	r1, sp, #16
 8009140:	4638      	mov	r0, r7
 8009142:	f7fc ff49 	bl	8005fd8 <_printf_i>
 8009146:	e7ed      	b.n	8009124 <_svfiprintf_r+0x1c0>
 8009148:	0800a2f9 	.word	0x0800a2f9
 800914c:	0800a303 	.word	0x0800a303
 8009150:	08005aa9 	.word	0x08005aa9
 8009154:	08008ead 	.word	0x08008ead
 8009158:	0800a2ff 	.word	0x0800a2ff

0800915c <__sflush_r>:
 800915c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009164:	0716      	lsls	r6, r2, #28
 8009166:	4605      	mov	r5, r0
 8009168:	460c      	mov	r4, r1
 800916a:	d454      	bmi.n	8009216 <__sflush_r+0xba>
 800916c:	684b      	ldr	r3, [r1, #4]
 800916e:	2b00      	cmp	r3, #0
 8009170:	dc02      	bgt.n	8009178 <__sflush_r+0x1c>
 8009172:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009174:	2b00      	cmp	r3, #0
 8009176:	dd48      	ble.n	800920a <__sflush_r+0xae>
 8009178:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800917a:	2e00      	cmp	r6, #0
 800917c:	d045      	beq.n	800920a <__sflush_r+0xae>
 800917e:	2300      	movs	r3, #0
 8009180:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009184:	682f      	ldr	r7, [r5, #0]
 8009186:	6a21      	ldr	r1, [r4, #32]
 8009188:	602b      	str	r3, [r5, #0]
 800918a:	d030      	beq.n	80091ee <__sflush_r+0x92>
 800918c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800918e:	89a3      	ldrh	r3, [r4, #12]
 8009190:	0759      	lsls	r1, r3, #29
 8009192:	d505      	bpl.n	80091a0 <__sflush_r+0x44>
 8009194:	6863      	ldr	r3, [r4, #4]
 8009196:	1ad2      	subs	r2, r2, r3
 8009198:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800919a:	b10b      	cbz	r3, 80091a0 <__sflush_r+0x44>
 800919c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800919e:	1ad2      	subs	r2, r2, r3
 80091a0:	2300      	movs	r3, #0
 80091a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091a4:	6a21      	ldr	r1, [r4, #32]
 80091a6:	4628      	mov	r0, r5
 80091a8:	47b0      	blx	r6
 80091aa:	1c43      	adds	r3, r0, #1
 80091ac:	89a3      	ldrh	r3, [r4, #12]
 80091ae:	d106      	bne.n	80091be <__sflush_r+0x62>
 80091b0:	6829      	ldr	r1, [r5, #0]
 80091b2:	291d      	cmp	r1, #29
 80091b4:	d82b      	bhi.n	800920e <__sflush_r+0xb2>
 80091b6:	4a2a      	ldr	r2, [pc, #168]	@ (8009260 <__sflush_r+0x104>)
 80091b8:	40ca      	lsrs	r2, r1
 80091ba:	07d6      	lsls	r6, r2, #31
 80091bc:	d527      	bpl.n	800920e <__sflush_r+0xb2>
 80091be:	2200      	movs	r2, #0
 80091c0:	6062      	str	r2, [r4, #4]
 80091c2:	04d9      	lsls	r1, r3, #19
 80091c4:	6922      	ldr	r2, [r4, #16]
 80091c6:	6022      	str	r2, [r4, #0]
 80091c8:	d504      	bpl.n	80091d4 <__sflush_r+0x78>
 80091ca:	1c42      	adds	r2, r0, #1
 80091cc:	d101      	bne.n	80091d2 <__sflush_r+0x76>
 80091ce:	682b      	ldr	r3, [r5, #0]
 80091d0:	b903      	cbnz	r3, 80091d4 <__sflush_r+0x78>
 80091d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80091d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091d6:	602f      	str	r7, [r5, #0]
 80091d8:	b1b9      	cbz	r1, 800920a <__sflush_r+0xae>
 80091da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091de:	4299      	cmp	r1, r3
 80091e0:	d002      	beq.n	80091e8 <__sflush_r+0x8c>
 80091e2:	4628      	mov	r0, r5
 80091e4:	f7fe fa34 	bl	8007650 <_free_r>
 80091e8:	2300      	movs	r3, #0
 80091ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80091ec:	e00d      	b.n	800920a <__sflush_r+0xae>
 80091ee:	2301      	movs	r3, #1
 80091f0:	4628      	mov	r0, r5
 80091f2:	47b0      	blx	r6
 80091f4:	4602      	mov	r2, r0
 80091f6:	1c50      	adds	r0, r2, #1
 80091f8:	d1c9      	bne.n	800918e <__sflush_r+0x32>
 80091fa:	682b      	ldr	r3, [r5, #0]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d0c6      	beq.n	800918e <__sflush_r+0x32>
 8009200:	2b1d      	cmp	r3, #29
 8009202:	d001      	beq.n	8009208 <__sflush_r+0xac>
 8009204:	2b16      	cmp	r3, #22
 8009206:	d11e      	bne.n	8009246 <__sflush_r+0xea>
 8009208:	602f      	str	r7, [r5, #0]
 800920a:	2000      	movs	r0, #0
 800920c:	e022      	b.n	8009254 <__sflush_r+0xf8>
 800920e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009212:	b21b      	sxth	r3, r3
 8009214:	e01b      	b.n	800924e <__sflush_r+0xf2>
 8009216:	690f      	ldr	r7, [r1, #16]
 8009218:	2f00      	cmp	r7, #0
 800921a:	d0f6      	beq.n	800920a <__sflush_r+0xae>
 800921c:	0793      	lsls	r3, r2, #30
 800921e:	680e      	ldr	r6, [r1, #0]
 8009220:	bf08      	it	eq
 8009222:	694b      	ldreq	r3, [r1, #20]
 8009224:	600f      	str	r7, [r1, #0]
 8009226:	bf18      	it	ne
 8009228:	2300      	movne	r3, #0
 800922a:	eba6 0807 	sub.w	r8, r6, r7
 800922e:	608b      	str	r3, [r1, #8]
 8009230:	f1b8 0f00 	cmp.w	r8, #0
 8009234:	dde9      	ble.n	800920a <__sflush_r+0xae>
 8009236:	6a21      	ldr	r1, [r4, #32]
 8009238:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800923a:	4643      	mov	r3, r8
 800923c:	463a      	mov	r2, r7
 800923e:	4628      	mov	r0, r5
 8009240:	47b0      	blx	r6
 8009242:	2800      	cmp	r0, #0
 8009244:	dc08      	bgt.n	8009258 <__sflush_r+0xfc>
 8009246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800924a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800924e:	81a3      	strh	r3, [r4, #12]
 8009250:	f04f 30ff 	mov.w	r0, #4294967295
 8009254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009258:	4407      	add	r7, r0
 800925a:	eba8 0800 	sub.w	r8, r8, r0
 800925e:	e7e7      	b.n	8009230 <__sflush_r+0xd4>
 8009260:	20400001 	.word	0x20400001

08009264 <_fflush_r>:
 8009264:	b538      	push	{r3, r4, r5, lr}
 8009266:	690b      	ldr	r3, [r1, #16]
 8009268:	4605      	mov	r5, r0
 800926a:	460c      	mov	r4, r1
 800926c:	b913      	cbnz	r3, 8009274 <_fflush_r+0x10>
 800926e:	2500      	movs	r5, #0
 8009270:	4628      	mov	r0, r5
 8009272:	bd38      	pop	{r3, r4, r5, pc}
 8009274:	b118      	cbz	r0, 800927e <_fflush_r+0x1a>
 8009276:	6a03      	ldr	r3, [r0, #32]
 8009278:	b90b      	cbnz	r3, 800927e <_fflush_r+0x1a>
 800927a:	f7fd fa65 	bl	8006748 <__sinit>
 800927e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d0f3      	beq.n	800926e <_fflush_r+0xa>
 8009286:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009288:	07d0      	lsls	r0, r2, #31
 800928a:	d404      	bmi.n	8009296 <_fflush_r+0x32>
 800928c:	0599      	lsls	r1, r3, #22
 800928e:	d402      	bmi.n	8009296 <_fflush_r+0x32>
 8009290:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009292:	f7fd fb72 	bl	800697a <__retarget_lock_acquire_recursive>
 8009296:	4628      	mov	r0, r5
 8009298:	4621      	mov	r1, r4
 800929a:	f7ff ff5f 	bl	800915c <__sflush_r>
 800929e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092a0:	07da      	lsls	r2, r3, #31
 80092a2:	4605      	mov	r5, r0
 80092a4:	d4e4      	bmi.n	8009270 <_fflush_r+0xc>
 80092a6:	89a3      	ldrh	r3, [r4, #12]
 80092a8:	059b      	lsls	r3, r3, #22
 80092aa:	d4e1      	bmi.n	8009270 <_fflush_r+0xc>
 80092ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092ae:	f7fd fb65 	bl	800697c <__retarget_lock_release_recursive>
 80092b2:	e7dd      	b.n	8009270 <_fflush_r+0xc>

080092b4 <memmove>:
 80092b4:	4288      	cmp	r0, r1
 80092b6:	b510      	push	{r4, lr}
 80092b8:	eb01 0402 	add.w	r4, r1, r2
 80092bc:	d902      	bls.n	80092c4 <memmove+0x10>
 80092be:	4284      	cmp	r4, r0
 80092c0:	4623      	mov	r3, r4
 80092c2:	d807      	bhi.n	80092d4 <memmove+0x20>
 80092c4:	1e43      	subs	r3, r0, #1
 80092c6:	42a1      	cmp	r1, r4
 80092c8:	d008      	beq.n	80092dc <memmove+0x28>
 80092ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092d2:	e7f8      	b.n	80092c6 <memmove+0x12>
 80092d4:	4402      	add	r2, r0
 80092d6:	4601      	mov	r1, r0
 80092d8:	428a      	cmp	r2, r1
 80092da:	d100      	bne.n	80092de <memmove+0x2a>
 80092dc:	bd10      	pop	{r4, pc}
 80092de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092e6:	e7f7      	b.n	80092d8 <memmove+0x24>

080092e8 <strncmp>:
 80092e8:	b510      	push	{r4, lr}
 80092ea:	b16a      	cbz	r2, 8009308 <strncmp+0x20>
 80092ec:	3901      	subs	r1, #1
 80092ee:	1884      	adds	r4, r0, r2
 80092f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092f4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d103      	bne.n	8009304 <strncmp+0x1c>
 80092fc:	42a0      	cmp	r0, r4
 80092fe:	d001      	beq.n	8009304 <strncmp+0x1c>
 8009300:	2a00      	cmp	r2, #0
 8009302:	d1f5      	bne.n	80092f0 <strncmp+0x8>
 8009304:	1ad0      	subs	r0, r2, r3
 8009306:	bd10      	pop	{r4, pc}
 8009308:	4610      	mov	r0, r2
 800930a:	e7fc      	b.n	8009306 <strncmp+0x1e>

0800930c <_sbrk_r>:
 800930c:	b538      	push	{r3, r4, r5, lr}
 800930e:	4d06      	ldr	r5, [pc, #24]	@ (8009328 <_sbrk_r+0x1c>)
 8009310:	2300      	movs	r3, #0
 8009312:	4604      	mov	r4, r0
 8009314:	4608      	mov	r0, r1
 8009316:	602b      	str	r3, [r5, #0]
 8009318:	f7f8 fc7c 	bl	8001c14 <_sbrk>
 800931c:	1c43      	adds	r3, r0, #1
 800931e:	d102      	bne.n	8009326 <_sbrk_r+0x1a>
 8009320:	682b      	ldr	r3, [r5, #0]
 8009322:	b103      	cbz	r3, 8009326 <_sbrk_r+0x1a>
 8009324:	6023      	str	r3, [r4, #0]
 8009326:	bd38      	pop	{r3, r4, r5, pc}
 8009328:	20000490 	.word	0x20000490

0800932c <memcpy>:
 800932c:	440a      	add	r2, r1
 800932e:	4291      	cmp	r1, r2
 8009330:	f100 33ff 	add.w	r3, r0, #4294967295
 8009334:	d100      	bne.n	8009338 <memcpy+0xc>
 8009336:	4770      	bx	lr
 8009338:	b510      	push	{r4, lr}
 800933a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800933e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009342:	4291      	cmp	r1, r2
 8009344:	d1f9      	bne.n	800933a <memcpy+0xe>
 8009346:	bd10      	pop	{r4, pc}

08009348 <nan>:
 8009348:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009350 <nan+0x8>
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	00000000 	.word	0x00000000
 8009354:	7ff80000 	.word	0x7ff80000

08009358 <__assert_func>:
 8009358:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800935a:	4614      	mov	r4, r2
 800935c:	461a      	mov	r2, r3
 800935e:	4b09      	ldr	r3, [pc, #36]	@ (8009384 <__assert_func+0x2c>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	4605      	mov	r5, r0
 8009364:	68d8      	ldr	r0, [r3, #12]
 8009366:	b14c      	cbz	r4, 800937c <__assert_func+0x24>
 8009368:	4b07      	ldr	r3, [pc, #28]	@ (8009388 <__assert_func+0x30>)
 800936a:	9100      	str	r1, [sp, #0]
 800936c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009370:	4906      	ldr	r1, [pc, #24]	@ (800938c <__assert_func+0x34>)
 8009372:	462b      	mov	r3, r5
 8009374:	f000 fba8 	bl	8009ac8 <fiprintf>
 8009378:	f000 fbb8 	bl	8009aec <abort>
 800937c:	4b04      	ldr	r3, [pc, #16]	@ (8009390 <__assert_func+0x38>)
 800937e:	461c      	mov	r4, r3
 8009380:	e7f3      	b.n	800936a <__assert_func+0x12>
 8009382:	bf00      	nop
 8009384:	20000018 	.word	0x20000018
 8009388:	0800a312 	.word	0x0800a312
 800938c:	0800a31f 	.word	0x0800a31f
 8009390:	0800a34d 	.word	0x0800a34d

08009394 <_calloc_r>:
 8009394:	b570      	push	{r4, r5, r6, lr}
 8009396:	fba1 5402 	umull	r5, r4, r1, r2
 800939a:	b934      	cbnz	r4, 80093aa <_calloc_r+0x16>
 800939c:	4629      	mov	r1, r5
 800939e:	f7fe f9cb 	bl	8007738 <_malloc_r>
 80093a2:	4606      	mov	r6, r0
 80093a4:	b928      	cbnz	r0, 80093b2 <_calloc_r+0x1e>
 80093a6:	4630      	mov	r0, r6
 80093a8:	bd70      	pop	{r4, r5, r6, pc}
 80093aa:	220c      	movs	r2, #12
 80093ac:	6002      	str	r2, [r0, #0]
 80093ae:	2600      	movs	r6, #0
 80093b0:	e7f9      	b.n	80093a6 <_calloc_r+0x12>
 80093b2:	462a      	mov	r2, r5
 80093b4:	4621      	mov	r1, r4
 80093b6:	f7fd fa62 	bl	800687e <memset>
 80093ba:	e7f4      	b.n	80093a6 <_calloc_r+0x12>

080093bc <rshift>:
 80093bc:	6903      	ldr	r3, [r0, #16]
 80093be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80093c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80093c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80093ca:	f100 0414 	add.w	r4, r0, #20
 80093ce:	dd45      	ble.n	800945c <rshift+0xa0>
 80093d0:	f011 011f 	ands.w	r1, r1, #31
 80093d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80093d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80093dc:	d10c      	bne.n	80093f8 <rshift+0x3c>
 80093de:	f100 0710 	add.w	r7, r0, #16
 80093e2:	4629      	mov	r1, r5
 80093e4:	42b1      	cmp	r1, r6
 80093e6:	d334      	bcc.n	8009452 <rshift+0x96>
 80093e8:	1a9b      	subs	r3, r3, r2
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	1eea      	subs	r2, r5, #3
 80093ee:	4296      	cmp	r6, r2
 80093f0:	bf38      	it	cc
 80093f2:	2300      	movcc	r3, #0
 80093f4:	4423      	add	r3, r4
 80093f6:	e015      	b.n	8009424 <rshift+0x68>
 80093f8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80093fc:	f1c1 0820 	rsb	r8, r1, #32
 8009400:	40cf      	lsrs	r7, r1
 8009402:	f105 0e04 	add.w	lr, r5, #4
 8009406:	46a1      	mov	r9, r4
 8009408:	4576      	cmp	r6, lr
 800940a:	46f4      	mov	ip, lr
 800940c:	d815      	bhi.n	800943a <rshift+0x7e>
 800940e:	1a9a      	subs	r2, r3, r2
 8009410:	0092      	lsls	r2, r2, #2
 8009412:	3a04      	subs	r2, #4
 8009414:	3501      	adds	r5, #1
 8009416:	42ae      	cmp	r6, r5
 8009418:	bf38      	it	cc
 800941a:	2200      	movcc	r2, #0
 800941c:	18a3      	adds	r3, r4, r2
 800941e:	50a7      	str	r7, [r4, r2]
 8009420:	b107      	cbz	r7, 8009424 <rshift+0x68>
 8009422:	3304      	adds	r3, #4
 8009424:	1b1a      	subs	r2, r3, r4
 8009426:	42a3      	cmp	r3, r4
 8009428:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800942c:	bf08      	it	eq
 800942e:	2300      	moveq	r3, #0
 8009430:	6102      	str	r2, [r0, #16]
 8009432:	bf08      	it	eq
 8009434:	6143      	streq	r3, [r0, #20]
 8009436:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800943a:	f8dc c000 	ldr.w	ip, [ip]
 800943e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009442:	ea4c 0707 	orr.w	r7, ip, r7
 8009446:	f849 7b04 	str.w	r7, [r9], #4
 800944a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800944e:	40cf      	lsrs	r7, r1
 8009450:	e7da      	b.n	8009408 <rshift+0x4c>
 8009452:	f851 cb04 	ldr.w	ip, [r1], #4
 8009456:	f847 cf04 	str.w	ip, [r7, #4]!
 800945a:	e7c3      	b.n	80093e4 <rshift+0x28>
 800945c:	4623      	mov	r3, r4
 800945e:	e7e1      	b.n	8009424 <rshift+0x68>

08009460 <__hexdig_fun>:
 8009460:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009464:	2b09      	cmp	r3, #9
 8009466:	d802      	bhi.n	800946e <__hexdig_fun+0xe>
 8009468:	3820      	subs	r0, #32
 800946a:	b2c0      	uxtb	r0, r0
 800946c:	4770      	bx	lr
 800946e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009472:	2b05      	cmp	r3, #5
 8009474:	d801      	bhi.n	800947a <__hexdig_fun+0x1a>
 8009476:	3847      	subs	r0, #71	@ 0x47
 8009478:	e7f7      	b.n	800946a <__hexdig_fun+0xa>
 800947a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800947e:	2b05      	cmp	r3, #5
 8009480:	d801      	bhi.n	8009486 <__hexdig_fun+0x26>
 8009482:	3827      	subs	r0, #39	@ 0x27
 8009484:	e7f1      	b.n	800946a <__hexdig_fun+0xa>
 8009486:	2000      	movs	r0, #0
 8009488:	4770      	bx	lr
	...

0800948c <__gethex>:
 800948c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009490:	b085      	sub	sp, #20
 8009492:	468a      	mov	sl, r1
 8009494:	9302      	str	r3, [sp, #8]
 8009496:	680b      	ldr	r3, [r1, #0]
 8009498:	9001      	str	r0, [sp, #4]
 800949a:	4690      	mov	r8, r2
 800949c:	1c9c      	adds	r4, r3, #2
 800949e:	46a1      	mov	r9, r4
 80094a0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80094a4:	2830      	cmp	r0, #48	@ 0x30
 80094a6:	d0fa      	beq.n	800949e <__gethex+0x12>
 80094a8:	eba9 0303 	sub.w	r3, r9, r3
 80094ac:	f1a3 0b02 	sub.w	fp, r3, #2
 80094b0:	f7ff ffd6 	bl	8009460 <__hexdig_fun>
 80094b4:	4605      	mov	r5, r0
 80094b6:	2800      	cmp	r0, #0
 80094b8:	d168      	bne.n	800958c <__gethex+0x100>
 80094ba:	49a0      	ldr	r1, [pc, #640]	@ (800973c <__gethex+0x2b0>)
 80094bc:	2201      	movs	r2, #1
 80094be:	4648      	mov	r0, r9
 80094c0:	f7ff ff12 	bl	80092e8 <strncmp>
 80094c4:	4607      	mov	r7, r0
 80094c6:	2800      	cmp	r0, #0
 80094c8:	d167      	bne.n	800959a <__gethex+0x10e>
 80094ca:	f899 0001 	ldrb.w	r0, [r9, #1]
 80094ce:	4626      	mov	r6, r4
 80094d0:	f7ff ffc6 	bl	8009460 <__hexdig_fun>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	d062      	beq.n	800959e <__gethex+0x112>
 80094d8:	4623      	mov	r3, r4
 80094da:	7818      	ldrb	r0, [r3, #0]
 80094dc:	2830      	cmp	r0, #48	@ 0x30
 80094de:	4699      	mov	r9, r3
 80094e0:	f103 0301 	add.w	r3, r3, #1
 80094e4:	d0f9      	beq.n	80094da <__gethex+0x4e>
 80094e6:	f7ff ffbb 	bl	8009460 <__hexdig_fun>
 80094ea:	fab0 f580 	clz	r5, r0
 80094ee:	096d      	lsrs	r5, r5, #5
 80094f0:	f04f 0b01 	mov.w	fp, #1
 80094f4:	464a      	mov	r2, r9
 80094f6:	4616      	mov	r6, r2
 80094f8:	3201      	adds	r2, #1
 80094fa:	7830      	ldrb	r0, [r6, #0]
 80094fc:	f7ff ffb0 	bl	8009460 <__hexdig_fun>
 8009500:	2800      	cmp	r0, #0
 8009502:	d1f8      	bne.n	80094f6 <__gethex+0x6a>
 8009504:	498d      	ldr	r1, [pc, #564]	@ (800973c <__gethex+0x2b0>)
 8009506:	2201      	movs	r2, #1
 8009508:	4630      	mov	r0, r6
 800950a:	f7ff feed 	bl	80092e8 <strncmp>
 800950e:	2800      	cmp	r0, #0
 8009510:	d13f      	bne.n	8009592 <__gethex+0x106>
 8009512:	b944      	cbnz	r4, 8009526 <__gethex+0x9a>
 8009514:	1c74      	adds	r4, r6, #1
 8009516:	4622      	mov	r2, r4
 8009518:	4616      	mov	r6, r2
 800951a:	3201      	adds	r2, #1
 800951c:	7830      	ldrb	r0, [r6, #0]
 800951e:	f7ff ff9f 	bl	8009460 <__hexdig_fun>
 8009522:	2800      	cmp	r0, #0
 8009524:	d1f8      	bne.n	8009518 <__gethex+0x8c>
 8009526:	1ba4      	subs	r4, r4, r6
 8009528:	00a7      	lsls	r7, r4, #2
 800952a:	7833      	ldrb	r3, [r6, #0]
 800952c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009530:	2b50      	cmp	r3, #80	@ 0x50
 8009532:	d13e      	bne.n	80095b2 <__gethex+0x126>
 8009534:	7873      	ldrb	r3, [r6, #1]
 8009536:	2b2b      	cmp	r3, #43	@ 0x2b
 8009538:	d033      	beq.n	80095a2 <__gethex+0x116>
 800953a:	2b2d      	cmp	r3, #45	@ 0x2d
 800953c:	d034      	beq.n	80095a8 <__gethex+0x11c>
 800953e:	1c71      	adds	r1, r6, #1
 8009540:	2400      	movs	r4, #0
 8009542:	7808      	ldrb	r0, [r1, #0]
 8009544:	f7ff ff8c 	bl	8009460 <__hexdig_fun>
 8009548:	1e43      	subs	r3, r0, #1
 800954a:	b2db      	uxtb	r3, r3
 800954c:	2b18      	cmp	r3, #24
 800954e:	d830      	bhi.n	80095b2 <__gethex+0x126>
 8009550:	f1a0 0210 	sub.w	r2, r0, #16
 8009554:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009558:	f7ff ff82 	bl	8009460 <__hexdig_fun>
 800955c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009560:	fa5f fc8c 	uxtb.w	ip, ip
 8009564:	f1bc 0f18 	cmp.w	ip, #24
 8009568:	f04f 030a 	mov.w	r3, #10
 800956c:	d91e      	bls.n	80095ac <__gethex+0x120>
 800956e:	b104      	cbz	r4, 8009572 <__gethex+0xe6>
 8009570:	4252      	negs	r2, r2
 8009572:	4417      	add	r7, r2
 8009574:	f8ca 1000 	str.w	r1, [sl]
 8009578:	b1ed      	cbz	r5, 80095b6 <__gethex+0x12a>
 800957a:	f1bb 0f00 	cmp.w	fp, #0
 800957e:	bf0c      	ite	eq
 8009580:	2506      	moveq	r5, #6
 8009582:	2500      	movne	r5, #0
 8009584:	4628      	mov	r0, r5
 8009586:	b005      	add	sp, #20
 8009588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800958c:	2500      	movs	r5, #0
 800958e:	462c      	mov	r4, r5
 8009590:	e7b0      	b.n	80094f4 <__gethex+0x68>
 8009592:	2c00      	cmp	r4, #0
 8009594:	d1c7      	bne.n	8009526 <__gethex+0x9a>
 8009596:	4627      	mov	r7, r4
 8009598:	e7c7      	b.n	800952a <__gethex+0x9e>
 800959a:	464e      	mov	r6, r9
 800959c:	462f      	mov	r7, r5
 800959e:	2501      	movs	r5, #1
 80095a0:	e7c3      	b.n	800952a <__gethex+0x9e>
 80095a2:	2400      	movs	r4, #0
 80095a4:	1cb1      	adds	r1, r6, #2
 80095a6:	e7cc      	b.n	8009542 <__gethex+0xb6>
 80095a8:	2401      	movs	r4, #1
 80095aa:	e7fb      	b.n	80095a4 <__gethex+0x118>
 80095ac:	fb03 0002 	mla	r0, r3, r2, r0
 80095b0:	e7ce      	b.n	8009550 <__gethex+0xc4>
 80095b2:	4631      	mov	r1, r6
 80095b4:	e7de      	b.n	8009574 <__gethex+0xe8>
 80095b6:	eba6 0309 	sub.w	r3, r6, r9
 80095ba:	3b01      	subs	r3, #1
 80095bc:	4629      	mov	r1, r5
 80095be:	2b07      	cmp	r3, #7
 80095c0:	dc0a      	bgt.n	80095d8 <__gethex+0x14c>
 80095c2:	9801      	ldr	r0, [sp, #4]
 80095c4:	f7fe f944 	bl	8007850 <_Balloc>
 80095c8:	4604      	mov	r4, r0
 80095ca:	b940      	cbnz	r0, 80095de <__gethex+0x152>
 80095cc:	4b5c      	ldr	r3, [pc, #368]	@ (8009740 <__gethex+0x2b4>)
 80095ce:	4602      	mov	r2, r0
 80095d0:	21e4      	movs	r1, #228	@ 0xe4
 80095d2:	485c      	ldr	r0, [pc, #368]	@ (8009744 <__gethex+0x2b8>)
 80095d4:	f7ff fec0 	bl	8009358 <__assert_func>
 80095d8:	3101      	adds	r1, #1
 80095da:	105b      	asrs	r3, r3, #1
 80095dc:	e7ef      	b.n	80095be <__gethex+0x132>
 80095de:	f100 0a14 	add.w	sl, r0, #20
 80095e2:	2300      	movs	r3, #0
 80095e4:	4655      	mov	r5, sl
 80095e6:	469b      	mov	fp, r3
 80095e8:	45b1      	cmp	r9, r6
 80095ea:	d337      	bcc.n	800965c <__gethex+0x1d0>
 80095ec:	f845 bb04 	str.w	fp, [r5], #4
 80095f0:	eba5 050a 	sub.w	r5, r5, sl
 80095f4:	10ad      	asrs	r5, r5, #2
 80095f6:	6125      	str	r5, [r4, #16]
 80095f8:	4658      	mov	r0, fp
 80095fa:	f7fe fa1b 	bl	8007a34 <__hi0bits>
 80095fe:	016d      	lsls	r5, r5, #5
 8009600:	f8d8 6000 	ldr.w	r6, [r8]
 8009604:	1a2d      	subs	r5, r5, r0
 8009606:	42b5      	cmp	r5, r6
 8009608:	dd54      	ble.n	80096b4 <__gethex+0x228>
 800960a:	1bad      	subs	r5, r5, r6
 800960c:	4629      	mov	r1, r5
 800960e:	4620      	mov	r0, r4
 8009610:	f7fe fda7 	bl	8008162 <__any_on>
 8009614:	4681      	mov	r9, r0
 8009616:	b178      	cbz	r0, 8009638 <__gethex+0x1ac>
 8009618:	1e6b      	subs	r3, r5, #1
 800961a:	1159      	asrs	r1, r3, #5
 800961c:	f003 021f 	and.w	r2, r3, #31
 8009620:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009624:	f04f 0901 	mov.w	r9, #1
 8009628:	fa09 f202 	lsl.w	r2, r9, r2
 800962c:	420a      	tst	r2, r1
 800962e:	d003      	beq.n	8009638 <__gethex+0x1ac>
 8009630:	454b      	cmp	r3, r9
 8009632:	dc36      	bgt.n	80096a2 <__gethex+0x216>
 8009634:	f04f 0902 	mov.w	r9, #2
 8009638:	4629      	mov	r1, r5
 800963a:	4620      	mov	r0, r4
 800963c:	f7ff febe 	bl	80093bc <rshift>
 8009640:	442f      	add	r7, r5
 8009642:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009646:	42bb      	cmp	r3, r7
 8009648:	da42      	bge.n	80096d0 <__gethex+0x244>
 800964a:	9801      	ldr	r0, [sp, #4]
 800964c:	4621      	mov	r1, r4
 800964e:	f7fe f93f 	bl	80078d0 <_Bfree>
 8009652:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009654:	2300      	movs	r3, #0
 8009656:	6013      	str	r3, [r2, #0]
 8009658:	25a3      	movs	r5, #163	@ 0xa3
 800965a:	e793      	b.n	8009584 <__gethex+0xf8>
 800965c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009660:	2a2e      	cmp	r2, #46	@ 0x2e
 8009662:	d012      	beq.n	800968a <__gethex+0x1fe>
 8009664:	2b20      	cmp	r3, #32
 8009666:	d104      	bne.n	8009672 <__gethex+0x1e6>
 8009668:	f845 bb04 	str.w	fp, [r5], #4
 800966c:	f04f 0b00 	mov.w	fp, #0
 8009670:	465b      	mov	r3, fp
 8009672:	7830      	ldrb	r0, [r6, #0]
 8009674:	9303      	str	r3, [sp, #12]
 8009676:	f7ff fef3 	bl	8009460 <__hexdig_fun>
 800967a:	9b03      	ldr	r3, [sp, #12]
 800967c:	f000 000f 	and.w	r0, r0, #15
 8009680:	4098      	lsls	r0, r3
 8009682:	ea4b 0b00 	orr.w	fp, fp, r0
 8009686:	3304      	adds	r3, #4
 8009688:	e7ae      	b.n	80095e8 <__gethex+0x15c>
 800968a:	45b1      	cmp	r9, r6
 800968c:	d8ea      	bhi.n	8009664 <__gethex+0x1d8>
 800968e:	492b      	ldr	r1, [pc, #172]	@ (800973c <__gethex+0x2b0>)
 8009690:	9303      	str	r3, [sp, #12]
 8009692:	2201      	movs	r2, #1
 8009694:	4630      	mov	r0, r6
 8009696:	f7ff fe27 	bl	80092e8 <strncmp>
 800969a:	9b03      	ldr	r3, [sp, #12]
 800969c:	2800      	cmp	r0, #0
 800969e:	d1e1      	bne.n	8009664 <__gethex+0x1d8>
 80096a0:	e7a2      	b.n	80095e8 <__gethex+0x15c>
 80096a2:	1ea9      	subs	r1, r5, #2
 80096a4:	4620      	mov	r0, r4
 80096a6:	f7fe fd5c 	bl	8008162 <__any_on>
 80096aa:	2800      	cmp	r0, #0
 80096ac:	d0c2      	beq.n	8009634 <__gethex+0x1a8>
 80096ae:	f04f 0903 	mov.w	r9, #3
 80096b2:	e7c1      	b.n	8009638 <__gethex+0x1ac>
 80096b4:	da09      	bge.n	80096ca <__gethex+0x23e>
 80096b6:	1b75      	subs	r5, r6, r5
 80096b8:	4621      	mov	r1, r4
 80096ba:	9801      	ldr	r0, [sp, #4]
 80096bc:	462a      	mov	r2, r5
 80096be:	f7fe fb17 	bl	8007cf0 <__lshift>
 80096c2:	1b7f      	subs	r7, r7, r5
 80096c4:	4604      	mov	r4, r0
 80096c6:	f100 0a14 	add.w	sl, r0, #20
 80096ca:	f04f 0900 	mov.w	r9, #0
 80096ce:	e7b8      	b.n	8009642 <__gethex+0x1b6>
 80096d0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80096d4:	42bd      	cmp	r5, r7
 80096d6:	dd6f      	ble.n	80097b8 <__gethex+0x32c>
 80096d8:	1bed      	subs	r5, r5, r7
 80096da:	42ae      	cmp	r6, r5
 80096dc:	dc34      	bgt.n	8009748 <__gethex+0x2bc>
 80096de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80096e2:	2b02      	cmp	r3, #2
 80096e4:	d022      	beq.n	800972c <__gethex+0x2a0>
 80096e6:	2b03      	cmp	r3, #3
 80096e8:	d024      	beq.n	8009734 <__gethex+0x2a8>
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d115      	bne.n	800971a <__gethex+0x28e>
 80096ee:	42ae      	cmp	r6, r5
 80096f0:	d113      	bne.n	800971a <__gethex+0x28e>
 80096f2:	2e01      	cmp	r6, #1
 80096f4:	d10b      	bne.n	800970e <__gethex+0x282>
 80096f6:	9a02      	ldr	r2, [sp, #8]
 80096f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80096fc:	6013      	str	r3, [r2, #0]
 80096fe:	2301      	movs	r3, #1
 8009700:	6123      	str	r3, [r4, #16]
 8009702:	f8ca 3000 	str.w	r3, [sl]
 8009706:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009708:	2562      	movs	r5, #98	@ 0x62
 800970a:	601c      	str	r4, [r3, #0]
 800970c:	e73a      	b.n	8009584 <__gethex+0xf8>
 800970e:	1e71      	subs	r1, r6, #1
 8009710:	4620      	mov	r0, r4
 8009712:	f7fe fd26 	bl	8008162 <__any_on>
 8009716:	2800      	cmp	r0, #0
 8009718:	d1ed      	bne.n	80096f6 <__gethex+0x26a>
 800971a:	9801      	ldr	r0, [sp, #4]
 800971c:	4621      	mov	r1, r4
 800971e:	f7fe f8d7 	bl	80078d0 <_Bfree>
 8009722:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009724:	2300      	movs	r3, #0
 8009726:	6013      	str	r3, [r2, #0]
 8009728:	2550      	movs	r5, #80	@ 0x50
 800972a:	e72b      	b.n	8009584 <__gethex+0xf8>
 800972c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800972e:	2b00      	cmp	r3, #0
 8009730:	d1f3      	bne.n	800971a <__gethex+0x28e>
 8009732:	e7e0      	b.n	80096f6 <__gethex+0x26a>
 8009734:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009736:	2b00      	cmp	r3, #0
 8009738:	d1dd      	bne.n	80096f6 <__gethex+0x26a>
 800973a:	e7ee      	b.n	800971a <__gethex+0x28e>
 800973c:	0800a2f7 	.word	0x0800a2f7
 8009740:	0800a28d 	.word	0x0800a28d
 8009744:	0800a34e 	.word	0x0800a34e
 8009748:	1e6f      	subs	r7, r5, #1
 800974a:	f1b9 0f00 	cmp.w	r9, #0
 800974e:	d130      	bne.n	80097b2 <__gethex+0x326>
 8009750:	b127      	cbz	r7, 800975c <__gethex+0x2d0>
 8009752:	4639      	mov	r1, r7
 8009754:	4620      	mov	r0, r4
 8009756:	f7fe fd04 	bl	8008162 <__any_on>
 800975a:	4681      	mov	r9, r0
 800975c:	117a      	asrs	r2, r7, #5
 800975e:	2301      	movs	r3, #1
 8009760:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009764:	f007 071f 	and.w	r7, r7, #31
 8009768:	40bb      	lsls	r3, r7
 800976a:	4213      	tst	r3, r2
 800976c:	4629      	mov	r1, r5
 800976e:	4620      	mov	r0, r4
 8009770:	bf18      	it	ne
 8009772:	f049 0902 	orrne.w	r9, r9, #2
 8009776:	f7ff fe21 	bl	80093bc <rshift>
 800977a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800977e:	1b76      	subs	r6, r6, r5
 8009780:	2502      	movs	r5, #2
 8009782:	f1b9 0f00 	cmp.w	r9, #0
 8009786:	d047      	beq.n	8009818 <__gethex+0x38c>
 8009788:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800978c:	2b02      	cmp	r3, #2
 800978e:	d015      	beq.n	80097bc <__gethex+0x330>
 8009790:	2b03      	cmp	r3, #3
 8009792:	d017      	beq.n	80097c4 <__gethex+0x338>
 8009794:	2b01      	cmp	r3, #1
 8009796:	d109      	bne.n	80097ac <__gethex+0x320>
 8009798:	f019 0f02 	tst.w	r9, #2
 800979c:	d006      	beq.n	80097ac <__gethex+0x320>
 800979e:	f8da 3000 	ldr.w	r3, [sl]
 80097a2:	ea49 0903 	orr.w	r9, r9, r3
 80097a6:	f019 0f01 	tst.w	r9, #1
 80097aa:	d10e      	bne.n	80097ca <__gethex+0x33e>
 80097ac:	f045 0510 	orr.w	r5, r5, #16
 80097b0:	e032      	b.n	8009818 <__gethex+0x38c>
 80097b2:	f04f 0901 	mov.w	r9, #1
 80097b6:	e7d1      	b.n	800975c <__gethex+0x2d0>
 80097b8:	2501      	movs	r5, #1
 80097ba:	e7e2      	b.n	8009782 <__gethex+0x2f6>
 80097bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097be:	f1c3 0301 	rsb	r3, r3, #1
 80097c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80097c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d0f0      	beq.n	80097ac <__gethex+0x320>
 80097ca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80097ce:	f104 0314 	add.w	r3, r4, #20
 80097d2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80097d6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80097da:	f04f 0c00 	mov.w	ip, #0
 80097de:	4618      	mov	r0, r3
 80097e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80097e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80097e8:	d01b      	beq.n	8009822 <__gethex+0x396>
 80097ea:	3201      	adds	r2, #1
 80097ec:	6002      	str	r2, [r0, #0]
 80097ee:	2d02      	cmp	r5, #2
 80097f0:	f104 0314 	add.w	r3, r4, #20
 80097f4:	d13c      	bne.n	8009870 <__gethex+0x3e4>
 80097f6:	f8d8 2000 	ldr.w	r2, [r8]
 80097fa:	3a01      	subs	r2, #1
 80097fc:	42b2      	cmp	r2, r6
 80097fe:	d109      	bne.n	8009814 <__gethex+0x388>
 8009800:	1171      	asrs	r1, r6, #5
 8009802:	2201      	movs	r2, #1
 8009804:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009808:	f006 061f 	and.w	r6, r6, #31
 800980c:	fa02 f606 	lsl.w	r6, r2, r6
 8009810:	421e      	tst	r6, r3
 8009812:	d13a      	bne.n	800988a <__gethex+0x3fe>
 8009814:	f045 0520 	orr.w	r5, r5, #32
 8009818:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800981a:	601c      	str	r4, [r3, #0]
 800981c:	9b02      	ldr	r3, [sp, #8]
 800981e:	601f      	str	r7, [r3, #0]
 8009820:	e6b0      	b.n	8009584 <__gethex+0xf8>
 8009822:	4299      	cmp	r1, r3
 8009824:	f843 cc04 	str.w	ip, [r3, #-4]
 8009828:	d8d9      	bhi.n	80097de <__gethex+0x352>
 800982a:	68a3      	ldr	r3, [r4, #8]
 800982c:	459b      	cmp	fp, r3
 800982e:	db17      	blt.n	8009860 <__gethex+0x3d4>
 8009830:	6861      	ldr	r1, [r4, #4]
 8009832:	9801      	ldr	r0, [sp, #4]
 8009834:	3101      	adds	r1, #1
 8009836:	f7fe f80b 	bl	8007850 <_Balloc>
 800983a:	4681      	mov	r9, r0
 800983c:	b918      	cbnz	r0, 8009846 <__gethex+0x3ba>
 800983e:	4b1a      	ldr	r3, [pc, #104]	@ (80098a8 <__gethex+0x41c>)
 8009840:	4602      	mov	r2, r0
 8009842:	2184      	movs	r1, #132	@ 0x84
 8009844:	e6c5      	b.n	80095d2 <__gethex+0x146>
 8009846:	6922      	ldr	r2, [r4, #16]
 8009848:	3202      	adds	r2, #2
 800984a:	f104 010c 	add.w	r1, r4, #12
 800984e:	0092      	lsls	r2, r2, #2
 8009850:	300c      	adds	r0, #12
 8009852:	f7ff fd6b 	bl	800932c <memcpy>
 8009856:	4621      	mov	r1, r4
 8009858:	9801      	ldr	r0, [sp, #4]
 800985a:	f7fe f839 	bl	80078d0 <_Bfree>
 800985e:	464c      	mov	r4, r9
 8009860:	6923      	ldr	r3, [r4, #16]
 8009862:	1c5a      	adds	r2, r3, #1
 8009864:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009868:	6122      	str	r2, [r4, #16]
 800986a:	2201      	movs	r2, #1
 800986c:	615a      	str	r2, [r3, #20]
 800986e:	e7be      	b.n	80097ee <__gethex+0x362>
 8009870:	6922      	ldr	r2, [r4, #16]
 8009872:	455a      	cmp	r2, fp
 8009874:	dd0b      	ble.n	800988e <__gethex+0x402>
 8009876:	2101      	movs	r1, #1
 8009878:	4620      	mov	r0, r4
 800987a:	f7ff fd9f 	bl	80093bc <rshift>
 800987e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009882:	3701      	adds	r7, #1
 8009884:	42bb      	cmp	r3, r7
 8009886:	f6ff aee0 	blt.w	800964a <__gethex+0x1be>
 800988a:	2501      	movs	r5, #1
 800988c:	e7c2      	b.n	8009814 <__gethex+0x388>
 800988e:	f016 061f 	ands.w	r6, r6, #31
 8009892:	d0fa      	beq.n	800988a <__gethex+0x3fe>
 8009894:	4453      	add	r3, sl
 8009896:	f1c6 0620 	rsb	r6, r6, #32
 800989a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800989e:	f7fe f8c9 	bl	8007a34 <__hi0bits>
 80098a2:	42b0      	cmp	r0, r6
 80098a4:	dbe7      	blt.n	8009876 <__gethex+0x3ea>
 80098a6:	e7f0      	b.n	800988a <__gethex+0x3fe>
 80098a8:	0800a28d 	.word	0x0800a28d

080098ac <L_shift>:
 80098ac:	f1c2 0208 	rsb	r2, r2, #8
 80098b0:	0092      	lsls	r2, r2, #2
 80098b2:	b570      	push	{r4, r5, r6, lr}
 80098b4:	f1c2 0620 	rsb	r6, r2, #32
 80098b8:	6843      	ldr	r3, [r0, #4]
 80098ba:	6804      	ldr	r4, [r0, #0]
 80098bc:	fa03 f506 	lsl.w	r5, r3, r6
 80098c0:	432c      	orrs	r4, r5
 80098c2:	40d3      	lsrs	r3, r2
 80098c4:	6004      	str	r4, [r0, #0]
 80098c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80098ca:	4288      	cmp	r0, r1
 80098cc:	d3f4      	bcc.n	80098b8 <L_shift+0xc>
 80098ce:	bd70      	pop	{r4, r5, r6, pc}

080098d0 <__match>:
 80098d0:	b530      	push	{r4, r5, lr}
 80098d2:	6803      	ldr	r3, [r0, #0]
 80098d4:	3301      	adds	r3, #1
 80098d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098da:	b914      	cbnz	r4, 80098e2 <__match+0x12>
 80098dc:	6003      	str	r3, [r0, #0]
 80098de:	2001      	movs	r0, #1
 80098e0:	bd30      	pop	{r4, r5, pc}
 80098e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80098ea:	2d19      	cmp	r5, #25
 80098ec:	bf98      	it	ls
 80098ee:	3220      	addls	r2, #32
 80098f0:	42a2      	cmp	r2, r4
 80098f2:	d0f0      	beq.n	80098d6 <__match+0x6>
 80098f4:	2000      	movs	r0, #0
 80098f6:	e7f3      	b.n	80098e0 <__match+0x10>

080098f8 <__hexnan>:
 80098f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098fc:	680b      	ldr	r3, [r1, #0]
 80098fe:	6801      	ldr	r1, [r0, #0]
 8009900:	115e      	asrs	r6, r3, #5
 8009902:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009906:	f013 031f 	ands.w	r3, r3, #31
 800990a:	b087      	sub	sp, #28
 800990c:	bf18      	it	ne
 800990e:	3604      	addne	r6, #4
 8009910:	2500      	movs	r5, #0
 8009912:	1f37      	subs	r7, r6, #4
 8009914:	4682      	mov	sl, r0
 8009916:	4690      	mov	r8, r2
 8009918:	9301      	str	r3, [sp, #4]
 800991a:	f846 5c04 	str.w	r5, [r6, #-4]
 800991e:	46b9      	mov	r9, r7
 8009920:	463c      	mov	r4, r7
 8009922:	9502      	str	r5, [sp, #8]
 8009924:	46ab      	mov	fp, r5
 8009926:	784a      	ldrb	r2, [r1, #1]
 8009928:	1c4b      	adds	r3, r1, #1
 800992a:	9303      	str	r3, [sp, #12]
 800992c:	b342      	cbz	r2, 8009980 <__hexnan+0x88>
 800992e:	4610      	mov	r0, r2
 8009930:	9105      	str	r1, [sp, #20]
 8009932:	9204      	str	r2, [sp, #16]
 8009934:	f7ff fd94 	bl	8009460 <__hexdig_fun>
 8009938:	2800      	cmp	r0, #0
 800993a:	d151      	bne.n	80099e0 <__hexnan+0xe8>
 800993c:	9a04      	ldr	r2, [sp, #16]
 800993e:	9905      	ldr	r1, [sp, #20]
 8009940:	2a20      	cmp	r2, #32
 8009942:	d818      	bhi.n	8009976 <__hexnan+0x7e>
 8009944:	9b02      	ldr	r3, [sp, #8]
 8009946:	459b      	cmp	fp, r3
 8009948:	dd13      	ble.n	8009972 <__hexnan+0x7a>
 800994a:	454c      	cmp	r4, r9
 800994c:	d206      	bcs.n	800995c <__hexnan+0x64>
 800994e:	2d07      	cmp	r5, #7
 8009950:	dc04      	bgt.n	800995c <__hexnan+0x64>
 8009952:	462a      	mov	r2, r5
 8009954:	4649      	mov	r1, r9
 8009956:	4620      	mov	r0, r4
 8009958:	f7ff ffa8 	bl	80098ac <L_shift>
 800995c:	4544      	cmp	r4, r8
 800995e:	d952      	bls.n	8009a06 <__hexnan+0x10e>
 8009960:	2300      	movs	r3, #0
 8009962:	f1a4 0904 	sub.w	r9, r4, #4
 8009966:	f844 3c04 	str.w	r3, [r4, #-4]
 800996a:	f8cd b008 	str.w	fp, [sp, #8]
 800996e:	464c      	mov	r4, r9
 8009970:	461d      	mov	r5, r3
 8009972:	9903      	ldr	r1, [sp, #12]
 8009974:	e7d7      	b.n	8009926 <__hexnan+0x2e>
 8009976:	2a29      	cmp	r2, #41	@ 0x29
 8009978:	d157      	bne.n	8009a2a <__hexnan+0x132>
 800997a:	3102      	adds	r1, #2
 800997c:	f8ca 1000 	str.w	r1, [sl]
 8009980:	f1bb 0f00 	cmp.w	fp, #0
 8009984:	d051      	beq.n	8009a2a <__hexnan+0x132>
 8009986:	454c      	cmp	r4, r9
 8009988:	d206      	bcs.n	8009998 <__hexnan+0xa0>
 800998a:	2d07      	cmp	r5, #7
 800998c:	dc04      	bgt.n	8009998 <__hexnan+0xa0>
 800998e:	462a      	mov	r2, r5
 8009990:	4649      	mov	r1, r9
 8009992:	4620      	mov	r0, r4
 8009994:	f7ff ff8a 	bl	80098ac <L_shift>
 8009998:	4544      	cmp	r4, r8
 800999a:	d936      	bls.n	8009a0a <__hexnan+0x112>
 800999c:	f1a8 0204 	sub.w	r2, r8, #4
 80099a0:	4623      	mov	r3, r4
 80099a2:	f853 1b04 	ldr.w	r1, [r3], #4
 80099a6:	f842 1f04 	str.w	r1, [r2, #4]!
 80099aa:	429f      	cmp	r7, r3
 80099ac:	d2f9      	bcs.n	80099a2 <__hexnan+0xaa>
 80099ae:	1b3b      	subs	r3, r7, r4
 80099b0:	f023 0303 	bic.w	r3, r3, #3
 80099b4:	3304      	adds	r3, #4
 80099b6:	3401      	adds	r4, #1
 80099b8:	3e03      	subs	r6, #3
 80099ba:	42b4      	cmp	r4, r6
 80099bc:	bf88      	it	hi
 80099be:	2304      	movhi	r3, #4
 80099c0:	4443      	add	r3, r8
 80099c2:	2200      	movs	r2, #0
 80099c4:	f843 2b04 	str.w	r2, [r3], #4
 80099c8:	429f      	cmp	r7, r3
 80099ca:	d2fb      	bcs.n	80099c4 <__hexnan+0xcc>
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	b91b      	cbnz	r3, 80099d8 <__hexnan+0xe0>
 80099d0:	4547      	cmp	r7, r8
 80099d2:	d128      	bne.n	8009a26 <__hexnan+0x12e>
 80099d4:	2301      	movs	r3, #1
 80099d6:	603b      	str	r3, [r7, #0]
 80099d8:	2005      	movs	r0, #5
 80099da:	b007      	add	sp, #28
 80099dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e0:	3501      	adds	r5, #1
 80099e2:	2d08      	cmp	r5, #8
 80099e4:	f10b 0b01 	add.w	fp, fp, #1
 80099e8:	dd06      	ble.n	80099f8 <__hexnan+0x100>
 80099ea:	4544      	cmp	r4, r8
 80099ec:	d9c1      	bls.n	8009972 <__hexnan+0x7a>
 80099ee:	2300      	movs	r3, #0
 80099f0:	f844 3c04 	str.w	r3, [r4, #-4]
 80099f4:	2501      	movs	r5, #1
 80099f6:	3c04      	subs	r4, #4
 80099f8:	6822      	ldr	r2, [r4, #0]
 80099fa:	f000 000f 	and.w	r0, r0, #15
 80099fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009a02:	6020      	str	r0, [r4, #0]
 8009a04:	e7b5      	b.n	8009972 <__hexnan+0x7a>
 8009a06:	2508      	movs	r5, #8
 8009a08:	e7b3      	b.n	8009972 <__hexnan+0x7a>
 8009a0a:	9b01      	ldr	r3, [sp, #4]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d0dd      	beq.n	80099cc <__hexnan+0xd4>
 8009a10:	f1c3 0320 	rsb	r3, r3, #32
 8009a14:	f04f 32ff 	mov.w	r2, #4294967295
 8009a18:	40da      	lsrs	r2, r3
 8009a1a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009a1e:	4013      	ands	r3, r2
 8009a20:	f846 3c04 	str.w	r3, [r6, #-4]
 8009a24:	e7d2      	b.n	80099cc <__hexnan+0xd4>
 8009a26:	3f04      	subs	r7, #4
 8009a28:	e7d0      	b.n	80099cc <__hexnan+0xd4>
 8009a2a:	2004      	movs	r0, #4
 8009a2c:	e7d5      	b.n	80099da <__hexnan+0xe2>

08009a2e <__ascii_mbtowc>:
 8009a2e:	b082      	sub	sp, #8
 8009a30:	b901      	cbnz	r1, 8009a34 <__ascii_mbtowc+0x6>
 8009a32:	a901      	add	r1, sp, #4
 8009a34:	b142      	cbz	r2, 8009a48 <__ascii_mbtowc+0x1a>
 8009a36:	b14b      	cbz	r3, 8009a4c <__ascii_mbtowc+0x1e>
 8009a38:	7813      	ldrb	r3, [r2, #0]
 8009a3a:	600b      	str	r3, [r1, #0]
 8009a3c:	7812      	ldrb	r2, [r2, #0]
 8009a3e:	1e10      	subs	r0, r2, #0
 8009a40:	bf18      	it	ne
 8009a42:	2001      	movne	r0, #1
 8009a44:	b002      	add	sp, #8
 8009a46:	4770      	bx	lr
 8009a48:	4610      	mov	r0, r2
 8009a4a:	e7fb      	b.n	8009a44 <__ascii_mbtowc+0x16>
 8009a4c:	f06f 0001 	mvn.w	r0, #1
 8009a50:	e7f8      	b.n	8009a44 <__ascii_mbtowc+0x16>

08009a52 <_realloc_r>:
 8009a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a56:	4607      	mov	r7, r0
 8009a58:	4614      	mov	r4, r2
 8009a5a:	460d      	mov	r5, r1
 8009a5c:	b921      	cbnz	r1, 8009a68 <_realloc_r+0x16>
 8009a5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a62:	4611      	mov	r1, r2
 8009a64:	f7fd be68 	b.w	8007738 <_malloc_r>
 8009a68:	b92a      	cbnz	r2, 8009a76 <_realloc_r+0x24>
 8009a6a:	f7fd fdf1 	bl	8007650 <_free_r>
 8009a6e:	4625      	mov	r5, r4
 8009a70:	4628      	mov	r0, r5
 8009a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a76:	f000 f840 	bl	8009afa <_malloc_usable_size_r>
 8009a7a:	4284      	cmp	r4, r0
 8009a7c:	4606      	mov	r6, r0
 8009a7e:	d802      	bhi.n	8009a86 <_realloc_r+0x34>
 8009a80:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009a84:	d8f4      	bhi.n	8009a70 <_realloc_r+0x1e>
 8009a86:	4621      	mov	r1, r4
 8009a88:	4638      	mov	r0, r7
 8009a8a:	f7fd fe55 	bl	8007738 <_malloc_r>
 8009a8e:	4680      	mov	r8, r0
 8009a90:	b908      	cbnz	r0, 8009a96 <_realloc_r+0x44>
 8009a92:	4645      	mov	r5, r8
 8009a94:	e7ec      	b.n	8009a70 <_realloc_r+0x1e>
 8009a96:	42b4      	cmp	r4, r6
 8009a98:	4622      	mov	r2, r4
 8009a9a:	4629      	mov	r1, r5
 8009a9c:	bf28      	it	cs
 8009a9e:	4632      	movcs	r2, r6
 8009aa0:	f7ff fc44 	bl	800932c <memcpy>
 8009aa4:	4629      	mov	r1, r5
 8009aa6:	4638      	mov	r0, r7
 8009aa8:	f7fd fdd2 	bl	8007650 <_free_r>
 8009aac:	e7f1      	b.n	8009a92 <_realloc_r+0x40>

08009aae <__ascii_wctomb>:
 8009aae:	4603      	mov	r3, r0
 8009ab0:	4608      	mov	r0, r1
 8009ab2:	b141      	cbz	r1, 8009ac6 <__ascii_wctomb+0x18>
 8009ab4:	2aff      	cmp	r2, #255	@ 0xff
 8009ab6:	d904      	bls.n	8009ac2 <__ascii_wctomb+0x14>
 8009ab8:	228a      	movs	r2, #138	@ 0x8a
 8009aba:	601a      	str	r2, [r3, #0]
 8009abc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac0:	4770      	bx	lr
 8009ac2:	700a      	strb	r2, [r1, #0]
 8009ac4:	2001      	movs	r0, #1
 8009ac6:	4770      	bx	lr

08009ac8 <fiprintf>:
 8009ac8:	b40e      	push	{r1, r2, r3}
 8009aca:	b503      	push	{r0, r1, lr}
 8009acc:	4601      	mov	r1, r0
 8009ace:	ab03      	add	r3, sp, #12
 8009ad0:	4805      	ldr	r0, [pc, #20]	@ (8009ae8 <fiprintf+0x20>)
 8009ad2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ad6:	6800      	ldr	r0, [r0, #0]
 8009ad8:	9301      	str	r3, [sp, #4]
 8009ada:	f000 f83f 	bl	8009b5c <_vfiprintf_r>
 8009ade:	b002      	add	sp, #8
 8009ae0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ae4:	b003      	add	sp, #12
 8009ae6:	4770      	bx	lr
 8009ae8:	20000018 	.word	0x20000018

08009aec <abort>:
 8009aec:	b508      	push	{r3, lr}
 8009aee:	2006      	movs	r0, #6
 8009af0:	f000 fa08 	bl	8009f04 <raise>
 8009af4:	2001      	movs	r0, #1
 8009af6:	f7f8 f815 	bl	8001b24 <_exit>

08009afa <_malloc_usable_size_r>:
 8009afa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009afe:	1f18      	subs	r0, r3, #4
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	bfbc      	itt	lt
 8009b04:	580b      	ldrlt	r3, [r1, r0]
 8009b06:	18c0      	addlt	r0, r0, r3
 8009b08:	4770      	bx	lr

08009b0a <__sfputc_r>:
 8009b0a:	6893      	ldr	r3, [r2, #8]
 8009b0c:	3b01      	subs	r3, #1
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	b410      	push	{r4}
 8009b12:	6093      	str	r3, [r2, #8]
 8009b14:	da08      	bge.n	8009b28 <__sfputc_r+0x1e>
 8009b16:	6994      	ldr	r4, [r2, #24]
 8009b18:	42a3      	cmp	r3, r4
 8009b1a:	db01      	blt.n	8009b20 <__sfputc_r+0x16>
 8009b1c:	290a      	cmp	r1, #10
 8009b1e:	d103      	bne.n	8009b28 <__sfputc_r+0x1e>
 8009b20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b24:	f000 b932 	b.w	8009d8c <__swbuf_r>
 8009b28:	6813      	ldr	r3, [r2, #0]
 8009b2a:	1c58      	adds	r0, r3, #1
 8009b2c:	6010      	str	r0, [r2, #0]
 8009b2e:	7019      	strb	r1, [r3, #0]
 8009b30:	4608      	mov	r0, r1
 8009b32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <__sfputs_r>:
 8009b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b3a:	4606      	mov	r6, r0
 8009b3c:	460f      	mov	r7, r1
 8009b3e:	4614      	mov	r4, r2
 8009b40:	18d5      	adds	r5, r2, r3
 8009b42:	42ac      	cmp	r4, r5
 8009b44:	d101      	bne.n	8009b4a <__sfputs_r+0x12>
 8009b46:	2000      	movs	r0, #0
 8009b48:	e007      	b.n	8009b5a <__sfputs_r+0x22>
 8009b4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b4e:	463a      	mov	r2, r7
 8009b50:	4630      	mov	r0, r6
 8009b52:	f7ff ffda 	bl	8009b0a <__sfputc_r>
 8009b56:	1c43      	adds	r3, r0, #1
 8009b58:	d1f3      	bne.n	8009b42 <__sfputs_r+0xa>
 8009b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009b5c <_vfiprintf_r>:
 8009b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b60:	460d      	mov	r5, r1
 8009b62:	b09d      	sub	sp, #116	@ 0x74
 8009b64:	4614      	mov	r4, r2
 8009b66:	4698      	mov	r8, r3
 8009b68:	4606      	mov	r6, r0
 8009b6a:	b118      	cbz	r0, 8009b74 <_vfiprintf_r+0x18>
 8009b6c:	6a03      	ldr	r3, [r0, #32]
 8009b6e:	b90b      	cbnz	r3, 8009b74 <_vfiprintf_r+0x18>
 8009b70:	f7fc fdea 	bl	8006748 <__sinit>
 8009b74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b76:	07d9      	lsls	r1, r3, #31
 8009b78:	d405      	bmi.n	8009b86 <_vfiprintf_r+0x2a>
 8009b7a:	89ab      	ldrh	r3, [r5, #12]
 8009b7c:	059a      	lsls	r2, r3, #22
 8009b7e:	d402      	bmi.n	8009b86 <_vfiprintf_r+0x2a>
 8009b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b82:	f7fc fefa 	bl	800697a <__retarget_lock_acquire_recursive>
 8009b86:	89ab      	ldrh	r3, [r5, #12]
 8009b88:	071b      	lsls	r3, r3, #28
 8009b8a:	d501      	bpl.n	8009b90 <_vfiprintf_r+0x34>
 8009b8c:	692b      	ldr	r3, [r5, #16]
 8009b8e:	b99b      	cbnz	r3, 8009bb8 <_vfiprintf_r+0x5c>
 8009b90:	4629      	mov	r1, r5
 8009b92:	4630      	mov	r0, r6
 8009b94:	f000 f938 	bl	8009e08 <__swsetup_r>
 8009b98:	b170      	cbz	r0, 8009bb8 <_vfiprintf_r+0x5c>
 8009b9a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b9c:	07dc      	lsls	r4, r3, #31
 8009b9e:	d504      	bpl.n	8009baa <_vfiprintf_r+0x4e>
 8009ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ba4:	b01d      	add	sp, #116	@ 0x74
 8009ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009baa:	89ab      	ldrh	r3, [r5, #12]
 8009bac:	0598      	lsls	r0, r3, #22
 8009bae:	d4f7      	bmi.n	8009ba0 <_vfiprintf_r+0x44>
 8009bb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bb2:	f7fc fee3 	bl	800697c <__retarget_lock_release_recursive>
 8009bb6:	e7f3      	b.n	8009ba0 <_vfiprintf_r+0x44>
 8009bb8:	2300      	movs	r3, #0
 8009bba:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bbc:	2320      	movs	r3, #32
 8009bbe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009bc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bc6:	2330      	movs	r3, #48	@ 0x30
 8009bc8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009d78 <_vfiprintf_r+0x21c>
 8009bcc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009bd0:	f04f 0901 	mov.w	r9, #1
 8009bd4:	4623      	mov	r3, r4
 8009bd6:	469a      	mov	sl, r3
 8009bd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bdc:	b10a      	cbz	r2, 8009be2 <_vfiprintf_r+0x86>
 8009bde:	2a25      	cmp	r2, #37	@ 0x25
 8009be0:	d1f9      	bne.n	8009bd6 <_vfiprintf_r+0x7a>
 8009be2:	ebba 0b04 	subs.w	fp, sl, r4
 8009be6:	d00b      	beq.n	8009c00 <_vfiprintf_r+0xa4>
 8009be8:	465b      	mov	r3, fp
 8009bea:	4622      	mov	r2, r4
 8009bec:	4629      	mov	r1, r5
 8009bee:	4630      	mov	r0, r6
 8009bf0:	f7ff ffa2 	bl	8009b38 <__sfputs_r>
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	f000 80a7 	beq.w	8009d48 <_vfiprintf_r+0x1ec>
 8009bfa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bfc:	445a      	add	r2, fp
 8009bfe:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c00:	f89a 3000 	ldrb.w	r3, [sl]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	f000 809f 	beq.w	8009d48 <_vfiprintf_r+0x1ec>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c14:	f10a 0a01 	add.w	sl, sl, #1
 8009c18:	9304      	str	r3, [sp, #16]
 8009c1a:	9307      	str	r3, [sp, #28]
 8009c1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c20:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c22:	4654      	mov	r4, sl
 8009c24:	2205      	movs	r2, #5
 8009c26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c2a:	4853      	ldr	r0, [pc, #332]	@ (8009d78 <_vfiprintf_r+0x21c>)
 8009c2c:	f7f6 faf8 	bl	8000220 <memchr>
 8009c30:	9a04      	ldr	r2, [sp, #16]
 8009c32:	b9d8      	cbnz	r0, 8009c6c <_vfiprintf_r+0x110>
 8009c34:	06d1      	lsls	r1, r2, #27
 8009c36:	bf44      	itt	mi
 8009c38:	2320      	movmi	r3, #32
 8009c3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c3e:	0713      	lsls	r3, r2, #28
 8009c40:	bf44      	itt	mi
 8009c42:	232b      	movmi	r3, #43	@ 0x2b
 8009c44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c48:	f89a 3000 	ldrb.w	r3, [sl]
 8009c4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c4e:	d015      	beq.n	8009c7c <_vfiprintf_r+0x120>
 8009c50:	9a07      	ldr	r2, [sp, #28]
 8009c52:	4654      	mov	r4, sl
 8009c54:	2000      	movs	r0, #0
 8009c56:	f04f 0c0a 	mov.w	ip, #10
 8009c5a:	4621      	mov	r1, r4
 8009c5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c60:	3b30      	subs	r3, #48	@ 0x30
 8009c62:	2b09      	cmp	r3, #9
 8009c64:	d94b      	bls.n	8009cfe <_vfiprintf_r+0x1a2>
 8009c66:	b1b0      	cbz	r0, 8009c96 <_vfiprintf_r+0x13a>
 8009c68:	9207      	str	r2, [sp, #28]
 8009c6a:	e014      	b.n	8009c96 <_vfiprintf_r+0x13a>
 8009c6c:	eba0 0308 	sub.w	r3, r0, r8
 8009c70:	fa09 f303 	lsl.w	r3, r9, r3
 8009c74:	4313      	orrs	r3, r2
 8009c76:	9304      	str	r3, [sp, #16]
 8009c78:	46a2      	mov	sl, r4
 8009c7a:	e7d2      	b.n	8009c22 <_vfiprintf_r+0xc6>
 8009c7c:	9b03      	ldr	r3, [sp, #12]
 8009c7e:	1d19      	adds	r1, r3, #4
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	9103      	str	r1, [sp, #12]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	bfbb      	ittet	lt
 8009c88:	425b      	neglt	r3, r3
 8009c8a:	f042 0202 	orrlt.w	r2, r2, #2
 8009c8e:	9307      	strge	r3, [sp, #28]
 8009c90:	9307      	strlt	r3, [sp, #28]
 8009c92:	bfb8      	it	lt
 8009c94:	9204      	strlt	r2, [sp, #16]
 8009c96:	7823      	ldrb	r3, [r4, #0]
 8009c98:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c9a:	d10a      	bne.n	8009cb2 <_vfiprintf_r+0x156>
 8009c9c:	7863      	ldrb	r3, [r4, #1]
 8009c9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ca0:	d132      	bne.n	8009d08 <_vfiprintf_r+0x1ac>
 8009ca2:	9b03      	ldr	r3, [sp, #12]
 8009ca4:	1d1a      	adds	r2, r3, #4
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	9203      	str	r2, [sp, #12]
 8009caa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009cae:	3402      	adds	r4, #2
 8009cb0:	9305      	str	r3, [sp, #20]
 8009cb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009d88 <_vfiprintf_r+0x22c>
 8009cb6:	7821      	ldrb	r1, [r4, #0]
 8009cb8:	2203      	movs	r2, #3
 8009cba:	4650      	mov	r0, sl
 8009cbc:	f7f6 fab0 	bl	8000220 <memchr>
 8009cc0:	b138      	cbz	r0, 8009cd2 <_vfiprintf_r+0x176>
 8009cc2:	9b04      	ldr	r3, [sp, #16]
 8009cc4:	eba0 000a 	sub.w	r0, r0, sl
 8009cc8:	2240      	movs	r2, #64	@ 0x40
 8009cca:	4082      	lsls	r2, r0
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	3401      	adds	r4, #1
 8009cd0:	9304      	str	r3, [sp, #16]
 8009cd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cd6:	4829      	ldr	r0, [pc, #164]	@ (8009d7c <_vfiprintf_r+0x220>)
 8009cd8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009cdc:	2206      	movs	r2, #6
 8009cde:	f7f6 fa9f 	bl	8000220 <memchr>
 8009ce2:	2800      	cmp	r0, #0
 8009ce4:	d03f      	beq.n	8009d66 <_vfiprintf_r+0x20a>
 8009ce6:	4b26      	ldr	r3, [pc, #152]	@ (8009d80 <_vfiprintf_r+0x224>)
 8009ce8:	bb1b      	cbnz	r3, 8009d32 <_vfiprintf_r+0x1d6>
 8009cea:	9b03      	ldr	r3, [sp, #12]
 8009cec:	3307      	adds	r3, #7
 8009cee:	f023 0307 	bic.w	r3, r3, #7
 8009cf2:	3308      	adds	r3, #8
 8009cf4:	9303      	str	r3, [sp, #12]
 8009cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cf8:	443b      	add	r3, r7
 8009cfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cfc:	e76a      	b.n	8009bd4 <_vfiprintf_r+0x78>
 8009cfe:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d02:	460c      	mov	r4, r1
 8009d04:	2001      	movs	r0, #1
 8009d06:	e7a8      	b.n	8009c5a <_vfiprintf_r+0xfe>
 8009d08:	2300      	movs	r3, #0
 8009d0a:	3401      	adds	r4, #1
 8009d0c:	9305      	str	r3, [sp, #20]
 8009d0e:	4619      	mov	r1, r3
 8009d10:	f04f 0c0a 	mov.w	ip, #10
 8009d14:	4620      	mov	r0, r4
 8009d16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d1a:	3a30      	subs	r2, #48	@ 0x30
 8009d1c:	2a09      	cmp	r2, #9
 8009d1e:	d903      	bls.n	8009d28 <_vfiprintf_r+0x1cc>
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d0c6      	beq.n	8009cb2 <_vfiprintf_r+0x156>
 8009d24:	9105      	str	r1, [sp, #20]
 8009d26:	e7c4      	b.n	8009cb2 <_vfiprintf_r+0x156>
 8009d28:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d2c:	4604      	mov	r4, r0
 8009d2e:	2301      	movs	r3, #1
 8009d30:	e7f0      	b.n	8009d14 <_vfiprintf_r+0x1b8>
 8009d32:	ab03      	add	r3, sp, #12
 8009d34:	9300      	str	r3, [sp, #0]
 8009d36:	462a      	mov	r2, r5
 8009d38:	4b12      	ldr	r3, [pc, #72]	@ (8009d84 <_vfiprintf_r+0x228>)
 8009d3a:	a904      	add	r1, sp, #16
 8009d3c:	4630      	mov	r0, r6
 8009d3e:	f7fb feb3 	bl	8005aa8 <_printf_float>
 8009d42:	4607      	mov	r7, r0
 8009d44:	1c78      	adds	r0, r7, #1
 8009d46:	d1d6      	bne.n	8009cf6 <_vfiprintf_r+0x19a>
 8009d48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d4a:	07d9      	lsls	r1, r3, #31
 8009d4c:	d405      	bmi.n	8009d5a <_vfiprintf_r+0x1fe>
 8009d4e:	89ab      	ldrh	r3, [r5, #12]
 8009d50:	059a      	lsls	r2, r3, #22
 8009d52:	d402      	bmi.n	8009d5a <_vfiprintf_r+0x1fe>
 8009d54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d56:	f7fc fe11 	bl	800697c <__retarget_lock_release_recursive>
 8009d5a:	89ab      	ldrh	r3, [r5, #12]
 8009d5c:	065b      	lsls	r3, r3, #25
 8009d5e:	f53f af1f 	bmi.w	8009ba0 <_vfiprintf_r+0x44>
 8009d62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d64:	e71e      	b.n	8009ba4 <_vfiprintf_r+0x48>
 8009d66:	ab03      	add	r3, sp, #12
 8009d68:	9300      	str	r3, [sp, #0]
 8009d6a:	462a      	mov	r2, r5
 8009d6c:	4b05      	ldr	r3, [pc, #20]	@ (8009d84 <_vfiprintf_r+0x228>)
 8009d6e:	a904      	add	r1, sp, #16
 8009d70:	4630      	mov	r0, r6
 8009d72:	f7fc f931 	bl	8005fd8 <_printf_i>
 8009d76:	e7e4      	b.n	8009d42 <_vfiprintf_r+0x1e6>
 8009d78:	0800a2f9 	.word	0x0800a2f9
 8009d7c:	0800a303 	.word	0x0800a303
 8009d80:	08005aa9 	.word	0x08005aa9
 8009d84:	08009b39 	.word	0x08009b39
 8009d88:	0800a2ff 	.word	0x0800a2ff

08009d8c <__swbuf_r>:
 8009d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d8e:	460e      	mov	r6, r1
 8009d90:	4614      	mov	r4, r2
 8009d92:	4605      	mov	r5, r0
 8009d94:	b118      	cbz	r0, 8009d9e <__swbuf_r+0x12>
 8009d96:	6a03      	ldr	r3, [r0, #32]
 8009d98:	b90b      	cbnz	r3, 8009d9e <__swbuf_r+0x12>
 8009d9a:	f7fc fcd5 	bl	8006748 <__sinit>
 8009d9e:	69a3      	ldr	r3, [r4, #24]
 8009da0:	60a3      	str	r3, [r4, #8]
 8009da2:	89a3      	ldrh	r3, [r4, #12]
 8009da4:	071a      	lsls	r2, r3, #28
 8009da6:	d501      	bpl.n	8009dac <__swbuf_r+0x20>
 8009da8:	6923      	ldr	r3, [r4, #16]
 8009daa:	b943      	cbnz	r3, 8009dbe <__swbuf_r+0x32>
 8009dac:	4621      	mov	r1, r4
 8009dae:	4628      	mov	r0, r5
 8009db0:	f000 f82a 	bl	8009e08 <__swsetup_r>
 8009db4:	b118      	cbz	r0, 8009dbe <__swbuf_r+0x32>
 8009db6:	f04f 37ff 	mov.w	r7, #4294967295
 8009dba:	4638      	mov	r0, r7
 8009dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dbe:	6823      	ldr	r3, [r4, #0]
 8009dc0:	6922      	ldr	r2, [r4, #16]
 8009dc2:	1a98      	subs	r0, r3, r2
 8009dc4:	6963      	ldr	r3, [r4, #20]
 8009dc6:	b2f6      	uxtb	r6, r6
 8009dc8:	4283      	cmp	r3, r0
 8009dca:	4637      	mov	r7, r6
 8009dcc:	dc05      	bgt.n	8009dda <__swbuf_r+0x4e>
 8009dce:	4621      	mov	r1, r4
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	f7ff fa47 	bl	8009264 <_fflush_r>
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	d1ed      	bne.n	8009db6 <__swbuf_r+0x2a>
 8009dda:	68a3      	ldr	r3, [r4, #8]
 8009ddc:	3b01      	subs	r3, #1
 8009dde:	60a3      	str	r3, [r4, #8]
 8009de0:	6823      	ldr	r3, [r4, #0]
 8009de2:	1c5a      	adds	r2, r3, #1
 8009de4:	6022      	str	r2, [r4, #0]
 8009de6:	701e      	strb	r6, [r3, #0]
 8009de8:	6962      	ldr	r2, [r4, #20]
 8009dea:	1c43      	adds	r3, r0, #1
 8009dec:	429a      	cmp	r2, r3
 8009dee:	d004      	beq.n	8009dfa <__swbuf_r+0x6e>
 8009df0:	89a3      	ldrh	r3, [r4, #12]
 8009df2:	07db      	lsls	r3, r3, #31
 8009df4:	d5e1      	bpl.n	8009dba <__swbuf_r+0x2e>
 8009df6:	2e0a      	cmp	r6, #10
 8009df8:	d1df      	bne.n	8009dba <__swbuf_r+0x2e>
 8009dfa:	4621      	mov	r1, r4
 8009dfc:	4628      	mov	r0, r5
 8009dfe:	f7ff fa31 	bl	8009264 <_fflush_r>
 8009e02:	2800      	cmp	r0, #0
 8009e04:	d0d9      	beq.n	8009dba <__swbuf_r+0x2e>
 8009e06:	e7d6      	b.n	8009db6 <__swbuf_r+0x2a>

08009e08 <__swsetup_r>:
 8009e08:	b538      	push	{r3, r4, r5, lr}
 8009e0a:	4b29      	ldr	r3, [pc, #164]	@ (8009eb0 <__swsetup_r+0xa8>)
 8009e0c:	4605      	mov	r5, r0
 8009e0e:	6818      	ldr	r0, [r3, #0]
 8009e10:	460c      	mov	r4, r1
 8009e12:	b118      	cbz	r0, 8009e1c <__swsetup_r+0x14>
 8009e14:	6a03      	ldr	r3, [r0, #32]
 8009e16:	b90b      	cbnz	r3, 8009e1c <__swsetup_r+0x14>
 8009e18:	f7fc fc96 	bl	8006748 <__sinit>
 8009e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e20:	0719      	lsls	r1, r3, #28
 8009e22:	d422      	bmi.n	8009e6a <__swsetup_r+0x62>
 8009e24:	06da      	lsls	r2, r3, #27
 8009e26:	d407      	bmi.n	8009e38 <__swsetup_r+0x30>
 8009e28:	2209      	movs	r2, #9
 8009e2a:	602a      	str	r2, [r5, #0]
 8009e2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e30:	81a3      	strh	r3, [r4, #12]
 8009e32:	f04f 30ff 	mov.w	r0, #4294967295
 8009e36:	e033      	b.n	8009ea0 <__swsetup_r+0x98>
 8009e38:	0758      	lsls	r0, r3, #29
 8009e3a:	d512      	bpl.n	8009e62 <__swsetup_r+0x5a>
 8009e3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e3e:	b141      	cbz	r1, 8009e52 <__swsetup_r+0x4a>
 8009e40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e44:	4299      	cmp	r1, r3
 8009e46:	d002      	beq.n	8009e4e <__swsetup_r+0x46>
 8009e48:	4628      	mov	r0, r5
 8009e4a:	f7fd fc01 	bl	8007650 <_free_r>
 8009e4e:	2300      	movs	r3, #0
 8009e50:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e52:	89a3      	ldrh	r3, [r4, #12]
 8009e54:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009e58:	81a3      	strh	r3, [r4, #12]
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	6063      	str	r3, [r4, #4]
 8009e5e:	6923      	ldr	r3, [r4, #16]
 8009e60:	6023      	str	r3, [r4, #0]
 8009e62:	89a3      	ldrh	r3, [r4, #12]
 8009e64:	f043 0308 	orr.w	r3, r3, #8
 8009e68:	81a3      	strh	r3, [r4, #12]
 8009e6a:	6923      	ldr	r3, [r4, #16]
 8009e6c:	b94b      	cbnz	r3, 8009e82 <__swsetup_r+0x7a>
 8009e6e:	89a3      	ldrh	r3, [r4, #12]
 8009e70:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e78:	d003      	beq.n	8009e82 <__swsetup_r+0x7a>
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	f000 f883 	bl	8009f88 <__smakebuf_r>
 8009e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e86:	f013 0201 	ands.w	r2, r3, #1
 8009e8a:	d00a      	beq.n	8009ea2 <__swsetup_r+0x9a>
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	60a2      	str	r2, [r4, #8]
 8009e90:	6962      	ldr	r2, [r4, #20]
 8009e92:	4252      	negs	r2, r2
 8009e94:	61a2      	str	r2, [r4, #24]
 8009e96:	6922      	ldr	r2, [r4, #16]
 8009e98:	b942      	cbnz	r2, 8009eac <__swsetup_r+0xa4>
 8009e9a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009e9e:	d1c5      	bne.n	8009e2c <__swsetup_r+0x24>
 8009ea0:	bd38      	pop	{r3, r4, r5, pc}
 8009ea2:	0799      	lsls	r1, r3, #30
 8009ea4:	bf58      	it	pl
 8009ea6:	6962      	ldrpl	r2, [r4, #20]
 8009ea8:	60a2      	str	r2, [r4, #8]
 8009eaa:	e7f4      	b.n	8009e96 <__swsetup_r+0x8e>
 8009eac:	2000      	movs	r0, #0
 8009eae:	e7f7      	b.n	8009ea0 <__swsetup_r+0x98>
 8009eb0:	20000018 	.word	0x20000018

08009eb4 <_raise_r>:
 8009eb4:	291f      	cmp	r1, #31
 8009eb6:	b538      	push	{r3, r4, r5, lr}
 8009eb8:	4605      	mov	r5, r0
 8009eba:	460c      	mov	r4, r1
 8009ebc:	d904      	bls.n	8009ec8 <_raise_r+0x14>
 8009ebe:	2316      	movs	r3, #22
 8009ec0:	6003      	str	r3, [r0, #0]
 8009ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ec6:	bd38      	pop	{r3, r4, r5, pc}
 8009ec8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009eca:	b112      	cbz	r2, 8009ed2 <_raise_r+0x1e>
 8009ecc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ed0:	b94b      	cbnz	r3, 8009ee6 <_raise_r+0x32>
 8009ed2:	4628      	mov	r0, r5
 8009ed4:	f000 f830 	bl	8009f38 <_getpid_r>
 8009ed8:	4622      	mov	r2, r4
 8009eda:	4601      	mov	r1, r0
 8009edc:	4628      	mov	r0, r5
 8009ede:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ee2:	f000 b817 	b.w	8009f14 <_kill_r>
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d00a      	beq.n	8009f00 <_raise_r+0x4c>
 8009eea:	1c59      	adds	r1, r3, #1
 8009eec:	d103      	bne.n	8009ef6 <_raise_r+0x42>
 8009eee:	2316      	movs	r3, #22
 8009ef0:	6003      	str	r3, [r0, #0]
 8009ef2:	2001      	movs	r0, #1
 8009ef4:	e7e7      	b.n	8009ec6 <_raise_r+0x12>
 8009ef6:	2100      	movs	r1, #0
 8009ef8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009efc:	4620      	mov	r0, r4
 8009efe:	4798      	blx	r3
 8009f00:	2000      	movs	r0, #0
 8009f02:	e7e0      	b.n	8009ec6 <_raise_r+0x12>

08009f04 <raise>:
 8009f04:	4b02      	ldr	r3, [pc, #8]	@ (8009f10 <raise+0xc>)
 8009f06:	4601      	mov	r1, r0
 8009f08:	6818      	ldr	r0, [r3, #0]
 8009f0a:	f7ff bfd3 	b.w	8009eb4 <_raise_r>
 8009f0e:	bf00      	nop
 8009f10:	20000018 	.word	0x20000018

08009f14 <_kill_r>:
 8009f14:	b538      	push	{r3, r4, r5, lr}
 8009f16:	4d07      	ldr	r5, [pc, #28]	@ (8009f34 <_kill_r+0x20>)
 8009f18:	2300      	movs	r3, #0
 8009f1a:	4604      	mov	r4, r0
 8009f1c:	4608      	mov	r0, r1
 8009f1e:	4611      	mov	r1, r2
 8009f20:	602b      	str	r3, [r5, #0]
 8009f22:	f7f7 fdef 	bl	8001b04 <_kill>
 8009f26:	1c43      	adds	r3, r0, #1
 8009f28:	d102      	bne.n	8009f30 <_kill_r+0x1c>
 8009f2a:	682b      	ldr	r3, [r5, #0]
 8009f2c:	b103      	cbz	r3, 8009f30 <_kill_r+0x1c>
 8009f2e:	6023      	str	r3, [r4, #0]
 8009f30:	bd38      	pop	{r3, r4, r5, pc}
 8009f32:	bf00      	nop
 8009f34:	20000490 	.word	0x20000490

08009f38 <_getpid_r>:
 8009f38:	f7f7 bddc 	b.w	8001af4 <_getpid>

08009f3c <__swhatbuf_r>:
 8009f3c:	b570      	push	{r4, r5, r6, lr}
 8009f3e:	460c      	mov	r4, r1
 8009f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f44:	2900      	cmp	r1, #0
 8009f46:	b096      	sub	sp, #88	@ 0x58
 8009f48:	4615      	mov	r5, r2
 8009f4a:	461e      	mov	r6, r3
 8009f4c:	da0d      	bge.n	8009f6a <__swhatbuf_r+0x2e>
 8009f4e:	89a3      	ldrh	r3, [r4, #12]
 8009f50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f54:	f04f 0100 	mov.w	r1, #0
 8009f58:	bf14      	ite	ne
 8009f5a:	2340      	movne	r3, #64	@ 0x40
 8009f5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f60:	2000      	movs	r0, #0
 8009f62:	6031      	str	r1, [r6, #0]
 8009f64:	602b      	str	r3, [r5, #0]
 8009f66:	b016      	add	sp, #88	@ 0x58
 8009f68:	bd70      	pop	{r4, r5, r6, pc}
 8009f6a:	466a      	mov	r2, sp
 8009f6c:	f000 f848 	bl	800a000 <_fstat_r>
 8009f70:	2800      	cmp	r0, #0
 8009f72:	dbec      	blt.n	8009f4e <__swhatbuf_r+0x12>
 8009f74:	9901      	ldr	r1, [sp, #4]
 8009f76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f7e:	4259      	negs	r1, r3
 8009f80:	4159      	adcs	r1, r3
 8009f82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f86:	e7eb      	b.n	8009f60 <__swhatbuf_r+0x24>

08009f88 <__smakebuf_r>:
 8009f88:	898b      	ldrh	r3, [r1, #12]
 8009f8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f8c:	079d      	lsls	r5, r3, #30
 8009f8e:	4606      	mov	r6, r0
 8009f90:	460c      	mov	r4, r1
 8009f92:	d507      	bpl.n	8009fa4 <__smakebuf_r+0x1c>
 8009f94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009f98:	6023      	str	r3, [r4, #0]
 8009f9a:	6123      	str	r3, [r4, #16]
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	6163      	str	r3, [r4, #20]
 8009fa0:	b003      	add	sp, #12
 8009fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fa4:	ab01      	add	r3, sp, #4
 8009fa6:	466a      	mov	r2, sp
 8009fa8:	f7ff ffc8 	bl	8009f3c <__swhatbuf_r>
 8009fac:	9f00      	ldr	r7, [sp, #0]
 8009fae:	4605      	mov	r5, r0
 8009fb0:	4639      	mov	r1, r7
 8009fb2:	4630      	mov	r0, r6
 8009fb4:	f7fd fbc0 	bl	8007738 <_malloc_r>
 8009fb8:	b948      	cbnz	r0, 8009fce <__smakebuf_r+0x46>
 8009fba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fbe:	059a      	lsls	r2, r3, #22
 8009fc0:	d4ee      	bmi.n	8009fa0 <__smakebuf_r+0x18>
 8009fc2:	f023 0303 	bic.w	r3, r3, #3
 8009fc6:	f043 0302 	orr.w	r3, r3, #2
 8009fca:	81a3      	strh	r3, [r4, #12]
 8009fcc:	e7e2      	b.n	8009f94 <__smakebuf_r+0xc>
 8009fce:	89a3      	ldrh	r3, [r4, #12]
 8009fd0:	6020      	str	r0, [r4, #0]
 8009fd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fd6:	81a3      	strh	r3, [r4, #12]
 8009fd8:	9b01      	ldr	r3, [sp, #4]
 8009fda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009fde:	b15b      	cbz	r3, 8009ff8 <__smakebuf_r+0x70>
 8009fe0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fe4:	4630      	mov	r0, r6
 8009fe6:	f000 f81d 	bl	800a024 <_isatty_r>
 8009fea:	b128      	cbz	r0, 8009ff8 <__smakebuf_r+0x70>
 8009fec:	89a3      	ldrh	r3, [r4, #12]
 8009fee:	f023 0303 	bic.w	r3, r3, #3
 8009ff2:	f043 0301 	orr.w	r3, r3, #1
 8009ff6:	81a3      	strh	r3, [r4, #12]
 8009ff8:	89a3      	ldrh	r3, [r4, #12]
 8009ffa:	431d      	orrs	r5, r3
 8009ffc:	81a5      	strh	r5, [r4, #12]
 8009ffe:	e7cf      	b.n	8009fa0 <__smakebuf_r+0x18>

0800a000 <_fstat_r>:
 800a000:	b538      	push	{r3, r4, r5, lr}
 800a002:	4d07      	ldr	r5, [pc, #28]	@ (800a020 <_fstat_r+0x20>)
 800a004:	2300      	movs	r3, #0
 800a006:	4604      	mov	r4, r0
 800a008:	4608      	mov	r0, r1
 800a00a:	4611      	mov	r1, r2
 800a00c:	602b      	str	r3, [r5, #0]
 800a00e:	f7f7 fdd9 	bl	8001bc4 <_fstat>
 800a012:	1c43      	adds	r3, r0, #1
 800a014:	d102      	bne.n	800a01c <_fstat_r+0x1c>
 800a016:	682b      	ldr	r3, [r5, #0]
 800a018:	b103      	cbz	r3, 800a01c <_fstat_r+0x1c>
 800a01a:	6023      	str	r3, [r4, #0]
 800a01c:	bd38      	pop	{r3, r4, r5, pc}
 800a01e:	bf00      	nop
 800a020:	20000490 	.word	0x20000490

0800a024 <_isatty_r>:
 800a024:	b538      	push	{r3, r4, r5, lr}
 800a026:	4d06      	ldr	r5, [pc, #24]	@ (800a040 <_isatty_r+0x1c>)
 800a028:	2300      	movs	r3, #0
 800a02a:	4604      	mov	r4, r0
 800a02c:	4608      	mov	r0, r1
 800a02e:	602b      	str	r3, [r5, #0]
 800a030:	f7f7 fdd8 	bl	8001be4 <_isatty>
 800a034:	1c43      	adds	r3, r0, #1
 800a036:	d102      	bne.n	800a03e <_isatty_r+0x1a>
 800a038:	682b      	ldr	r3, [r5, #0]
 800a03a:	b103      	cbz	r3, 800a03e <_isatty_r+0x1a>
 800a03c:	6023      	str	r3, [r4, #0]
 800a03e:	bd38      	pop	{r3, r4, r5, pc}
 800a040:	20000490 	.word	0x20000490

0800a044 <_init>:
 800a044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a046:	bf00      	nop
 800a048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a04a:	bc08      	pop	{r3}
 800a04c:	469e      	mov	lr, r3
 800a04e:	4770      	bx	lr

0800a050 <_fini>:
 800a050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a052:	bf00      	nop
 800a054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a056:	bc08      	pop	{r3}
 800a058:	469e      	mov	lr, r3
 800a05a:	4770      	bx	lr
