// Seed: 1969008
module module_0 (
    input tri id_0,
    input wor id_1
);
  id_3 :
  assert property (@(posedge id_0) 1)
  else;
  assign id_3 = 1;
  tri1 id_4 = 1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  tri id_5 = 1, id_6;
  assign id_5 = 1;
  for (id_7 = 1; 1'b0; id_7 = 1'b0) begin : LABEL_0
    assign id_4 = id_4 + 1;
  end
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0
);
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.type_9 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire id_4;
  wire id_5;
endmodule
