

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Sat Apr 23 19:00:43 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F2450
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F2450 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PORTAbits	set	3968
    49  0000                     _TRISA	set	3986
    50  0000                     _ADCON1bits	set	4033
    51  0000                     _TRISB	set	3987
    52  0000                     _PORTB	set	3969
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57  003F50                     __pcinit:
    58                           	callstack 0
    59  003F50                     start_initialization:
    60                           	callstack 0
    61  003F50                     __initialization:
    62                           	callstack 0
    63  003F50                     end_of_initialization:
    64                           	callstack 0
    65  003F50                     __end_of__initialization:
    66                           	callstack 0
    67  003F50  0100               	movlb	0
    68  003F52  EFAB  F01F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71  000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73  000001                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76  000001                     	ds	1
    77  000002                     main@count:
    78                           	callstack 0
    79                           
    80                           ; 2 bytes @ 0x1
    81  000002                     	ds	2
    82                           
    83 ;;
    84 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    85 ;;
    86 ;; *************** function _main *****************
    87 ;; Defined at:
    88 ;;		line 62 in file "main.c"
    89 ;; Parameters:    Size  Location     Type
    90 ;;		None
    91 ;; Auto vars:     Size  Location     Type
    92 ;;  count           2    1[COMRAM] int 
    93 ;; Return value:  Size  Location     Type
    94 ;;                  1    wreg      void 
    95 ;; Registers used:
    96 ;;		wreg, status,2, status,0
    97 ;; Tracked objects:
    98 ;;		On entry : 0/0
    99 ;;		On exit  : 0/0
   100 ;;		Unchanged: 0/0
   101 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK4
   102 ;;      Params:         0       0       0       0
   103 ;;      Locals:         2       0       0       0
   104 ;;      Temps:          1       0       0       0
   105 ;;      Totals:         3       0       0       0
   106 ;;Total ram usage:        3 bytes
   107 ;; This function calls:
   108 ;;		Nothing
   109 ;; This function is called by:
   110 ;;		Startup code after reset
   111 ;; This function uses a non-reentrant model
   112 ;;
   113                           
   114                           	psect	text0
   115  003F56                     __ptext0:
   116                           	callstack 0
   117  003F56                     _main:
   118                           	callstack 31
   119  003F56                     
   120                           ;main.c: 63:     ADCON1bits.PCFG = 0b1111;
   121  003F56  0E0F               	movlw	15
   122  003F58  12C1               	iorwf	193,f,c	;volatile
   123                           
   124                           ;main.c: 64:     TRISA = 0b00000001;
   125  003F5A  0E01               	movlw	1
   126  003F5C  6E92               	movwf	146,c	;volatile
   127                           
   128                           ;main.c: 65:     TRISB = 0b00000000;
   129  003F5E  0E00               	movlw	0
   130  003F60  6E93               	movwf	147,c	;volatile
   131                           
   132                           ;main.c: 66:     int count = 0;
   133  003F62  0E00               	movlw	0
   134  003F64  6E03               	movwf	(main@count+1)^0,c
   135  003F66  0E00               	movlw	0
   136  003F68  6E02               	movwf	main@count^0,c
   137  003F6A                     l708:
   138                           
   139                           ;main.c: 68:         if(PORTAbits.RA0 == 1){
   140  003F6A  A080               	btfss	128,0,c	;volatile
   141  003F6C  EFBA  F01F         	goto	u11
   142  003F70  EFBC  F01F         	goto	u10
   143  003F74                     u11:
   144  003F74  EFCE  F01F         	goto	l18
   145  003F78                     u10:
   146  003F78                     l19:
   147  003F78  B080               	btfsc	128,0,c	;volatile
   148  003F7A  EFC1  F01F         	goto	u21
   149  003F7E  EFC3  F01F         	goto	u20
   150  003F82                     u21:
   151  003F82  EFBC  F01F         	goto	l19
   152  003F86                     u20:
   153  003F86                     
   154                           ;main.c: 70:         _delay((unsigned long)((15)*(40000000/4000.0)));
   155  003F86  0EC3               	movlw	195
   156  003F88  6E01               	movwf	??_main^0,c
   157  003F8A  0ECD               	movlw	205
   158  003F8C                     u67:
   159  003F8C  2EE8               	decfsz	wreg,f,c
   160  003F8E  D7FE               	bra	u67
   161  003F90  2E01               	decfsz	??_main^0,f,c
   162  003F92  D7FC               	bra	u67
   163  003F94  F000               	nop	
   164  003F96                     
   165                           ;main.c: 71:             PORTAbits.RA1 = 0;
   166  003F96  9280               	bcf	128,1,c	;volatile
   167                           
   168                           ;main.c: 72:         } else if (PORTAbits.RA0 == 0) {
   169  003F98  EFB5  F01F         	goto	l708
   170  003F9C                     l18:
   171  003F9C  B080               	btfsc	128,0,c	;volatile
   172  003F9E  EFD3  F01F         	goto	u31
   173  003FA2  EFD5  F01F         	goto	u30
   174  003FA6                     u31:
   175  003FA6  EFB5  F01F         	goto	l708
   176  003FAA                     u30:
   177  003FAA                     l24:
   178  003FAA  A080               	btfss	128,0,c	;volatile
   179  003FAC  EFDA  F01F         	goto	u41
   180  003FB0  EFDC  F01F         	goto	u40
   181  003FB4                     u41:
   182  003FB4  EFD5  F01F         	goto	l24
   183  003FB8                     u40:
   184  003FB8                     
   185                           ;main.c: 74:             _delay((unsigned long)((15)*(40000000/4000.0)));
   186  003FB8  0EC3               	movlw	195
   187  003FBA  6E01               	movwf	??_main^0,c
   188  003FBC  0ECD               	movlw	205
   189  003FBE                     u77:
   190  003FBE  2EE8               	decfsz	wreg,f,c
   191  003FC0  D7FE               	bra	u77
   192  003FC2  2E01               	decfsz	??_main^0,f,c
   193  003FC4  D7FC               	bra	u77
   194  003FC6  F000               	nop	
   195  003FC8                     
   196                           ;main.c: 75:             PORTAbits.RA1 = 1;
   197  003FC8  8280               	bsf	128,1,c	;volatile
   198  003FCA                     
   199                           ;main.c: 76:             count++;
   200  003FCA  4A02               	infsnz	main@count^0,f,c
   201  003FCC  2A03               	incf	(main@count+1)^0,f,c
   202                           
   203                           ;main.c: 77:             if (count > 15) {
   204  003FCE  BE03               	btfsc	(main@count+1)^0,7,c
   205  003FD0  EFF3  F01F         	goto	u51
   206  003FD4  5003               	movf	(main@count+1)^0,w,c
   207  003FD6  E109               	bnz	u50
   208  003FD8  0E10               	movlw	16
   209  003FDA  5C02               	subwf	main@count^0,w,c
   210  003FDC  A0D8               	btfss	status,0,c
   211  003FDE  EFF3  F01F         	goto	u51
   212  003FE2  EFF5  F01F         	goto	u50
   213  003FE6                     u51:
   214  003FE6  EFFA  F01F         	goto	l726
   215  003FEA                     u50:
   216  003FEA                     
   217                           ;main.c: 78:                 count = 0;
   218  003FEA  0E00               	movlw	0
   219  003FEC  6E03               	movwf	(main@count+1)^0,c
   220  003FEE  0E00               	movlw	0
   221  003FF0  6E02               	movwf	main@count^0,c
   222  003FF2  00FF               	reset		;# 
   223  003FF4                     l726:
   224                           
   225                           ;main.c: 81:             PORTB = count;
   226  003FF4  C002  FF81         	movff	main@count,3969	;volatile
   227  003FF8  EFB5  F01F         	goto	l708
   228  003FFC  EF00  F000         	goto	start
   229  004000                     __end_of_main:
   230                           	callstack 0
   231  0000                     
   232                           	psect	rparam
   233  0000                     
   234                           	psect	idloc
   235                           
   236                           ;Config register IDLOC0 @ 0x200000
   237                           ;	unspecified, using default values
   238  200000                     	org	2097152
   239  200000  FF                 	db	255
   240                           
   241                           ;Config register IDLOC1 @ 0x200001
   242                           ;	unspecified, using default values
   243  200001                     	org	2097153
   244  200001  FF                 	db	255
   245                           
   246                           ;Config register IDLOC2 @ 0x200002
   247                           ;	unspecified, using default values
   248  200002                     	org	2097154
   249  200002  FF                 	db	255
   250                           
   251                           ;Config register IDLOC3 @ 0x200003
   252                           ;	unspecified, using default values
   253  200003                     	org	2097155
   254  200003  FF                 	db	255
   255                           
   256                           ;Config register IDLOC4 @ 0x200004
   257                           ;	unspecified, using default values
   258  200004                     	org	2097156
   259  200004  FF                 	db	255
   260                           
   261                           ;Config register IDLOC5 @ 0x200005
   262                           ;	unspecified, using default values
   263  200005                     	org	2097157
   264  200005  FF                 	db	255
   265                           
   266                           ;Config register IDLOC6 @ 0x200006
   267                           ;	unspecified, using default values
   268  200006                     	org	2097158
   269  200006  FF                 	db	255
   270                           
   271                           ;Config register IDLOC7 @ 0x200007
   272                           ;	unspecified, using default values
   273  200007                     	org	2097159
   274  200007  FF                 	db	255
   275                           
   276                           	psect	config
   277                           
   278                           ;Config register CONFIG1L @ 0x300000
   279                           ;	PLL Prescaler Selection bits
   280                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   281                           ;	System Clock Postscaler Selection bits
   282                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   283                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   284                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   285  300000                     	org	3145728
   286  300000  00                 	db	0
   287                           
   288                           ;Config register CONFIG1H @ 0x300001
   289                           ;	Oscillator Selection bits
   290                           ;	FOSC = INTOSC_XT, Internal oscillator, XT used by USB (INTXT)
   291                           ;	Fail-Safe Clock Monitor Enable bit
   292                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   293                           ;	Internal/External Oscillator Switchover bit
   294                           ;	IESO = OFF, Oscillator Switchover mode disabled
   295  300001                     	org	3145729
   296  300001  0A                 	db	10
   297                           
   298                           ;Config register CONFIG2L @ 0x300002
   299                           ;	Power-up Timer Enable bit
   300                           ;	PWRT = OFF, PWRT disabled
   301                           ;	Brown-out Reset Enable bits
   302                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   303                           ;	Brown-out Reset Voltage bits
   304                           ;	BORV = 21, 2.1V
   305                           ;	USB Voltage Regulator Enable bit
   306                           ;	VREGEN = OFF, USB voltage regulator disabled
   307  300002                     	org	3145730
   308  300002  1F                 	db	31
   309                           
   310                           ;Config register CONFIG2H @ 0x300003
   311                           ;	Watchdog Timer Enable bit
   312                           ;	WDT = ON, WDT enabled
   313                           ;	Watchdog Timer Postscale Select bits
   314                           ;	WDTPS = 32768, 1:32768
   315  300003                     	org	3145731
   316  300003  1F                 	db	31
   317                           
   318                           ; Padding undefined space
   319  300004                     	org	3145732
   320  300004  FF                 	db	255
   321                           
   322                           ;Config register CONFIG3H @ 0x300005
   323                           ;	PORTB A/D Enable bit
   324                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   325                           ;	Low-Power Timer 1 Oscillator Enable bit
   326                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   327                           ;	MCLR Pin Enable bit
   328                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   329  300005                     	org	3145733
   330  300005  82                 	db	130
   331                           
   332                           ;Config register CONFIG4L @ 0x300006
   333                           ;	Stack Full/Underflow Reset Enable bit
   334                           ;	STVREN = ON, Stack full/underflow will cause Reset
   335                           ;	Single-Supply ICSP Enable bit
   336                           ;	LVP = ON, Single-Supply ICSP enabled
   337                           ;	Boot Block Size Select bit
   338                           ;	BBSIZ = BB1K, 1KW Boot block size
   339                           ;	Extended Instruction Set Enable bit
   340                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   341                           ;	Background Debugger Enable bit
   342                           ;	DEBUG = 0x1, unprogrammed default
   343  300006                     	org	3145734
   344  300006  85                 	db	133
   345                           
   346                           ; Padding undefined space
   347  300007                     	org	3145735
   348  300007  FF                 	db	255
   349                           
   350                           ;Config register CONFIG5L @ 0x300008
   351                           ;	Code Protection bit
   352                           ;	CP0 = OFF, Block 0 (000800-001FFFh) or (001000-001FFFh) is not code-protected
   353                           ;	Code Protection bit
   354                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   355  300008                     	org	3145736
   356  300008  03                 	db	3
   357                           
   358                           ;Config register CONFIG5H @ 0x300009
   359                           ;	Boot Block Code Protection bit
   360                           ;	CPB = OFF, Boot block (000000-0007FFh) or (000000-000FFFh) is not code-protected
   361  300009                     	org	3145737
   362  300009  40                 	db	64
   363                           
   364                           ;Config register CONFIG6L @ 0x30000A
   365                           ;	Write Protection bit
   366                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) or (001000-001FFFh) is not write-protected
   367                           ;	Write Protection bit
   368                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   369  30000A                     	org	3145738
   370  30000A  03                 	db	3
   371                           
   372                           ;Config register CONFIG6H @ 0x30000B
   373                           ;	Configuration Register Write Protection bit
   374                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   375                           ;	Boot Block Write Protection bit
   376                           ;	WRTB = OFF, Boot block (000000-0007FFh) or (000000-000FFFh) is not write-protected
   377  30000B                     	org	3145739
   378  30000B  60                 	db	96
   379                           
   380                           ;Config register CONFIG7L @ 0x30000C
   381                           ;	Table Read Protection bit
   382                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) or (001000-001FFFh) is not protected from table 
      +                          reads executed in other blocks
   383                           ;	Table Read Protection bit
   384                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   385  30000C                     	org	3145740
   386  30000C  03                 	db	3
   387                           
   388                           ;Config register CONFIG7H @ 0x30000D
   389                           ;	Boot Block Table Read Protection bit
   390                           ;	EBTRB = OFF, Boot block (000000-0007FFh) or (000000-000FFFh) is not protected from tab
      +                          le reads executed in other blocks
   391  30000D                     	org	3145741
   392  30000D  40                 	db	64
   393                           tosu	equ	0xFFF
   394                           tosh	equ	0xFFE
   395                           tosl	equ	0xFFD
   396                           stkptr	equ	0xFFC
   397                           pclatu	equ	0xFFB
   398                           pclath	equ	0xFFA
   399                           pcl	equ	0xFF9
   400                           tblptru	equ	0xFF8
   401                           tblptrh	equ	0xFF7
   402                           tblptrl	equ	0xFF6
   403                           tablat	equ	0xFF5
   404                           prodh	equ	0xFF4
   405                           prodl	equ	0xFF3
   406                           indf0	equ	0xFEF
   407                           postinc0	equ	0xFEE
   408                           postdec0	equ	0xFED
   409                           preinc0	equ	0xFEC
   410                           plusw0	equ	0xFEB
   411                           fsr0h	equ	0xFEA
   412                           fsr0l	equ	0xFE9
   413                           wreg	equ	0xFE8
   414                           indf1	equ	0xFE7
   415                           postinc1	equ	0xFE6
   416                           postdec1	equ	0xFE5
   417                           preinc1	equ	0xFE4
   418                           plusw1	equ	0xFE3
   419                           fsr1h	equ	0xFE2
   420                           fsr1l	equ	0xFE1
   421                           bsr	equ	0xFE0
   422                           indf2	equ	0xFDF
   423                           postinc2	equ	0xFDE
   424                           postdec2	equ	0xFDD
   425                           preinc2	equ	0xFDC
   426                           plusw2	equ	0xFDB
   427                           fsr2h	equ	0xFDA
   428                           fsr2l	equ	0xFD9
   429                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      3       3
    BANK0           160      0       0
    BANK1           256      0       0
    BANK4           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK4

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0      30
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      3       3       1        3.2%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK4           100      0       0       7        0.0%
BANK4              100      0       0       8        0.0%
BITBIGSFRh          3E      0       0       9        0.0%
BITBIGSFRlh         2D      0       0      10        0.0%
BITBIGSFRllh        10      0       0      11        0.0%
BITBIGSFRlll        20      0       0      12        0.0%
ABS                  0      0       0      13        0.0%
BIGRAM_1           100      0       0      14        0.0%
BIGRAM             1FF      0       0      15        0.0%
DATA                 0      0       0      16        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Sat Apr 23 19:00:43 2022

                     l24 3FAA                       l18 3F9C                       l19 3F78  
                     u10 3F78                       u11 3F74                       u20 3F86  
                     u21 3F82                       u30 3FAA                       u31 3FA6  
                     u40 3FB8                       u41 3FB4                       u50 3FEA  
                     u51 3FE6                       u67 3F8C                       u77 3FBE  
                    l720 3FC8                      l712 3F86                      l722 3FCA  
                    l714 3F96                      l706 3F56                      l724 3FEA  
                    l708 3F6A                      l726 3FF4                      l718 3FB8  
                    wreg 000FE8                     _main 3F56                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _PORTB 000F81  
                  _TRISA 000F92                    _TRISB 000F93                    status 000FD8  
        __initialization 3F50             __end_of_main 4000                   ??_main 0001  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 3F50            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 3F50  
                __ramtop 0500                  __ptext0 3F56     end_of_initialization 3F50  
              _PORTAbits 000F80      start_initialization 3F50               _ADCON1bits 000FC1  
              main@count 0002                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
