# FPGA ADC Converter

This project implements an **Analog-to-Digital Converter (ADC)** using an FPGA and a **Finite State Machine (FSM)** for control. The system converts an analog voltage into an 8-bit digital value and displays the result on a **7-segment display**.

## ğŸ”§ Project Overview
- **ADC Type:** Counting ADC  
- **Resolution:** 8-bit (256 steps, ~13mV per step)  
- **Voltage Range:** 0V - 3.3V  
- **Control System:** FSM manages ADC process  
- **Display:** 7-segment display visualization  
- **Clock Speed:** 100 MHz  

## ğŸ“ File Structure
fpga_adc_converter/ â”‚â”€â”€ README.md # Project documentation
â”‚â”€â”€ src/ # VHDL source files
â”‚ â”œâ”€â”€ adc.vhd # Main ADC module
â”‚ â”œâ”€â”€ fsm.vhd # Finite State Machine for ADC
â”‚ â”œâ”€â”€ scaling_unit.vhd # Scaling unit for output
â”‚ â”œâ”€â”€ testbench.vhd # Testbench for simulation
â”‚â”€â”€ constraints/ # FPGA pin assignments
â”‚ â”œâ”€â”€ constraints.xdc # Xilinx constraints file
â”‚â”€â”€ schematic/ # Circuit schematics
â”‚ â”œâ”€â”€ schematic.png # ADC system diagram
â”‚â”€â”€ simulation/ # Simulated waveforms and test results
â”‚ â”œâ”€â”€ waveform.png # Timing analysis output
â”‚â”€â”€ photos/ # Images of FPGA setup
â”‚ â”œâ”€â”€ board_setup.jpg # FPGA and connected components
â”‚â”€â”€ report/ # Project documentation
â”‚ â”œâ”€â”€ fpga_adc_report.pdf # Full project report

markdown
KopiÃ©r
Rediger

## âš™ï¸ System Components
### **1ï¸âƒ£ Finite State Machine (FSM)**
- Controls ADC operation, ensuring a stepwise conversion.
- Handles state transitions for **Idle â†’ Start â†’ Convert â†’ Complete**.

### **2ï¸âƒ£ ADC Module**
- Converts analog input to an 8-bit digital value.
- Uses an **R-2R resistor ladder** for reference voltage comparison.
- Outputs data for visualization.

### **3ï¸âƒ£ Scaling Unit**
- Converts ADC output into **millivolt values**.
- Formats values for a **7-segment display**.

### **4ï¸âƒ£ Display Multiplexer**
- Controls **which digit** of the **7-segment display** is active at any given time.

## ğŸ› ï¸ Simulation & Results
- âœ… **FSM correctly transitions through states**.
- âœ… **ADC properly counts up and stops at correct voltage**.
- âš ï¸ **Simulation issues**: Display output remains constant in some cases.
- ğŸ” **Further debugging needed** for final implementation.

## ğŸš€ Future Improvements
- Debug display update logic in FSM.
- Improve ADC accuracy and ensure real-time responsiveness.
- Optimize FPGA constraints for better stability.

## ğŸ“Œ Usage
1. Open and analyze **VHDL files** in `src/`.
3. View **schematic** in `schematic/` for circuit design.
4. Check `report/` for full documentation.

## ğŸ‘¥ Contributors
- **Danni Raetzel**
- Lucie MandÃ¸e
- Martin Elken
- Mikkel Amstrup Brandt Neiiendam
- Kasper David Arberg
