{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493838293894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493838293925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 15:04:53 2017 " "Processing started: Wed May 03 15:04:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493838293925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838293925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838293925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493838294954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-synchronizer_arch " "Found design unit 1: synchronizer-synchronizer_arch" {  } { { "../../src/rtl_src/synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/synchronizer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304252 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../../src/rtl_src/synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/peripheral_on_external_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/peripheral_on_external_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_on_external_bus-peripheral_on_external_bus_arch " "Found design unit 1: peripheral_on_external_bus-peripheral_on_external_bus_arch" {  } { { "../../src/rtl_src/peripheral_on_external_bus.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/peripheral_on_external_bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304252 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_on_external_bus " "Found entity 1: peripheral_on_external_bus" {  } { { "../../src/rtl_src/peripheral_on_external_bus.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/peripheral_on_external_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304252 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"begin\", or a declaration statement lab4.vhd(270) " "VHDL syntax error at lab4.vhd(270) near text \"signal\";  expecting \"begin\", or a declaration statement" {  } { { "../../src/rtl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/lab4.vhd" 270 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/lab4.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/lab4.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/hexdisplaydriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/hexdisplaydriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDisplayDriver-hexDisplayDriver_arch " "Found design unit 1: hexDisplayDriver-hexDisplayDriver_arch" {  } { { "../../src/rtl_src/hexDisplayDriver.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/hexDisplayDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304283 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDisplayDriver " "Found entity 1: hexDisplayDriver" {  } { { "../../src/rtl_src/hexDisplayDriver.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/hexDisplayDriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "../../src/rtl_src/debounce.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/debounce.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304283 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../src/rtl_src/debounce.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/debounce.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/codec_dac_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/codec_dac_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_dac_interface-codec_dac_interface_arch " "Found design unit 1: codec_dac_interface-codec_dac_interface_arch" {  } { { "../../src/rtl_src/codec_dac_interface.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/codec_dac_interface.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304299 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_dac_interface " "Found entity 1: codec_dac_interface" {  } { { "../../src/rtl_src/codec_dac_interface.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/codec_dac_interface.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/accum_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/pipeline_ex/not_pipelined/src/rtl_src/accum_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accum_mod-accum_mod_arch " "Found design unit 1: accum_mod-accum_mod_arch" {  } { { "../../src/rtl_src/accum_mod.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/accum_mod.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304299 ""} { "Info" "ISGN_ENTITY_NAME" "1 accum_mod " "Found entity 1: accum_mod" {  } { { "../../src/rtl_src/accum_mod.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/src/rtl_src/accum_mod.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/nios_sytem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_sytem/synthesis/nios_sytem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sytem-rtl " "Found design unit 1: nios_sytem-rtl" {  } { { "nios_sytem/synthesis/nios_sytem.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/nios_sytem.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304314 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem " "Found entity 1: nios_sytem" {  } { { "nios_sytem/synthesis/nios_sytem.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/nios_sytem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/nios_sytem_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_sytem/synthesis/nios_sytem_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sytem_rst_controller-rtl " "Found design unit 1: nios_sytem_rst_controller-rtl" {  } { { "nios_sytem/synthesis/nios_sytem_rst_controller.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/nios_sytem_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304314 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_rst_controller " "Found entity 1: nios_sytem_rst_controller" {  } { { "nios_sytem/synthesis/nios_sytem_rst_controller.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/nios_sytem_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/nios_sytem_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_sytem/synthesis/nios_sytem_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sytem_rst_controller_001-rtl " "Found design unit 1: nios_sytem_rst_controller_001-rtl" {  } { { "nios_sytem/synthesis/nios_sytem_rst_controller_001.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/nios_sytem_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304314 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_rst_controller_001 " "Found entity 1: nios_sytem_rst_controller_001" {  } { { "nios_sytem/synthesis/nios_sytem_rst_controller_001.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/nios_sytem_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_sytem/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_sytem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_irq_mapper " "Found entity 1: nios_sytem_irq_mapper" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_irq_mapper.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0 " "Found entity 1: nios_sytem_mm_interconnect_0" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_sytem_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_sytem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sytem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_sytem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304361 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_sytem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_sytem_mm_interconnect_0_rsp_mux_001" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_rsp_mux " "Found entity 1: nios_sytem_mm_interconnect_0_rsp_mux" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_rsp_demux " "Found entity 1: nios_sytem_mm_interconnect_0_rsp_demux" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_sytem_mm_interconnect_0_cmd_mux_003" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_cmd_mux " "Found entity 1: nios_sytem_mm_interconnect_0_cmd_mux" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_sytem_mm_interconnect_0_cmd_demux_001" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_cmd_demux " "Found entity 1: nios_sytem_mm_interconnect_0_cmd_demux" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sytem_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_sytem_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493838304408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sytem_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_sytem_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493838304408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_sytem_mm_interconnect_0_router_005_default_decode" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304408 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sytem_mm_interconnect_0_router_005 " "Found entity 2: nios_sytem_mm_interconnect_0_router_005" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sytem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_sytem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493838304408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sytem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_sytem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493838304408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_sytem_mm_interconnect_0_router_002_default_decode" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304408 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sytem_mm_interconnect_0_router_002 " "Found entity 2: nios_sytem_mm_interconnect_0_router_002" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sytem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_sytem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493838304408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sytem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_sytem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493838304408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_sytem_mm_interconnect_0_router_001_default_decode" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304408 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sytem_mm_interconnect_0_router_001 " "Found entity 2: nios_sytem_mm_interconnect_0_router_001" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sytem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_sytem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493838304424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sytem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_sytem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493838304424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_mm_interconnect_0_router_default_decode " "Found entity 1: nios_sytem_mm_interconnect_0_router_default_decode" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304424 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sytem_mm_interconnect_0_router " "Found entity 2: nios_sytem_mm_interconnect_0_router" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_sytem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_sytem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_sytem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_sytem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_sytem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_sytem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_to_external_bus_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_to_external_bus_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_to_external_bus_bridge_0 " "Found entity 1: nios_sytem_to_external_bus_bridge_0" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_to_external_bus_bridge_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_to_external_bus_bridge_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_sysid_qsys_0 " "Found entity 1: nios_sytem_sysid_qsys_0" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_sysid_qsys_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_pio_1 " "Found entity 1: nios_sytem_pio_1" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_pio_1.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_pio_0 " "Found entity 1: nios_sytem_pio_0" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_pio_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_onchip_memory2_0 " "Found entity 1: nios_sytem_onchip_memory2_0" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_onchip_memory2_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_nios2_gen2_0 " "Found entity 1: nios_sytem_nios2_gen2_0" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_sytem_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sytem_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_sytem_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sytem_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_sytem_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sytem_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_sytem_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sytem_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_sytem_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_sytem_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_sytem_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_sytem_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_sytem_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_sytem_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_sytem_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_sytem_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_sytem_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_sytem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_sytem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_sytem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_sytem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_sytem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_sytem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_sytem_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_sytem_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_sytem_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_sytem_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_sytem_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_sytem_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_sytem_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_sytem_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_sytem_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_sytem_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_sytem_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_sytem_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_sytem_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_sytem_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_sytem_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_sytem_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_sytem_nios2_gen2_0_cpu " "Found entity 21: nios_sytem_nios2_gen2_0_cpu" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_sytem_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_sytem_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_sytem_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_sytem_nios2_gen2_0_cpu_test_bench" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_sytem_jtag_uart_0_sim_scfifo_w" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304517 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sytem_jtag_uart_0_scfifo_w " "Found entity 2: nios_sytem_jtag_uart_0_scfifo_w" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304517 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sytem_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_sytem_jtag_uart_0_sim_scfifo_r" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304517 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sytem_jtag_uart_0_scfifo_r " "Found entity 4: nios_sytem_jtag_uart_0_scfifo_r" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304517 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sytem_jtag_uart_0 " "Found entity 5: nios_sytem_jtag_uart_0" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_iic_data_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_iic_data_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_iic_data_bit " "Found entity 1: nios_sytem_iic_data_bit" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_iic_data_bit.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_iic_data_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sytem/synthesis/submodules/nios_sytem_iic_clock_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sytem/synthesis/submodules/nios_sytem_iic_clock_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sytem_iic_clock_bit " "Found entity 1: nios_sytem_iic_clock_bit" {  } { { "nios_sytem/synthesis/submodules/nios_sytem_iic_clock_bit.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/nios_sytem/synthesis/submodules/nios_sytem_iic_clock_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wave_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_ram-SYN " "Found design unit 1: wave_ram-SYN" {  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/wave_ram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304533 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_ram " "Found entity 1: wave_ram" {  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/wave_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_ram_cos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wave_ram_cos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_ram_cos-SYN " "Found design unit 1: wave_ram_cos-SYN" {  } { { "wave_ram_cos.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/wave_ram_cos.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304533 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_ram_cos " "Found entity 1: wave_ram_cos" {  } { { "wave_ram_cos.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/wave_ram_cos.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493838304533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/pipeline_ex/not_pipelined/quartus/lab4_quartus/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838304642 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "882 " "Peak virtual memory: 882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493838306030 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 03 15:05:06 2017 " "Processing ended: Wed May 03 15:05:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493838306030 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493838306030 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493838306030 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838306030 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493838306842 ""}
