Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: top_processor_fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_processor_fpga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_processor_fpga"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top_processor_fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/common.vhd" in Library work.
Architecture common of Entity common is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/my_genpulse.vhd" in Library work.
Architecture behavioral of Entity my_genpulse is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/hex2sevenseg.vhd" in Library work.
Architecture structure of Entity hex2sevenseg is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/PC.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/Registers.vhd" in Library work.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/ALU.vhd" in Library work.
Architecture rtl of Entity alu is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/Instructions_ROM.vhd" in Library work.
Architecture behavioral of Entity instructions_rom is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/Controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/Decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/top_processor.vhd" in Library work.
Architecture rtl of Entity top_processor is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/serializer.vhd" in Library work.
Architecture behavioral of Entity serializer is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/debouncer.vhd" in Library work.
Architecture rtl of Entity debouncer is up to date.
Compiling vhdl file "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/top_processor_fpga.vhd" in Library work.
Entity <top_processor_fpga> compiled.
Entity <top_processor_fpga> (Architecture <rtl>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_processor_fpga> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <top_processor> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <serializer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Instructions_ROM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <my_genpulse> in library <work> (architecture <behavioral>) with generics.
	COUNT = 100000

Analyzing hierarchy for entity <hex2sevenseg> in library <work> (architecture <structure>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_processor_fpga> in library <work> (Architecture <rtl>).
Entity <top_processor_fpga> analyzed. Unit <top_processor_fpga> generated.

Analyzing Entity <top_processor> in library <work> (Architecture <rtl>).
Entity <top_processor> analyzed. Unit <top_processor> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <Registers> in library <work> (Architecture <behavioral>).
Entity <Registers> analyzed. Unit <Registers> generated.

Analyzing Entity <ALU> in library <work> (Architecture <rtl>).
INFO:Xst:1561 - "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/ALU.vhd" line 40: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/ALU.vhd" line 52: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/ALU.vhd" line 60: Mux is complete : default of case is discarded
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Instructions_ROM> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <rom<0>> in unit <Instructions_ROM> has a constant value of 0001001000000111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<1>> in unit <Instructions_ROM> has a constant value of 0001010000001000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<2>> in unit <Instructions_ROM> has a constant value of 0000011001010000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<249>> in unit <Instructions_ROM> has a constant value of 0000001001000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<250>> in unit <Instructions_ROM> has a constant value of 0000010010001000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<251>> in unit <Instructions_ROM> has a constant value of 0000011011010000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<252>> in unit <Instructions_ROM> has a constant value of 0000100100011000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<253>> in unit <Instructions_ROM> has a constant value of 0000101101100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<254>> in unit <Instructions_ROM> has a constant value of 0000110110101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<255>> in unit <Instructions_ROM> has a constant value of 0000111111110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<3>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<4>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<5>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<6>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<7>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<8>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<9>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<10>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<11>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<12>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<13>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<14>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<15>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<16>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<17>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<18>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<19>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<20>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<21>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<22>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<23>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<24>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<25>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<26>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<27>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<28>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<29>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<30>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<31>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<32>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<33>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<34>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<35>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<36>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<37>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<38>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<39>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<40>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<41>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<42>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<43>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<44>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<45>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<46>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<47>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<48>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<49>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<50>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<51>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<52>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<53>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<54>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<55>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<56>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<57>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<58>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<59>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<60>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<61>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<62>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<63>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<64>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<65>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<66>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<67>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<68>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<69>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<70>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<71>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<72>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<73>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<74>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<75>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<76>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<77>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<78>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<79>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<80>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<81>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<82>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<83>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<84>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<85>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<86>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<87>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<88>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<89>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<90>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<91>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<92>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<93>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<94>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<95>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<96>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<97>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<98>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<99>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<100>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<101>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<102>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<103>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<104>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<105>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<106>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<107>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<108>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<109>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<110>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<111>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<112>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<113>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<114>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<115>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<116>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<117>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<118>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<119>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<120>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<121>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<122>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<123>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<124>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<125>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<126>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<127>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<128>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<129>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<130>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<131>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<132>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<133>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<134>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<135>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<136>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<137>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<138>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<139>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<140>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<141>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<142>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<143>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<144>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<145>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<146>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<147>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<148>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<149>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<150>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<151>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<152>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<153>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<154>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<155>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<156>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<157>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<158>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<159>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<160>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<161>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<162>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<163>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<164>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<165>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<166>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<167>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<168>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<169>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<170>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<171>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<172>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<173>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<174>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<175>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<176>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<177>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<178>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<179>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<180>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<181>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<182>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<183>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<184>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<185>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<186>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<187>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<188>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<189>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<190>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<191>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<192>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<193>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<194>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<195>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<196>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<197>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<198>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<199>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<200>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<201>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<202>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<203>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<204>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<205>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<206>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<207>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<208>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<209>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<210>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<211>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<212>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<213>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<214>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<215>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<216>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<217>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<218>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<219>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<220>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<221>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<222>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<223>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<224>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<225>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<226>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<227>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<228>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<229>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<230>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<231>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<232>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<233>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<234>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<235>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<236>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<237>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<238>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<239>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<240>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<241>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<242>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<243>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<244>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<245>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<246>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<247>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rom<248>> in unit <Instructions_ROM> has a constant value of 1010111111111111 during circuit operation. The register is replaced by logic.
Entity <Instructions_ROM> analyzed. Unit <Instructions_ROM> generated.

Analyzing Entity <Controller> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/Controller.vhd" line 104: Mux is complete : default of case is discarded
Entity <Controller> analyzed. Unit <Controller> generated.

Analyzing Entity <Decoder> in library <work> (Architecture <behavioral>).
Entity <Decoder> analyzed. Unit <Decoder> generated.

Analyzing Entity <serializer> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/serializer.vhd" line 61: Unconnected output port 'Q' of component 'my_genpulse'.
Entity <serializer> analyzed. Unit <serializer> generated.

Analyzing generic Entity <my_genpulse> in library <work> (Architecture <behavioral>).
	COUNT = 100000
Entity <my_genpulse> analyzed. Unit <my_genpulse> generated.

Analyzing Entity <hex2sevenseg> in library <work> (Architecture <structure>).
Entity <hex2sevenseg> analyzed. Unit <hex2sevenseg> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <rtl>).
Entity <debouncer> analyzed. Unit <debouncer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <reg<0>> in unit <Registers> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <debouncer>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/debouncer.vhd".
    Found 1-bit register for signal <pb_debounced>.
    Found 23-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 23.
    Found 1-bit register for signal <pb_sampled>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <PC>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/PC.vhd".
    Found 8-bit up counter for signal <PC_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <PC> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/Registers.vhd".
    Found 8-bit 8-to-1 multiplexer for signal <Rs2_data_out>.
    Found 8-bit 8-to-1 multiplexer for signal <Rs1_data_out>.
    Found 56-bit register for signal <reg<1:7>>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Registers> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/ALU.vhd".
    Found 8-bit 16-to-1 multiplexer for signal <result>.
    Found 8-bit addsub for signal <result$addsub0000>.
    Found 8-bit shifter logical left for signal <result$mux0001> created at line 32.
    Found 8-bit shifter logical right for signal <result$mux0002> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <Instructions_ROM>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/Instructions_ROM.vhd".
    Found 256x16-bit ROM for signal <data_out>.
    Summary:
	inferred   1 ROM(s).
Unit <Instructions_ROM> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/Controller.vhd".
    Found 16x4-bit ROM for signal <control_reg>.
    Found 8-bit adder for signal <new_PC>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Adder/Subtractor(s).
Unit <Controller> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/Decoder.vhd".
Unit <Decoder> synthesized.


Synthesizing Unit <my_genpulse>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/my_genpulse.vhd".
    Found 17-bit up counter for signal <Qt>.
    Summary:
	inferred   1 Counter(s).
Unit <my_genpulse> synthesized.


Synthesizing Unit <hex2sevenseg>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/hex2sevenseg.vhd".
    Found 16x7-bit ROM for signal <leds>.
    Summary:
	inferred   1 ROM(s).
Unit <hex2sevenseg> synthesized.


Synthesizing Unit <top_processor>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/top_processor.vhd".
Unit <top_processor> synthesized.


Synthesizing Unit <serializer>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/serializer.vhd".
    Found finite state machine <FSM_0> for signal <y>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | resetn                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <s>.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <serializer> synthesized.


Synthesizing Unit <top_processor_fpga>.
    Related source file is "C:/Users/gayan/Documents/FVR/CPU VHDL/Task1_FPGA/top_processor_fpga.vhd".
WARNING:Xst:646 - Signal <result<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <operand_2<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <operand_1<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top_processor_fpga> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x4-bit ROM                                          : 1
 16x7-bit ROM                                          : 1
 256x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 23-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 9
 1-bit register                                        : 2
 8-bit register                                        : 7
# Multiplexers                                         : 3
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <seven_seg_inst/y/FSM> on signal <y[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s1    | 00
 s2    | 01
 s3    | 11
 s4    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 3
 16x4-bit ROM                                          : 1
 16x7-bit ROM                                          : 1
 256x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 23-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Multiplexers                                         : 17
 1-bit 8-to-1 multiplexer                              : 16
 8-bit 16-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_processor_fpga> ...

Optimizing unit <debouncer> ...

Optimizing unit <Registers> ...

Optimizing unit <ALU> ...

Optimizing unit <Controller> ...

Optimizing unit <serializer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_processor_fpga, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 108
 Flip-Flops                                            : 108

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_processor_fpga.ngr
Top Level Output File Name         : top_processor_fpga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 554
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 44
#      LUT3                        : 114
#      LUT3_D                      : 6
#      LUT3_L                      : 1
#      LUT4                        : 137
#      LUT4_D                      : 4
#      LUT4_L                      : 9
#      MUXCY                       : 63
#      MUXF5                       : 74
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 108
#      FDC                         : 17
#      FDCE                        : 89
#      FDCPE                       : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      182  out of    960    18%  
 Number of Slice Flip Flops:            108  out of   1920     5%  
 Number of 4 input LUTs:                343  out of   1920    17%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of     83    19%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
debouncer_cpu_clk/pb_debounced1    | BUFG                   | 64    |
sys_clk                            | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------+-------------------------------------+-------+
Control Signal                                                                   | Buffer(FF name)                     | Load  |
---------------------------------------------------------------------------------+-------------------------------------+-------+
rst                                                                              | IBUF                                | 106   |
debouncer_cpu_clk/pb_debounced_and0000(debouncer_cpu_clk/pb_debounced_and00001:O)| NONE(debouncer_cpu_clk/pb_debounced)| 2     |
debouncer_cpu_clk/pb_debounced_and0001(debouncer_cpu_clk/pb_debounced_and00011:O)| NONE(debouncer_cpu_clk/pb_debounced)| 2     |
---------------------------------------------------------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.618ns (Maximum Frequency: 73.430MHz)
   Minimum input arrival time before clock: 6.174ns
   Maximum output required time after clock: 21.258ns
   Maximum combinational path delay: 5.777ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'debouncer_cpu_clk/pb_debounced1'
  Clock period: 13.618ns (frequency: 73.430MHz)
  Total number of paths / destination ports: 335702 / 128
-------------------------------------------------------------------------
Delay:               13.618ns (Levels of Logic = 12)
  Source:            top_processor_inst/PC_inst/PC_reg_2 (FF)
  Destination:       top_processor_inst/Registers_inst/reg_7_4 (FF)
  Source Clock:      debouncer_cpu_clk/pb_debounced1 rising
  Destination Clock: debouncer_cpu_clk/pb_debounced1 rising

  Data Path: top_processor_inst/PC_inst/PC_reg_2 to top_processor_inst/Registers_inst/reg_7_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.591   1.158  top_processor_inst/PC_inst/PC_reg_2 (top_processor_inst/PC_inst/PC_reg_2)
     LUT3:I0->O            1   0.704   0.424  top_processor_inst/Instructions_ROM_inst/Mrom_data_out91 (top_processor_inst/Instructions_ROM_inst/Mrom_data_out9)
     LUT4:I3->O            1   0.704   0.000  top_processor_inst/Instructions_ROM_inst/Mrom_data_out112_4 (top_processor_inst/Instructions_ROM_inst/Mrom_data_out112_4)
     MUXF5:I0->O          35   0.321   1.342  top_processor_inst/Instructions_ROM_inst/Mrom_data_out112_2_f5 (top_processor_inst/instruction_in<3>)
     LUT2:I1->O            1   0.704   0.000  top_processor_inst/Registers_inst/mux2_6 (top_processor_inst/Registers_inst/mux2_6)
     MUXF5:I0->O           1   0.321   0.000  top_processor_inst/Registers_inst/mux2_4_f5 (top_processor_inst/Registers_inst/mux2_4_f5)
     MUXF6:I0->O           6   0.521   0.844  top_processor_inst/Registers_inst/mux2_2_f6 (top_processor_inst/Rs2_data_out<2>)
     LUT3:I0->O           26   0.704   1.339  top_processor_inst/Controller_inst/operand_2<2>1 (operand_2<2>)
     LUT4:I1->O            1   0.704   0.000  top_processor_inst/ALU_inst/opcode<1>9130_F (N207)
     MUXF5:I0->O           1   0.321   0.424  top_processor_inst/ALU_inst/opcode<1>9130 (top_processor_inst/ALU_inst/opcode<1>9130)
     LUT4:I3->O            1   0.704   0.000  top_processor_inst/ALU_inst/opcode<1>9158_F (N211)
     MUXF5:I0->O           1   0.321   0.455  top_processor_inst/ALU_inst/opcode<1>9158 (top_processor_inst/ALU_inst/Mmux_result_34)
     LUT3:I2->O            7   0.704   0.000  top_processor_inst/ALU_inst/result<4>_inv1 (top_processor_inst/result_tmp<4>)
     FDCE:D                    0.308          top_processor_inst/Registers_inst/reg_3_4
    ----------------------------------------
    Total                     13.618ns (7.632ns logic, 5.986ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 6.019ns (frequency: 166.141MHz)
  Total number of paths / destination ports: 1631 / 70
-------------------------------------------------------------------------
Delay:               6.019ns (Levels of Logic = 8)
  Source:            debouncer_cpu_clk/count_6 (FF)
  Destination:       debouncer_cpu_clk/count_22 (FF)
  Source Clock:      sys_clk rising
  Destination Clock: sys_clk rising

  Data Path: debouncer_cpu_clk/count_6 to debouncer_cpu_clk/count_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  debouncer_cpu_clk/count_6 (debouncer_cpu_clk/count_6)
     LUT3:I0->O            1   0.704   0.000  debouncer_cpu_clk/count_cmp_eq0000_wg_lut<0> (debouncer_cpu_clk/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  debouncer_cpu_clk/count_cmp_eq0000_wg_cy<0> (debouncer_cpu_clk/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/count_cmp_eq0000_wg_cy<1> (debouncer_cpu_clk/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/count_cmp_eq0000_wg_cy<2> (debouncer_cpu_clk/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/count_cmp_eq0000_wg_cy<3> (debouncer_cpu_clk/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/count_cmp_eq0000_wg_cy<4> (debouncer_cpu_clk/count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.459   0.482  debouncer_cpu_clk/count_cmp_eq0000_wg_cy<5> (debouncer_cpu_clk/count_cmp_eq0000)
     LUT3:I2->O           23   0.704   1.202  debouncer_cpu_clk/count_not00031 (debouncer_cpu_clk/count_not0003)
     FDCE:CE                   0.555          debouncer_cpu_clk/count_0
    ----------------------------------------
    Total                      6.019ns (3.713ns logic, 2.306ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 325 / 49
-------------------------------------------------------------------------
Offset:              6.174ns (Levels of Logic = 25)
  Source:            cpu_clk (PAD)
  Destination:       debouncer_cpu_clk/count_22 (FF)
  Destination Clock: sys_clk rising

  Data Path: cpu_clk to debouncer_cpu_clk/count_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.218   1.437  cpu_clk_IBUF (cpu_clk_IBUF)
     LUT3:I0->O            1   0.704   0.000  debouncer_cpu_clk/Mcount_count_lut<0> (debouncer_cpu_clk/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.464   0.000  debouncer_cpu_clk/Mcount_count_cy<0> (debouncer_cpu_clk/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<1> (debouncer_cpu_clk/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<2> (debouncer_cpu_clk/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<3> (debouncer_cpu_clk/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<4> (debouncer_cpu_clk/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<5> (debouncer_cpu_clk/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<6> (debouncer_cpu_clk/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<7> (debouncer_cpu_clk/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<8> (debouncer_cpu_clk/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<9> (debouncer_cpu_clk/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<10> (debouncer_cpu_clk/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<11> (debouncer_cpu_clk/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<12> (debouncer_cpu_clk/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<13> (debouncer_cpu_clk/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<14> (debouncer_cpu_clk/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<15> (debouncer_cpu_clk/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<16> (debouncer_cpu_clk/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<17> (debouncer_cpu_clk/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<18> (debouncer_cpu_clk/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<19> (debouncer_cpu_clk/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<20> (debouncer_cpu_clk/Mcount_count_cy<20>)
     MUXCY:CI->O           0   0.059   0.000  debouncer_cpu_clk/Mcount_count_cy<21> (debouncer_cpu_clk/Mcount_count_cy<21>)
     XORCY:CI->O           1   0.804   0.000  debouncer_cpu_clk/Mcount_count_xor<22> (debouncer_cpu_clk/Mcount_count22)
     FDCE:D                    0.308          debouncer_cpu_clk/count_22
    ----------------------------------------
    Total                      6.174ns (4.737ns logic, 1.437ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 100 / 12
-------------------------------------------------------------------------
Offset:              9.256ns (Levels of Logic = 5)
  Source:            seven_seg_inst/y_FSM_FFd2 (FF)
  Destination:       DAT_7SEG<5> (PAD)
  Source Clock:      sys_clk rising

  Data Path: seven_seg_inst/y_FSM_FFd2 to DAT_7SEG<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.591   1.158  seven_seg_inst/y_FSM_FFd2 (seven_seg_inst/y_FSM_FFd2)
     LUT3:I0->O            1   0.704   0.000  seven_seg_inst/omux<3>30_F (N181)
     MUXF5:I0->O           7   0.321   0.883  seven_seg_inst/omux<3>30 (seven_seg_inst/omux<3>)
     LUT4:I0->O            1   0.704   0.499  seven_seg_inst/DAT_7SEG<0>_SW2 (N165)
     LUT4:I1->O            1   0.704   0.420  seven_seg_inst/DAT_7SEG<0> (DAT_7SEG_0_OBUF)
     OBUF:I->O                 3.272          DAT_7SEG_0_OBUF (DAT_7SEG<0>)
    ----------------------------------------
    Total                      9.256ns (6.296ns logic, 2.960ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debouncer_cpu_clk/pb_debounced1'
  Total number of paths / destination ports: 259770 / 7
-------------------------------------------------------------------------
Offset:              21.258ns (Levels of Logic = 17)
  Source:            top_processor_inst/PC_inst/PC_reg_2 (FF)
  Destination:       DAT_7SEG<4> (PAD)
  Source Clock:      debouncer_cpu_clk/pb_debounced1 rising

  Data Path: top_processor_inst/PC_inst/PC_reg_2 to DAT_7SEG<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.591   1.158  top_processor_inst/PC_inst/PC_reg_2 (top_processor_inst/PC_inst/PC_reg_2)
     LUT3:I0->O            1   0.704   0.424  top_processor_inst/Instructions_ROM_inst/Mrom_data_out91 (top_processor_inst/Instructions_ROM_inst/Mrom_data_out9)
     LUT4:I3->O            1   0.704   0.000  top_processor_inst/Instructions_ROM_inst/Mrom_data_out112_4 (top_processor_inst/Instructions_ROM_inst/Mrom_data_out112_4)
     MUXF5:I0->O          35   0.321   1.342  top_processor_inst/Instructions_ROM_inst/Mrom_data_out112_2_f5 (top_processor_inst/instruction_in<3>)
     LUT2:I1->O            1   0.704   0.000  top_processor_inst/Registers_inst/mux_6 (top_processor_inst/Registers_inst/mux_6)
     MUXF5:I0->O           1   0.321   0.000  top_processor_inst/Registers_inst/mux_4_f5 (top_processor_inst/Registers_inst/mux_4_f5)
     MUXF6:I0->O          11   0.521   0.968  top_processor_inst/Registers_inst/mux_2_f6 (top_processor_inst/Rs2_data_out<0>)
     LUT3:I2->O           18   0.704   1.103  top_processor_inst/Controller_inst/operand_2<0>1 (operand_2<0>)
     LUT4:I2->O            1   0.704   0.000  top_processor_inst/ALU_inst/opcode<1>1341_SW1_F (N127)
     MUXF5:I0->O           1   0.321   0.455  top_processor_inst/ALU_inst/opcode<1>1341_SW1 (N58)
     LUT4_D:I2->O          2   0.704   0.526  top_processor_inst/ALU_inst/opcode<1>51102 (top_processor_inst/ALU_inst/opcode<1>51102)
     LUT4:I1->O            1   0.704   0.000  top_processor_inst/ALU_inst/Mmux_result_2_f5_1_F (N151)
     MUXF5:I0->O           2   0.321   0.451  top_processor_inst/ALU_inst/Mmux_result_2_f5_1 (top_processor_inst/ALU_inst/result<2>1)
     LUT4:I3->O            1   0.704   0.000  seven_seg_inst/omux<2>1 (seven_seg_inst/omux<2>1)
     MUXF5:I1->O           7   0.321   0.883  seven_seg_inst/omux<2>_f5 (seven_seg_inst/omux<2>)
     LUT4:I0->O            1   0.704   0.499  seven_seg_inst/DAT_7SEG<4>_SW0 (N179)
     LUT4:I1->O            1   0.704   0.420  seven_seg_inst/DAT_7SEG<4> (DAT_7SEG_4_OBUF)
     OBUF:I->O                 3.272          DAT_7SEG_4_OBUF (DAT_7SEG<4>)
    ----------------------------------------
    Total                     21.258ns (13.029ns logic, 8.229ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.777ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rst_led (PAD)

  Data Path: rst to rst_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           109   1.218   1.287  rst_IBUF (rst_led_OBUF)
     OBUF:I->O                 3.272          rst_led_OBUF (rst_led)
    ----------------------------------------
    Total                      5.777ns (4.490ns logic, 1.287ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.26 secs
 
--> 

Total memory usage is 386020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :  262 (   0 filtered)

