// Seed: 2783066579
module module_0;
  assign id_1[1] = 1;
  assign module_3.id_4 = 0;
endmodule
module module_1;
  initial begin : LABEL_0
    assert (!1);
  end
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1[1] = id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wor id_0,
    output supply1 id_1,
    input uwire id_2,
    input logic id_3,
    output logic id_4,
    input tri1 id_5
);
  assign id_1 = {1, id_0};
  assign id_1 = 1;
  initial begin : LABEL_0
    do id_4 <= id_3; while (id_2);
  end
  module_0 modCall_1 ();
  if (1) wire id_7;
  else begin : LABEL_0
    integer id_8 (
        .id_0(id_7),
        .id_1(""),
        .id_2(~id_3),
        .id_3(1'b0),
        .id_4(id_0),
        .id_5(1 & 1),
        .id_6(id_4)
    );
  end
  id_9(
      .id_0(1), .id_1(), .id_2(1), .id_3(1'b0)
  );
endmodule
