{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716801812248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716801812248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:23:32 2024 " "Processing started: Mon May 27 21:23:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716801812248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801812248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniproject -c D_H " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniproject -c D_H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801812248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716801812638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716801812638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-aLFSR " "Found design unit 1: LFSR-aLFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/LFSR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818027 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_state_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_state_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_state_FSM-FSM " "Found design unit 1: game_state_FSM-FSM" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/game_state_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818027 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_state_FSM " "Found entity 1: game_state_FSM" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/game_state_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-aClockDivider " "Found design unit 1: ClockDivider-aClockDivider" {  } { { "ClockDivider.vhdl" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/ClockDivider.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818027 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.vhdl" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/ClockDivider.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD2SevenSeg-aBCD2SevenSeg " "Found design unit 1: BCD2SevenSeg-aBCD2SevenSeg" {  } { { "BCD2SevenSeg.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/BCD2SevenSeg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818027 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD2SevenSeg " "Found entity 1: BCD2SevenSeg" {  } { { "BCD2SevenSeg.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/BCD2SevenSeg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-atimer " "Found design unit 1: timer-atimer" {  } { { "timer.vhdl" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/timer.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818027 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhdl" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/timer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcdcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCounter-aBCDCounter " "Found design unit 1: BCDCounter-aBCDCounter" {  } { { "BCDCounter.vhdl" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/BCDCounter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCounter " "Found entity 1: BCDCounter" {  } { { "BCDCounter.vhdl" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/BCDCounter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/vga_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "ball.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/ball.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dp_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_CLK-rtl " "Found design unit 1: DP_CLK-rtl" {  } { { "DP_CLK.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/DP_CLK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_CLK " "Found entity 1: DP_CLK" {  } { { "DP_CLK.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/DP_CLK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_clk/dp_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file dp_clk/dp_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP_CLK_0002 " "Found entity 1: DP_CLK_0002" {  } { { "DP_CLK/DP_CLK_0002.v" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/DP_CLK/DP_CLK_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/main_dd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/main_dd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_dd " "Found entity 1: main_dd" {  } { { "output_files/main_dd.bdf" "" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-Behavioral " "Found design unit 1: pipes-Behavioral" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818058 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flappy_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flappy_text-behavior " "Found design unit 1: flappy_text-behavior" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818058 ""} { "Info" "ISGN_ENTITY_NAME" "1 flappy_text " "Found entity 1: flappy_text" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_dd " "Elaborating entity \"main_dd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716801818105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst33 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst33\"" {  } { { "output_files/main_dd.bdf" "inst33" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { 328 1432 1656 504 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_CLK DP_CLK:inst " "Elaborating entity \"DP_CLK\" for hierarchy \"DP_CLK:inst\"" {  } { { "output_files/main_dd.bdf" "inst" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { 112 168 328 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_CLK_0002 DP_CLK:inst\|DP_CLK_0002:dp_clk_inst " "Elaborating entity \"DP_CLK_0002\" for hierarchy \"DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\"" {  } { { "DP_CLK.vhd" "dp_clk_inst" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/DP_CLK.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "DP_CLK/DP_CLK_0002.v" "altera_pll_i" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/DP_CLK/DP_CLK_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "DP_CLK/DP_CLK_0002.v" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/DP_CLK/DP_CLK_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818137 ""}  } { { "DP_CLK/DP_CLK_0002.v" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/DP_CLK/DP_CLK_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:inst8 " "Elaborating entity \"ball\" for hierarchy \"ball:inst8\"" {  } { { "output_files/main_dd.bdf" "inst8" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { 344 1152 1368 616 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup ball.vhd(88) " "VHDL Process Statement warning at ball.vhd(88): signal \"pickup\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/ball.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 "|main_dd|ball:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vBallY ball.vhd(182) " "VHDL Process Statement warning at ball.vhd(182): signal \"vBallY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/ball.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 "|main_dd|ball:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_state_FSM game_state_FSM:inst10 " "Elaborating entity \"game_state_FSM\" for hierarchy \"game_state_FSM:inst10\"" {  } { { "output_files/main_dd.bdf" "inst10" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { 152 512 704 360 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4Press game_state_FSM.vhd(29) " "Verilog HDL or VHDL warning at game_state_FSM.vhd(29): object \"b4Press\" assigned a value but never read" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/game_state_FSM.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 "|main_dd|game_state_FSM:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "output_files/main_dd.bdf" "inst1" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { -72 160 424 72 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 "|main_dd|MOUSE:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 "|main_dd|MOUSE:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 "|main_dd|MOUSE:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 "|main_dd|MOUSE:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 "|main_dd|MOUSE:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst4 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst4\"" {  } { { "output_files/main_dd.bdf" "inst4" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { 152 1200 1464 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst4\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst4\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716801818183 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716801818183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716801818215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 char_rom:inst4\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"char_rom:inst4\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flappy_text flappy_text:inst6 " "Elaborating entity \"flappy_text\" for hierarchy \"flappy_text:inst6\"" {  } { { "output_files/main_dd.bdf" "inst6" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { 152 856 1120 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_lives flappy_text.vhd(27) " "Verilog HDL or VHDL warning at flappy_text.vhd(27): object \"max_lives\" assigned a value but never read" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vA flappy_text.vhd(31) " "VHDL Variable Declaration warning at flappy_text.vhd(31): used initial value expression for variable \"vA\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 31 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vB flappy_text.vhd(32) " "VHDL Variable Declaration warning at flappy_text.vhd(32): used initial value expression for variable \"vB\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 32 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vC flappy_text.vhd(33) " "VHDL Variable Declaration warning at flappy_text.vhd(33): used initial value expression for variable \"vC\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 33 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vD flappy_text.vhd(34) " "VHDL Variable Declaration warning at flappy_text.vhd(34): used initial value expression for variable \"vD\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 34 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vE flappy_text.vhd(35) " "VHDL Variable Declaration warning at flappy_text.vhd(35): used initial value expression for variable \"vE\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 35 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vF flappy_text.vhd(36) " "VHDL Variable Declaration warning at flappy_text.vhd(36): used initial value expression for variable \"vF\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 36 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vH flappy_text.vhd(38) " "VHDL Variable Declaration warning at flappy_text.vhd(38): used initial value expression for variable \"vH\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 38 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vI flappy_text.vhd(39) " "VHDL Variable Declaration warning at flappy_text.vhd(39): used initial value expression for variable \"vI\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 39 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vK flappy_text.vhd(41) " "VHDL Variable Declaration warning at flappy_text.vhd(41): used initial value expression for variable \"vK\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 41 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vL flappy_text.vhd(42) " "VHDL Variable Declaration warning at flappy_text.vhd(42): used initial value expression for variable \"vL\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 42 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vM flappy_text.vhd(43) " "VHDL Variable Declaration warning at flappy_text.vhd(43): used initial value expression for variable \"vM\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 43 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vN flappy_text.vhd(44) " "VHDL Variable Declaration warning at flappy_text.vhd(44): used initial value expression for variable \"vN\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 44 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vO flappy_text.vhd(45) " "VHDL Variable Declaration warning at flappy_text.vhd(45): used initial value expression for variable \"vO\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 45 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vP flappy_text.vhd(46) " "VHDL Variable Declaration warning at flappy_text.vhd(46): used initial value expression for variable \"vP\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 46 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vR flappy_text.vhd(48) " "VHDL Variable Declaration warning at flappy_text.vhd(48): used initial value expression for variable \"vR\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 48 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vS flappy_text.vhd(49) " "VHDL Variable Declaration warning at flappy_text.vhd(49): used initial value expression for variable \"vS\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 49 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vT flappy_text.vhd(50) " "VHDL Variable Declaration warning at flappy_text.vhd(50): used initial value expression for variable \"vT\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 50 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vU flappy_text.vhd(51) " "VHDL Variable Declaration warning at flappy_text.vhd(51): used initial value expression for variable \"vU\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 51 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vV flappy_text.vhd(52) " "VHDL Variable Declaration warning at flappy_text.vhd(52): used initial value expression for variable \"vV\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 52 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vW flappy_text.vhd(53) " "VHDL Variable Declaration warning at flappy_text.vhd(53): used initial value expression for variable \"vW\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 53 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vY flappy_text.vhd(55) " "VHDL Variable Declaration warning at flappy_text.vhd(55): used initial value expression for variable \"vY\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 55 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vHeart flappy_text.vhd(57) " "VHDL Variable Declaration warning at flappy_text.vhd(57): used initial value expression for variable \"vHeart\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 57 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "v0 flappy_text.vhd(58) " "VHDL Variable Declaration warning at flappy_text.vhd(58): used initial value expression for variable \"v0\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 58 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "v1 flappy_text.vhd(59) " "VHDL Variable Declaration warning at flappy_text.vhd(59): used initial value expression for variable \"v1\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 59 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "v2 flappy_text.vhd(60) " "VHDL Variable Declaration warning at flappy_text.vhd(60): used initial value expression for variable \"v2\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 60 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "v3 flappy_text.vhd(61) " "VHDL Variable Declaration warning at flappy_text.vhd(61): used initial value expression for variable \"v3\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 61 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "v4 flappy_text.vhd(62) " "VHDL Variable Declaration warning at flappy_text.vhd(62): used initial value expression for variable \"v4\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 62 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "v5 flappy_text.vhd(63) " "VHDL Variable Declaration warning at flappy_text.vhd(63): used initial value expression for variable \"v5\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 63 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "v6 flappy_text.vhd(64) " "VHDL Variable Declaration warning at flappy_text.vhd(64): used initial value expression for variable \"v6\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 64 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "v7 flappy_text.vhd(65) " "VHDL Variable Declaration warning at flappy_text.vhd(65): used initial value expression for variable \"v7\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 65 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "v8 flappy_text.vhd(66) " "VHDL Variable Declaration warning at flappy_text.vhd(66): used initial value expression for variable \"v8\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 66 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "v9 flappy_text.vhd(67) " "VHDL Variable Declaration warning at flappy_text.vhd(67): used initial value expression for variable \"v9\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 67 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vApostrphy flappy_text.vhd(68) " "VHDL Variable Declaration warning at flappy_text.vhd(68): used initial value expression for variable \"vApostrphy\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 68 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vbopen flappy_text.vhd(69) " "VHDL Variable Declaration warning at flappy_text.vhd(69): used initial value expression for variable \"vbopen\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 69 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vbclose flappy_text.vhd(70) " "VHDL Variable Declaration warning at flappy_text.vhd(70): used initial value expression for variable \"vbclose\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state flappy_text.vhd(73) " "VHDL Process Statement warning at flappy_text.vhd(73): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode flappy_text.vhd(152) " "VHDL Process Statement warning at flappy_text.vhd(152): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state flappy_text.vhd(226) " "VHDL Process Statement warning at flappy_text.vhd(226): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(231) " "VHDL Process Statement warning at flappy_text.vhd(231): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(232) " "VHDL Process Statement warning at flappy_text.vhd(232): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(233) " "VHDL Process Statement warning at flappy_text.vhd(233): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode flappy_text.vhd(235) " "VHDL Process Statement warning at flappy_text.vhd(235): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives flappy_text.vhd(240) " "VHDL Process Statement warning at flappy_text.vhd(240): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives flappy_text.vhd(249) " "VHDL Process Statement warning at flappy_text.vhd(249): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives flappy_text.vhd(258) " "VHDL Process Statement warning at flappy_text.vhd(258): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives flappy_text.vhd(267) " "VHDL Process Statement warning at flappy_text.vhd(267): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives flappy_text.vhd(276) " "VHDL Process Statement warning at flappy_text.vhd(276): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives flappy_text.vhd(346) " "VHDL Process Statement warning at flappy_text.vhd(346): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives flappy_text.vhd(353) " "VHDL Process Statement warning at flappy_text.vhd(353): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives flappy_text.vhd(360) " "VHDL Process Statement warning at flappy_text.vhd(360): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(451) " "VHDL Process Statement warning at flappy_text.vhd(451): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(453) " "VHDL Process Statement warning at flappy_text.vhd(453): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(455) " "VHDL Process Statement warning at flappy_text.vhd(455): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(457) " "VHDL Process Statement warning at flappy_text.vhd(457): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(459) " "VHDL Process Statement warning at flappy_text.vhd(459): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(461) " "VHDL Process Statement warning at flappy_text.vhd(461): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(463) " "VHDL Process Statement warning at flappy_text.vhd(463): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeset flappy_text.vhd(465) " "VHDL Process Statement warning at flappy_text.vhd(465): signal \"timeset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state flappy_text.vhd(478) " "VHDL Process Statement warning at flappy_text.vhd(478): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state flappy_text.vhd(577) " "VHDL Process Statement warning at flappy_text.vhd(577): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_address flappy_text.vhd(22) " "VHDL Process Statement warning at flappy_text.vhd(22): inferring latch(es) for signal or variable \"character_address\", which holds its previous value in one or more paths through the process" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_row flappy_text.vhd(22) " "VHDL Process Statement warning at flappy_text.vhd(22): inferring latch(es) for signal or variable \"font_row\", which holds its previous value in one or more paths through the process" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_col flappy_text.vhd(22) " "VHDL Process Statement warning at flappy_text.vhd(22): inferring latch(es) for signal or variable \"font_col\", which holds its previous value in one or more paths through the process" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[0\] flappy_text.vhd(22) " "Inferred latch for \"font_col\[0\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[1\] flappy_text.vhd(22) " "Inferred latch for \"font_col\[1\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[2\] flappy_text.vhd(22) " "Inferred latch for \"font_col\[2\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[0\] flappy_text.vhd(22) " "Inferred latch for \"font_row\[0\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[1\] flappy_text.vhd(22) " "Inferred latch for \"font_row\[1\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[2\] flappy_text.vhd(22) " "Inferred latch for \"font_row\[2\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[0\] flappy_text.vhd(22) " "Inferred latch for \"character_address\[0\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[1\] flappy_text.vhd(22) " "Inferred latch for \"character_address\[1\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[2\] flappy_text.vhd(22) " "Inferred latch for \"character_address\[2\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[3\] flappy_text.vhd(22) " "Inferred latch for \"character_address\[3\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[4\] flappy_text.vhd(22) " "Inferred latch for \"character_address\[4\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[5\] flappy_text.vhd(22) " "Inferred latch for \"character_address\[5\]\" at flappy_text.vhd(22)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|flappy_text:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst2 " "Elaborating entity \"timer\" for hierarchy \"timer:inst2\"" {  } { { "output_files/main_dd.bdf" "inst2" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { 552 1408 1608 696 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vQ1 timer.vhdl(97) " "VHDL Process Statement warning at timer.vhdl(97): signal \"vQ1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhdl" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/timer.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|timer:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vQ2 timer.vhdl(97) " "VHDL Process Statement warning at timer.vhdl(97): signal \"vQ2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhdl" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/timer.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|timer:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vQ3 timer.vhdl(97) " "VHDL Process Statement warning at timer.vhdl(97): signal \"vQ3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhdl" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/timer.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|timer:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider timer:inst2\|ClockDivider:dummy " "Elaborating entity \"ClockDivider\" for hierarchy \"timer:inst2\|ClockDivider:dummy\"" {  } { { "timer.vhdl" "dummy" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/timer.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCounter timer:inst2\|BCDCounter:dummy2 " "Elaborating entity \"BCDCounter\" for hierarchy \"timer:inst2\|BCDCounter:dummy2\"" {  } { { "timer.vhdl" "dummy2" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/timer.vhdl" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minNum BCDCounter.vhdl(21) " "VHDL Process Statement warning at BCDCounter.vhdl(21): signal \"minNum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhdl" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/BCDCounter.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|timer:inst7|BCDCounter:dummy2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SevenSeg timer:inst2\|BCD2SevenSeg:dummy5 " "Elaborating entity \"BCD2SevenSeg\" for hierarchy \"timer:inst2\|BCD2SevenSeg:dummy5\"" {  } { { "timer.vhdl" "dummy5" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/timer.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:inst9 " "Elaborating entity \"pipes\" for hierarchy \"pipes:inst9\"" {  } { { "output_files/main_dd.bdf" "inst9" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { 432 776 992 640 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipeX2 pipes.vhd(77) " "VHDL Process Statement warning at pipes.vhd(77): signal \"pipeX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipeY pipes.vhd(79) " "VHDL Process Statement warning at pipes.vhd(79): signal \"pipeY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe2X2 pipes.vhd(86) " "VHDL Process Statement warning at pipes.vhd(86): signal \"pipe2X2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe2Y pipes.vhd(88) " "VHDL Process Statement warning at pipes.vhd(88): signal \"pipe2Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe3X2 pipes.vhd(95) " "VHDL Process Statement warning at pipes.vhd(95): signal \"pipe3X2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe3Y pipes.vhd(97) " "VHDL Process Statement warning at pipes.vhd(97): signal \"pipe3Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe4X2 pipes.vhd(104) " "VHDL Process Statement warning at pipes.vhd(104): signal \"pipe4X2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe4Y pipes.vhd(106) " "VHDL Process Statement warning at pipes.vhd(106): signal \"pipe4Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe5X2 pipes.vhd(113) " "VHDL Process Statement warning at pipes.vhd(113): signal \"pipe5X2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe5Y pipes.vhd(115) " "VHDL Process Statement warning at pipes.vhd(115): signal \"pipe5Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickedUp pipes.vhd(122) " "VHDL Process Statement warning at pipes.vhd(122): signal \"pickedUp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickupX pipes.vhd(124) " "VHDL Process Statement warning at pipes.vhd(124): signal \"pickupX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickupX2 pipes.vhd(124) " "VHDL Process Statement warning at pipes.vhd(124): signal \"pickupX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickupY pipes.vhd(126) " "VHDL Process Statement warning at pipes.vhd(126): signal \"pickupY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "leftBound pipes.vhd(145) " "VHDL Variable Declaration warning at pipes.vhd(145): used initial value expression for variable \"leftBound\" because variable was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 145 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe2X pipes.vhd(170) " "VHDL Process Statement warning at pipes.vhd(170): signal \"pipe2X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe2X pipes.vhd(171) " "VHDL Process Statement warning at pipes.vhd(171): signal \"pipe2X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716801818230 "|main_dd|pipes:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:inst1235 " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:inst1235\"" {  } { { "output_files/main_dd.bdf" "inst1235" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { 560 464 616 640 "inst1235" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801818246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|font_col\[2\] " "Latch flappy_text:inst6\|font_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|font_col\[1\] " "Latch flappy_text:inst6\|font_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|font_row\[0\] " "Latch flappy_text:inst6\|font_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|font_row\[1\] " "Latch flappy_text:inst6\|font_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[4\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|font_row\[2\] " "Latch flappy_text:inst6\|font_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[5\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|character_address\[0\] " "Latch flappy_text:inst6\|character_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst10\|state_out\[1\] " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst10\|state_out\[1\]" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/game_state_FSM.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|character_address\[1\] " "Latch flappy_text:inst6\|character_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst10\|state_out\[1\] " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst10\|state_out\[1\]" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/game_state_FSM.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|character_address\[2\] " "Latch flappy_text:inst6\|character_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst10\|state_out\[1\] " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst10\|state_out\[1\]" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/game_state_FSM.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|character_address\[3\] " "Latch flappy_text:inst6\|character_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst10\|state_out\[1\] " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst10\|state_out\[1\]" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/game_state_FSM.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|character_address\[4\] " "Latch flappy_text:inst6\|character_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst10\|state_out\[1\] " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst10\|state_out\[1\]" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/game_state_FSM.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|character_address\[5\] " "Latch flappy_text:inst6\|character_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst10\|state_out\[1\] " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst10\|state_out\[1\]" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/game_state_FSM.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst6\|font_col\[0\] " "Latch flappy_text:inst6\|font_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716801819111 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/flappy_text.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[10\] pipes:inst9\|pickupX\[10\]~_emulated pipes:inst9\|pickupX\[10\]~1 " "Register \"pipes:inst9\|pickupX\[10\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[10\]~_emulated\" and latch \"pipes:inst9\|pickupX\[10\]~1\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[10\] pipes:inst9\|pickupX2\[10\]~_emulated pipes:inst9\|pickupX2\[10\]~1 " "Register \"pipes:inst9\|pickupX2\[10\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[10\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[10\]~1\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[9\] pipes:inst9\|pickupX2\[9\]~_emulated pipes:inst9\|pickupX2\[9\]~5 " "Register \"pipes:inst9\|pickupX2\[9\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[9\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[9\]~5\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[8\] pipes:inst9\|pickupX2\[8\]~_emulated pipes:inst9\|pickupX2\[8\]~9 " "Register \"pipes:inst9\|pickupX2\[8\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[8\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[8\]~9\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[7\] pipes:inst9\|pickupX2\[7\]~_emulated pipes:inst9\|pickupX2\[7\]~13 " "Register \"pipes:inst9\|pickupX2\[7\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[7\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[7\]~13\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[6\] pipes:inst9\|pickupX2\[6\]~_emulated pipes:inst9\|pickupX2\[6\]~17 " "Register \"pipes:inst9\|pickupX2\[6\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[6\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[6\]~17\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[5\] pipes:inst9\|pickupX2\[5\]~_emulated pipes:inst9\|pickupX2\[5\]~21 " "Register \"pipes:inst9\|pickupX2\[5\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[5\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[5\]~21\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[4\] pipes:inst9\|pickupX2\[4\]~_emulated pipes:inst9\|pickupX2\[4\]~25 " "Register \"pipes:inst9\|pickupX2\[4\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[4\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[4\]~25\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[3\] pipes:inst9\|pickupX2\[3\]~_emulated pipes:inst9\|pickupX2\[3\]~29 " "Register \"pipes:inst9\|pickupX2\[3\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[3\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[3\]~29\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[2\] pipes:inst9\|pickupX2\[2\]~_emulated pipes:inst9\|pickupX2\[2\]~33 " "Register \"pipes:inst9\|pickupX2\[2\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[2\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[2\]~33\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[1\] pipes:inst9\|pickupX2\[1\]~_emulated pipes:inst9\|pickupX2\[1\]~37 " "Register \"pipes:inst9\|pickupX2\[1\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[1\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[1\]~37\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX2\[0\] pipes:inst9\|pickupX2\[0\]~_emulated pipes:inst9\|pickupX2\[0\]~41 " "Register \"pipes:inst9\|pickupX2\[0\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX2\[0\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[0\]~41\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[9\] pipes:inst9\|pickupX\[9\]~_emulated pipes:inst9\|pickupX\[9\]~5 " "Register \"pipes:inst9\|pickupX\[9\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[9\]~_emulated\" and latch \"pipes:inst9\|pickupX\[9\]~5\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[8\] pipes:inst9\|pickupX\[8\]~_emulated pipes:inst9\|pickupX\[8\]~9 " "Register \"pipes:inst9\|pickupX\[8\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[8\]~_emulated\" and latch \"pipes:inst9\|pickupX\[8\]~9\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[7\] pipes:inst9\|pickupX\[7\]~_emulated pipes:inst9\|pickupX\[7\]~13 " "Register \"pipes:inst9\|pickupX\[7\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[7\]~_emulated\" and latch \"pipes:inst9\|pickupX\[7\]~13\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[6\] pipes:inst9\|pickupX\[6\]~_emulated pipes:inst9\|pickupX\[6\]~17 " "Register \"pipes:inst9\|pickupX\[6\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[6\]~_emulated\" and latch \"pipes:inst9\|pickupX\[6\]~17\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[5\] pipes:inst9\|pickupX\[5\]~_emulated pipes:inst9\|pickupX\[5\]~21 " "Register \"pipes:inst9\|pickupX\[5\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[5\]~_emulated\" and latch \"pipes:inst9\|pickupX\[5\]~21\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[4\] pipes:inst9\|pickupX\[4\]~_emulated pipes:inst9\|pickupX\[4\]~25 " "Register \"pipes:inst9\|pickupX\[4\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[4\]~_emulated\" and latch \"pipes:inst9\|pickupX\[4\]~25\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[3\] pipes:inst9\|pickupX\[3\]~_emulated pipes:inst9\|pickupX\[3\]~29 " "Register \"pipes:inst9\|pickupX\[3\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[3\]~_emulated\" and latch \"pipes:inst9\|pickupX\[3\]~29\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[2\] pipes:inst9\|pickupX\[2\]~_emulated pipes:inst9\|pickupX\[2\]~33 " "Register \"pipes:inst9\|pickupX\[2\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[2\]~_emulated\" and latch \"pipes:inst9\|pickupX\[2\]~33\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[1\] pipes:inst9\|pickupX\[1\]~_emulated pipes:inst9\|pickupX2\[1\]~37 " "Register \"pipes:inst9\|pickupX\[1\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[1\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[1\]~37\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:inst9\|pickupX\[0\] pipes:inst9\|pickupX\[0\]~_emulated pipes:inst9\|pickupX2\[0\]~41 " "Register \"pipes:inst9\|pickupX\[0\]\" is converted into an equivalent circuit using register \"pipes:inst9\|pickupX\[0\]~_emulated\" and latch \"pipes:inst9\|pickupX2\[0\]~41\"" {  } { { "pipes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/pipes.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|pipes:inst9|pickupX[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst8\|vLives\[2\] ball:inst8\|vLives\[2\]~_emulated ball:inst8\|vLives\[2\]~1 " "Register \"ball:inst8\|vLives\[2\]\" is converted into an equivalent circuit using register \"ball:inst8\|vLives\[2\]~_emulated\" and latch \"ball:inst8\|vLives\[2\]~1\"" {  } { { "ball.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/ball.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|ball:inst8|vLives[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst8\|vLives\[1\] ball:inst8\|vLives\[1\]~_emulated ball:inst8\|vLives\[1\]~5 " "Register \"ball:inst8\|vLives\[1\]\" is converted into an equivalent circuit using register \"ball:inst8\|vLives\[1\]~_emulated\" and latch \"ball:inst8\|vLives\[1\]~5\"" {  } { { "ball.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/ball.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716801819111 "|main_dd|ball:inst8|vLives[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1716801819111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716801819986 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716801820835 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716801820835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716801820976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716801820976 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716801821023 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716801821023 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "output_files/main_dd.bdf" "" { Schematic "C:/Users/thoye/Desktop/COMPSYS305-2024-TEAM15/src/main/miniproject/output_files/main_dd.bdf" { { 272 336 512 288 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716801821070 "|main_dd|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716801821070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1512 " "Implemented 1512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716801821070 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716801821070 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716801821070 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1450 " "Implemented 1450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716801821070 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716801821070 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716801821070 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716801821070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716801821085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 21:23:41 2024 " "Processing ended: Mon May 27 21:23:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716801821085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716801821085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716801821085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716801821085 ""}
