###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        90036   # Number of WRITE/WRITEP commands
num_reads_done                 =       607913   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       484027   # Number of read row buffer hits
num_read_cmds                  =       607911   # Number of READ/READP commands
num_writes_done                =        90036   # Number of read requests issued
num_write_row_hits             =        57006   # Number of write row buffer hits
num_act_cmds                   =       157505   # Number of ACT commands
num_pre_cmds                   =       157474   # Number of PRE commands
num_ondemand_pres              =       134312   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9372065   # Cyles of rank active rank.0
rank_active_cycles.1           =      9012454   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       627935   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       987546   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       650705   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8047   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4513   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8773   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1660   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          450   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          682   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          980   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1185   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          586   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20368   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           80   # Write cmd latency (cycles)
write_latency[40-59]           =          100   # Write cmd latency (cycles)
write_latency[60-79]           =          280   # Write cmd latency (cycles)
write_latency[80-99]           =          638   # Write cmd latency (cycles)
write_latency[100-119]         =         1053   # Write cmd latency (cycles)
write_latency[120-139]         =         1882   # Write cmd latency (cycles)
write_latency[140-159]         =         2661   # Write cmd latency (cycles)
write_latency[160-179]         =         3474   # Write cmd latency (cycles)
write_latency[180-199]         =         4156   # Write cmd latency (cycles)
write_latency[200-]            =        75708   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       255407   # Read request latency (cycles)
read_latency[40-59]            =        81944   # Read request latency (cycles)
read_latency[60-79]            =        82818   # Read request latency (cycles)
read_latency[80-99]            =        36957   # Read request latency (cycles)
read_latency[100-119]          =        26256   # Read request latency (cycles)
read_latency[120-139]          =        20197   # Read request latency (cycles)
read_latency[140-159]          =        13060   # Read request latency (cycles)
read_latency[160-179]          =        10003   # Read request latency (cycles)
read_latency[180-199]          =         7946   # Read request latency (cycles)
read_latency[200-]             =        73323   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.4946e+08   # Write energy
read_energy                    =   2.4511e+09   # Read energy
act_energy                     =  4.30934e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.01409e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.74022e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84817e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62377e+09   # Active standby energy rank.1
average_read_latency           =      105.938   # Average read request latency (cycles)
average_interarrival           =      14.3264   # Average request interarrival latency (cycles)
total_energy                   =  1.62835e+10   # Total energy (pJ)
average_power                  =      1628.35   # Average power (mW)
average_bandwidth              =      5.95583   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        89636   # Number of WRITE/WRITEP commands
num_reads_done                 =       638471   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       496081   # Number of read row buffer hits
num_read_cmds                  =       638469   # Number of READ/READP commands
num_writes_done                =        89636   # Number of read requests issued
num_write_row_hits             =        56674   # Number of write row buffer hits
num_act_cmds                   =       176038   # Number of ACT commands
num_pre_cmds                   =       176008   # Number of PRE commands
num_ondemand_pres              =       152843   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9188735   # Cyles of rank active rank.0
rank_active_cycles.1           =      9145601   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       811265   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       854399   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       681850   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7258   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4421   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8762   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1666   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          463   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          637   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          987   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1170   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          576   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20317   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           60   # Write cmd latency (cycles)
write_latency[40-59]           =           73   # Write cmd latency (cycles)
write_latency[60-79]           =          208   # Write cmd latency (cycles)
write_latency[80-99]           =          420   # Write cmd latency (cycles)
write_latency[100-119]         =          723   # Write cmd latency (cycles)
write_latency[120-139]         =         1366   # Write cmd latency (cycles)
write_latency[140-159]         =         2095   # Write cmd latency (cycles)
write_latency[160-179]         =         2769   # Write cmd latency (cycles)
write_latency[180-199]         =         3464   # Write cmd latency (cycles)
write_latency[200-]            =        78452   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       247640   # Read request latency (cycles)
read_latency[40-59]            =        81788   # Read request latency (cycles)
read_latency[60-79]            =        88055   # Read request latency (cycles)
read_latency[80-99]            =        40108   # Read request latency (cycles)
read_latency[100-119]          =        29133   # Read request latency (cycles)
read_latency[120-139]          =        23120   # Read request latency (cycles)
read_latency[140-159]          =        14908   # Read request latency (cycles)
read_latency[160-179]          =        11455   # Read request latency (cycles)
read_latency[180-199]          =         9048   # Read request latency (cycles)
read_latency[200-]             =        93214   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.47463e+08   # Write energy
read_energy                    =  2.57431e+09   # Read energy
act_energy                     =   4.8164e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.89407e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.10112e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73377e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70686e+09   # Active standby energy rank.1
average_read_latency           =      121.801   # Average read request latency (cycles)
average_interarrival           =      13.7331   # Average request interarrival latency (cycles)
total_energy                   =  1.64482e+10   # Total energy (pJ)
average_power                  =      1644.82   # Average power (mW)
average_bandwidth              =      6.21318   # Average bandwidth
