# Reading C:/altera/91/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab9_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\91\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Lab9.vho}
# Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package stratixii_atom_pack
# -- Loading package stratixii_components
# -- Compiling entity controlunit
# -- Compiling architecture structure of controlunit
# 
# do C:/Lab9/control.do
# vsim controlUnit
# vsim controlUnit 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading stratixii.stratixii_atom_pack(body)
# Loading stratixii.stratixii_components
# Loading work.controlunit(structure)
# Loading stratixii.stratixii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading stratixii.stratixii_io(structure)
# Loading stratixii.stratixii_io_register(vital_io_reg)
# Loading stratixii.stratixii_io_latch(vital_io_latch)
# Loading stratixii.stratixii_and1(altvital)
# Loading stratixii.stratixii_mux21(altvital)
# Loading stratixii.stratixii_asynch_io(behave)
# Loading stratixii.stratixii_clkctrl(vital_clkctrl)
# Loading stratixii.stratixii_ena_reg(behave)
# Loading stratixii.stratixii_lcell_ff(vital_lcell_ff)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave opCode
# add wave Cond
# add wave opx
# add wave clock
# add wave reset
# add wave mfc
# 
# 
# add wave alu_op
# add wave rf_write
# add wave b_inv
# add wave ir_enable
# add wave pc_enable
# 
# force clock 0 0, 1 10 - repeat 20
# ** Error: Expected option after '-'
# ** Error: (vish-4003) Invalid option '-'.
# Usage: force [-freeze | -drive | -deposit] [-cancel <time>] [-repeat <time>] <object_name> {<value> [[@]<time>[<unit>]]}...
# Error in macro C:\Lab9\control.do line 17
# Expected option after '-'
# ** Error: (vish-4003) Invalid option '-'.
# Usage: force [-freeze | -drive | -deposit] [-cancel <time>] [-repeat <time>] <object_name> {<value> [[@]<time>[<unit>]]}...
#     while executing
# "force clock 0 0, 1 10 - repeat 20"
do Lab9_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Lab9.vho}
# Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package stratixii_atom_pack
# -- Loading package stratixii_components
# -- Compiling entity controlunit
# -- Compiling architecture structure of controlunit
# 
# do C:/Lab9/control.do
# vsim controlUnit
# vsim controlUnit 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading stratixii.stratixii_atom_pack(body)
# Loading stratixii.stratixii_components
# Loading work.controlunit(structure)
# Loading stratixii.stratixii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading stratixii.stratixii_io(structure)
# Loading stratixii.stratixii_io_register(vital_io_reg)
# Loading stratixii.stratixii_io_latch(vital_io_latch)
# Loading stratixii.stratixii_and1(altvital)
# Loading stratixii.stratixii_mux21(altvital)
# Loading stratixii.stratixii_asynch_io(behave)
# Loading stratixii.stratixii_clkctrl(vital_clkctrl)
# Loading stratixii.stratixii_ena_reg(behave)
# Loading stratixii.stratixii_lcell_ff(vital_lcell_ff)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave opCode
# add wave Cond
# add wave opx
# add wave clock
# add wave reset
# add wave mfc
# 
# 
# add wave alu_op
# add wave rf_write
# add wave b_inv
# add wave ir_enable
# add wave pc_enable
# 
# force clock 0 0, 1 10 - repeat 20
# ** Error: Expected option after '-'
# ** Error: (vish-4003) Invalid option '-'.
# Usage: force [-freeze | -drive | -deposit] [-cancel <time>] [-repeat <time>] <object_name> {<value> [[@]<time>[<unit>]]}...
# Error in macro C:\Lab9\control.do line 17
# Expected option after '-'
# ** Error: (vish-4003) Invalid option '-'.
# Usage: force [-freeze | -drive | -deposit] [-cancel <time>] [-repeat <time>] <object_name> {<value> [[@]<time>[<unit>]]}...
#     while executing
# "force clock 0 0, 1 10 - repeat 20"
do Lab9_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Lab9.vho}
# Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package stratixii_atom_pack
# -- Loading package stratixii_components
# -- Compiling entity controlunit
# -- Compiling architecture structure of controlunit
# 
# do C:/Lab9/control.do
# vsim controlUnit
# vsim controlUnit 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading stratixii.stratixii_atom_pack(body)
# Loading stratixii.stratixii_components
# Loading work.controlunit(structure)
# Loading stratixii.stratixii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading stratixii.stratixii_io(structure)
# Loading stratixii.stratixii_io_register(vital_io_reg)
# Loading stratixii.stratixii_io_latch(vital_io_latch)
# Loading stratixii.stratixii_and1(altvital)
# Loading stratixii.stratixii_mux21(altvital)
# Loading stratixii.stratixii_asynch_io(behave)
# Loading stratixii.stratixii_clkctrl(vital_clkctrl)
# Loading stratixii.stratixii_ena_reg(behave)
# Loading stratixii.stratixii_lcell_ff(vital_lcell_ff)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave opCode
# add wave Cond
# add wave opx
# add wave clock
# add wave reset
# add wave mfc
# 
# 
# add wave alu_op
# add wave rf_write
# add wave b_inv
# add wave ir_enable
# add wave pc_enable
# 
# force clock 0 0, 1 10 -repeat 20
# force reset 0 0
# force mfc 1 0
# force Cond 1111
# 
# force opCode 0000 0
# force opx 000 0, 001 20, 010 40, 011 60, 100 80
# 
# run 100
# WARNING: No extended dataflow License exists
do Lab9_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Lab9.vho}
# Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package stratixii_atom_pack
# -- Loading package stratixii_components
# -- Compiling entity controlunit
# -- Compiling architecture structure of controlunit
# 
# do C:/Lab9/control.do
# vsim controlUnit
# vsim controlUnit 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading stratixii.stratixii_atom_pack(body)
# Loading stratixii.stratixii_components
# Loading work.controlunit(structure)
# Loading stratixii.stratixii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading stratixii.stratixii_io(structure)
# Loading stratixii.stratixii_io_register(vital_io_reg)
# Loading stratixii.stratixii_io_latch(vital_io_latch)
# Loading stratixii.stratixii_and1(altvital)
# Loading stratixii.stratixii_mux21(altvital)
# Loading stratixii.stratixii_asynch_io(behave)
# Loading stratixii.stratixii_clkctrl(vital_clkctrl)
# Loading stratixii.stratixii_ena_reg(behave)
# Loading stratixii.stratixii_lcell_ff(vital_lcell_ff)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave opCode
# add wave Cond
# add wave opx
# add wave clock
# add wave reset
# add wave mfc
# 
# 
# add wave alu_op
# add wave rf_write
# add wave b_inv
# add wave ir_enable
# add wave pc_enable
# 
# force clock 0 0, 1 10 -repeat 20
# force reset 0 0
# force mfc 1 0
# force Cond 1111
# 
# force opCode 0000 0
# force opx 000 0, 001 20, 010 40, 011 60, 100 80
# 
# run 200
do Lab9_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Lab9.vho}
# Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package stratixii_atom_pack
# -- Loading package stratixii_components
# -- Compiling entity controlunit
# -- Compiling architecture structure of controlunit
# 
# do C:/Lab9/control.do
# vsim controlUnit
# vsim controlUnit 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading stratixii.stratixii_atom_pack(body)
# Loading stratixii.stratixii_components
# Loading work.controlunit(structure)
# Loading stratixii.stratixii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading stratixii.stratixii_io(structure)
# Loading stratixii.stratixii_io_register(vital_io_reg)
# Loading stratixii.stratixii_io_latch(vital_io_latch)
# Loading stratixii.stratixii_and1(altvital)
# Loading stratixii.stratixii_mux21(altvital)
# Loading stratixii.stratixii_asynch_io(behave)
# Loading stratixii.stratixii_clkctrl(vital_clkctrl)
# Loading stratixii.stratixii_ena_reg(behave)
# Loading stratixii.stratixii_lcell_ff(vital_lcell_ff)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave opCode
# add wave Cond
# add wave opx
# add wave clock
# add wave reset
# add wave mfc
# 
# 
# add wave alu_op
# add wave rf_write
# add wave b_inv
# add wave ir_enable
# add wave pc_enable
# 
# force clock 0 0, 1 10 -repeat 20
# force reset 0 0
# force mfc 1 0
# force Cond 1111
# 
# force opCode 0000 0
# force opx 000 0, 001 100, 010 200, 011 300, 100 400
# 
# run 500
