// Seed: 2017518815
module module_0 #(
    parameter id_1 = 32'd77
);
  wire _id_1;
  tri id_2, id_3;
  assign id_3 = id_1 ? id_1 : id_2++;
  logic [id_1 : id_1] id_4, id_5, id_6;
  logic id_7;
  ;
  assign id_6 = id_2;
  assign id_1 = id_7;
  assign id_6 = id_7[1];
  assign id_5 = id_3#(.id_6(1));
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_5 = 32'd32,
    parameter id_6 = 32'd61
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  module_0 modCall_1 ();
  inout wire id_7;
  input wire _id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [-1 'b0 : 1] id_10;
  ;
  wire [id_2  ==  id_5 : id_6] id_11;
  assign id_10 = -1;
endmodule
