# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe --top-module pe --vpi --public-flat-rw --prefix Vtop -o pe -LDFLAGS -Wl,-rpath,/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/libs -L/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --timing -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/pe.sv"
S      1254 127948457  1767143773           0  1767143773           0 "sPPjZFKHpGtGPxkdTaakAx7x0kwWGvYQrOy60Iij" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/pe.sv"
T      5258 127972873  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop.cpp"
T      3740 127972872  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop.h"
T      2413 127972883  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop.mk"
T       669 127972871  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop__Dpi.cpp"
T       520 127972870  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop__Dpi.h"
T      3314 127972868  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop__Syms.cpp"
T      1288 127972869  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop__Syms.h"
T       290 127972880  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop__TraceDecls__0__Slow.cpp"
T      2582 127972881  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop__Trace__0.cpp"
T      6758 127972879  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop__Trace__0__Slow.cpp"
T      1630 127972875  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop___024root.h"
T     10878 127972878  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop___024root__0.cpp"
T      9101 127972877  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop___024root__0__Slow.cpp"
T       568 127972876  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop___024root__Slow.cpp"
T       773 127972874  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop__pch.h"
T      1977 127972884  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop__ver.d"
T         0        0  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop__verFiles.dat"
T      1753 127972882  1767147683           0  1767147683           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/pe/Vtop_classes.mk"
S  11730208 125263226  1766356077           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 125263345  1766356077           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 125263346  1766356077           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
