{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port PS_ADC_ADDR -pg 1 -y 120 -defaultsOSRD
preplace port s_axi_aclk -pg 1 -y 520 -defaultsOSRD
preplace port BIST_END -pg 1 -y 170 -defaultsOSRD
preplace port clk_in -pg 1 -y 880 -defaultsOSRD
preplace port aresetn_40MHz -pg 1 -y 500 -defaultsOSRD
preplace port S_AXI -pg 1 -y 50 -defaultsOSRD
preplace port S_AXIS -pg 1 -y 460 -defaultsOSRD
preplace port EXT_RST -pg 1 -y 160 -defaultsOSRD
preplace port clk_40 -pg 1 -y 540 -defaultsOSRD
preplace port BIST_OK -pg 1 -y 340 -defaultsOSRD
preplace port S_AXI1 -pg 1 -y 410 -defaultsOSRD
preplace port CALIB_ADC_ADDR -pg 1 -y 140 -defaultsOSRD
preplace port BIST_START -pg 1 -y 100 -defaultsOSRD
preplace port rst_n -pg 1 -y 480 -defaultsOSRD
preplace portBus txd_n -pg 1 -y 920 -defaultsOSRD
preplace portBus txd_p -pg 1 -y 900 -defaultsOSRD
preplace portBus data_out -pg 1 -y 360 -defaultsOSRD
preplace inst S_to_diff_0 -pg 1 -lvl 5 -y 910 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 2 -y 530 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 620 -defaultsOSRD
preplace inst AP_Generator_0 -pg 1 -lvl 3 -y 250 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -y 720 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -y 810 -defaultsOSRD
preplace inst TX_SERIALIZER -pg 1 -lvl 4 -y 910 -defaultsOSRD
preplace inst axis_clock_converter_1 -pg 1 -lvl 1 -y 490 -defaultsOSRD
preplace inst clock_converter_SC_TRY -pg 1 -lvl 4 -y 450 -defaultsOSRD
preplace inst tx_controller -pg 1 -lvl 4 -y 120 -defaultsOSRD
preplace inst SC_try_v1_0_0 -pg 1 -lvl 5 -y 480 -defaultsOSRD
preplace inst inverse_reverse_TX -pg 1 -lvl 3 -y 710 -defaultsOSRD
preplace netloc Conn1 1 0 4 20J 400 NJ 400 NJ 400 960J
preplace netloc output_fifo_AXI_STR_TXD 1 0 1 40J
preplace netloc TX_SERIALIZER_data_out_to_pins 1 4 1 N
preplace netloc xlconstant_1_dout 1 2 1 600J
preplace netloc xlconstant_2_dout 1 2 1 610J
preplace netloc S_to_diff_0_out_n 1 5 1 NJ
preplace netloc tx_controller_hier_CALIB_ADC_ADDR 1 4 2 NJ 140 NJ
preplace netloc microblaze_0_Clk 1 0 4 30 390 NJ 390 NJ 390 970
preplace netloc CLK_40mhZ 1 0 5 50 670 NJ 670 600 160 950 550 1370J
preplace netloc axis_clock_converter_0_m_axis_tdata 1 1 1 370J
preplace netloc S_to_diff_0_out_p 1 5 1 NJ
preplace netloc tx_controller_hier_BIST_START_0 1 4 2 NJ 100 NJ
preplace netloc BIST_OK_0_1 1 0 4 10J 150 NJ 150 NJ 150 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 0 4 10 370 NJ 370 NJ 370 980
preplace netloc axi_clock_converter_1_M_AXI 1 4 1 N
preplace netloc BIST_END_0_1 1 0 4 NJ 170 NJ 170 NJ 170 NJ
preplace netloc AP_Generator_0_data_out 1 3 1 940
preplace netloc m_axi_aresetn_1 1 0 5 40 680 360J 650 610 330 990 540 1380J
preplace netloc SC_try_v1_0_0_data_out 1 2 4 620 360 NJ 360 NJ 360 1680
preplace netloc tx_controller_data_out 1 4 1 1370
preplace netloc xlconstant_0_dout 1 1 1 360
preplace netloc tx_controller_hier_EXT_RST 1 4 2 NJ 160 NJ
preplace netloc tx_controller_hier_PS_ADC_ADDR 1 4 2 NJ 120 NJ
preplace netloc clk_wiz_1_clk_out1 1 0 4 NJ 880 NJ 880 NJ 880 NJ
preplace netloc inverse_reverse_TX_data_out 1 3 1 940
preplace netloc axis_clock_converter_0_m_axis_tvalid 1 1 2 360J 260 N
preplace netloc microblaze_0_axi_periph_M09_AXI 1 0 4 NJ 50 NJ 50 NJ 50 NJ
preplace netloc xlslice_0_Dout 1 2 1 590
levelinfo -pg 1 -10 210 490 790 1190 1540 1710 -top -10 -bot 990
",
}
0
