# AHB3_Lite_Interface_Verification
To create a layered testbench architecture design in System Verilog for AHB-Lite Slave Protocol
The simulator used for this project is VCS.
