# Histogram Equalization Machine
The aim of the project was the specification in VHDL of a computer architecture able to code a hardware component that uses an equalization algorithm to recalibrate the contrast of an image.

Final mark: 30/30
