#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-952-g8f873719)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x11fbe60 .scope module, "not1" "not1" 2 2;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7f59d5ba0018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12c94e0 .functor NOT 1, o0x7f59d5ba0018, C4<0>, C4<0>, C4<0>;
v0x11e79f0_0 .net "a", 0 0, o0x7f59d5ba0018;  0 drivers
v0x11dc460_0 .net "y", 0 0, L_0x12c94e0;  1 drivers
S_0x11db940 .scope module, "programable_8_bit_microprocessor_tb" "programable_8_bit_microprocessor_tb" 3 5;
 .timescale -9 -9;
v0x12c8b70_0 .var "DATA_IN_A", 7 0;
v0x12c8ce0_0 .var "DATA_IN_B", 7 0;
v0x12c8e30_0 .net "DATA_OUT", 7 0, L_0x12d10b0;  1 drivers
v0x12c8ed0_0 .var "GO_BAR", 0 0;
v0x12c9000_0 .var "JAM", 0 0;
v0x12c90a0_0 .net "MICROADDRESS", 7 0, L_0x12cfc20;  1 drivers
v0x12c91d0_0 .net "MW", 23 0, L_0x12eedd0;  1 drivers
v0x12c9270_0 .var "OPCODE", 3 0;
v0x12c9310_0 .var "RESET", 0 0;
v0x12c9440_0 .var "SYSTEM_CLK", 0 0;
S_0x1266230 .scope module, "CS" "control_store" 3 34, 4 5 0, S_0x11db940;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "microaddress";
    .port_info 1 /OUTPUT 24 "microword";
v0x11f80c0_0 .var "ALU_DEST", 23 21;
v0x11f7650_0 .var "ALU_FUNC", 19 15;
v0x11f6bd0_0 .var "A_SOURCE", 0 0;
v0x11f6150_0 .var "BOP", 12 9;
v0x11f56d0_0 .var "B_SOURCE", 0 0;
v0x11f4c50_0 .var "CIN", 0 0;
v0x11f41a0_0 .var "COUNT", 0 0;
v0x11f3610_0 .var "MICRO_AD_HIGH", 7 4;
v0x11ec9f0_0 .var "MICRO_AD_LOW", 3 0;
v0x11f8f00_0 .net *"_ivl_0", 10 0, L_0x12eea40;  1 drivers
L_0x7f59d5b50498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f92c0_0 .net *"_ivl_5", 1 0, L_0x7f59d5b50498;  1 drivers
v0x12086b0_0 .net *"_ivl_6", 25 0, L_0x12eed30;  1 drivers
v0x1207c30_0 .net "control_bits", 23 11, L_0x12eeae0;  1 drivers
v0x12071a0_0 .net "microaddress", 7 0, L_0x12cfc20;  alias, 1 drivers
v0x1206720_0 .net "microword", 23 0, L_0x12eedd0;  alias, 1 drivers
E_0x11ebc90 .event edge, v0x12071a0_0;
LS_0x12eea40_0_0 .concat [ 1 1 5 1], v0x11f6bd0_0, v0x11f56d0_0, v0x11f7650_0, v0x11f4c50_0;
LS_0x12eea40_0_4 .concat [ 3 0 0 0], v0x11f80c0_0;
L_0x12eea40 .concat [ 8 3 0 0], LS_0x12eea40_0_0, LS_0x12eea40_0_4;
L_0x12eeae0 .concat [ 11 2 0 0], L_0x12eea40, L_0x7f59d5b50498;
LS_0x12eed30_0_0 .concat [ 4 4 1 4], v0x11ec9f0_0, v0x11f3610_0, v0x11f41a0_0, v0x11f6150_0;
LS_0x12eed30_0_4 .concat [ 13 0 0 0], L_0x12eeae0;
L_0x12eed30 .concat [ 13 13 0 0], LS_0x12eed30_0_0, LS_0x12eed30_0_4;
L_0x12eedd0 .part L_0x12eed30, 0, 24;
S_0x11c1c80 .scope module, "uut" "programable_8_bit_microprocessor" 3 20, 5 4 0, S_0x11db940;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 8 "DATA_IN_A";
    .port_info 2 /INPUT 8 "DATA_IN_B";
    .port_info 3 /INPUT 1 "GO_BAR";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "JAM";
    .port_info 6 /INPUT 1 "SYSTEM_CLK";
    .port_info 7 /INPUT 24 "MW";
    .port_info 8 /OUTPUT 8 "MICROADDRESS";
    .port_info 9 /OUTPUT 8 "DATA_OUT";
v0x120f350_0 .net "CONTROL_BITS", 23 13, L_0x12c98f0;  1 drivers
v0x12c8050_0 .net "DATA_IN_A", 7 0, v0x12c8b70_0;  1 drivers
v0x12c80f0_0 .net "DATA_IN_B", 7 0, v0x12c8ce0_0;  1 drivers
v0x12c8190_0 .net "DATA_OUT", 7 0, L_0x12d10b0;  alias, 1 drivers
v0x12c8230_0 .net "EIL_BAR", 0 0, L_0x12cfcc0;  1 drivers
v0x12c8320_0 .net "GO_BAR", 0 0, v0x12c8ed0_0;  1 drivers
v0x12c83c0_0 .net "JAM", 0 0, v0x12c9000_0;  1 drivers
v0x12c84f0_0 .net "MICROADDRESS", 7 0, L_0x12cfc20;  alias, 1 drivers
v0x12c8590_0 .net "MW", 23 0, L_0x12eedd0;  alias, 1 drivers
v0x12c86c0_0 .net "OPCODE", 3 0, v0x12c9270_0;  1 drivers
v0x12c87f0_0 .net "RESET", 0 0, v0x12c9310_0;  1 drivers
v0x12c8890_0 .net "STATUS_BITS", 3 0, L_0x12ee950;  1 drivers
v0x12c8930_0 .net "SYSTEM_CLK", 0 0, v0x12c9440_0;  1 drivers
S_0x11cabd0 .scope module, "CONTROL_SECTION" "control" 5 23, 6 6 0, S_0x11c1c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 1 "GO_BAR";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "JAM";
    .port_info 4 /INPUT 1 "SYSTEM_CLK";
    .port_info 5 /INPUT 4 "STATUS_BITS";
    .port_info 6 /INPUT 24 "MW";
    .port_info 7 /OUTPUT 8 "MICROADDRESS";
    .port_info 8 /OUTPUT 11 "CONTROL_BITS";
    .port_info 9 /OUTPUT 1 "EIL_BAR";
v0x1230940_0 .net "BOP", 12 9, L_0x12c9850;  1 drivers
v0x1230a00_0 .net "BUFFER_IN", 7 0, L_0x12cf6e0;  1 drivers
v0x1253a30_0 .net "COND_OUT", 0 0, L_0x12d0530;  1 drivers
v0x1253ad0_0 .net "CONTROL_BITS", 23 13, L_0x12c98f0;  alias, 1 drivers
v0x12535f0_0 .net "COUNT", 0 0, L_0x12c97b0;  1 drivers
v0x1253690_0 .net "COUNTER_IN_HIGH_SIG", 7 4, v0x126aba0_0;  1 drivers
v0x1253290_0 .net "EIL_BAR", 0 0, L_0x12cfcc0;  alias, 1 drivers
v0x1252e10_0 .net "GO_BAR", 0 0, v0x12c8ed0_0;  alias, 1 drivers
L_0x7f59d5b50018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1252eb0_0 .net "HIGH", 0 0, L_0x7f59d5b50018;  1 drivers
L_0x7f59d5b50060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x1252ab0_0 .net "HIGH8", 7 0, L_0x7f59d5b50060;  1 drivers
v0x1252610_0 .net "JAM", 0 0, v0x12c9000_0;  alias, 1 drivers
L_0x7f59d5b500a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12526b0_0 .net "LOW", 0 0, L_0x7f59d5b500a8;  1 drivers
v0x1252330_0 .net "MICROADDRESS", 7 0, L_0x12cfc20;  alias, 1 drivers
v0x119a2a0_0 .net "MICRO_AD_HIGH", 7 4, L_0x12c9680;  1 drivers
v0x1231d50_0 .net "MICRO_AD_LOW", 3 0, L_0x12c9550;  1 drivers
v0x1231e10_0 .net "MPC_LOAD_BAR", 0 0, L_0x12d0e20;  1 drivers
v0x1231960_0 .net "MW", 23 0, L_0x12eedd0;  alias, 1 drivers
v0x1231570_0 .net "NOTHING", 0 0, v0x11d9180_0;  1 drivers
v0x1231610_0 .net "OPCODE", 3 0, v0x12c9270_0;  alias, 1 drivers
v0x11c9440_0 .net "RESET", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11c94e0_0 .net "STATUS_BITS", 3 0, L_0x12ee950;  alias, 1 drivers
v0x11c8010_0 .net "SYSTEM_CLK", 0 0, v0x12c9440_0;  alias, 1 drivers
L_0x12c9550 .part L_0x12eedd0, 0, 4;
L_0x12c9680 .part L_0x12eedd0, 4, 4;
L_0x12c97b0 .part L_0x12eedd0, 8, 1;
L_0x12c9850 .part L_0x12eedd0, 9, 4;
L_0x12c98f0 .part L_0x12eedd0, 13, 11;
L_0x12d0630 .part L_0x12ee950, 2, 1;
L_0x12d0710 .part L_0x12ee950, 0, 1;
L_0x12d0890 .part L_0x12ee950, 1, 1;
L_0x12d0980 .part L_0x12ee950, 3, 1;
L_0x12d0a70 .part L_0x12c9850, 0, 1;
L_0x12d0b60 .part L_0x12c9850, 1, 1;
L_0x12d0d10 .part L_0x12c9850, 2, 1;
L_0x12d0e90 .part L_0x12c9850, 3, 1;
S_0x11ca270 .scope module, "COND_SELECT" "ta151_bar" 6 75, 7 7 0, S_0x11cabd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "D2";
    .port_info 3 /INPUT 1 "D3";
    .port_info 4 /INPUT 1 "D4";
    .port_info 5 /INPUT 1 "D5";
    .port_info 6 /INPUT 1 "D6";
    .port_info 7 /INPUT 1 "D7";
    .port_info 8 /INPUT 1 "A";
    .port_info 9 /INPUT 1 "B";
    .port_info 10 /INPUT 1 "C";
    .port_info 11 /INPUT 1 "EN_BAR";
    .port_info 12 /OUTPUT 1 "Y";
    .port_info 13 /OUTPUT 1 "W";
L_0x12d0470 .functor NOT 1, L_0x7f59d5b500a8, C4<0>, C4<0>, C4<0>;
v0x11da6d0_0 .net "A", 0 0, L_0x12d0a70;  1 drivers
v0x11d9940_0 .net "B", 0 0, L_0x12d0b60;  1 drivers
v0x11d99e0_0 .net "C", 0 0, L_0x12d0d10;  1 drivers
v0x1263e50_0 .net "D0", 0 0, L_0x12d0630;  1 drivers
v0x1263a70_0 .net "D1", 0 0, L_0x7f59d5b500a8;  alias, 1 drivers
v0x1264fc0_0 .net "D2", 0 0, L_0x12d0710;  1 drivers
v0x1264230_0 .net "D3", 0 0, L_0x12d0890;  1 drivers
v0x11c4740_0 .net "D4", 0 0, v0x12c8ed0_0;  alias, 1 drivers
v0x11be100_0 .net "D5", 0 0, L_0x12d0980;  1 drivers
v0x119a200_0 .net "D6", 0 0, L_0x7f59d5b500a8;  alias, 1 drivers
v0x10e5980_0 .net "D7", 0 0, L_0x7f59d5b500a8;  alias, 1 drivers
v0x10e5a20_0 .net "EN", 0 0, L_0x12d0470;  1 drivers
v0x109caf0_0 .net "EN_BAR", 0 0, L_0x7f59d5b500a8;  alias, 1 drivers
v0x109cb90_0 .net "W", 0 0, L_0x12d0530;  alias, 1 drivers
v0x11fd0a0_0 .net "Y", 0 0, v0x11d9180_0;  alias, 1 drivers
S_0x1230570 .scope module, "U1" "jeff_74x151" 7 28, 8 2 0, S_0x11ca270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 1 "a";
    .port_info 9 /INPUT 1 "b";
    .port_info 10 /INPUT 1 "c";
    .port_info 11 /INPUT 1 "en";
    .port_info 12 /OUTPUT 1 "y";
    .port_info 13 /OUTPUT 1 "w";
L_0x12d0530 .functor NOT 1, v0x11d9180_0, C4<0>, C4<0>, C4<0>;
v0x11fcce0_0 .net "a", 0 0, L_0x12d0a70;  alias, 1 drivers
v0x120c510_0 .net "b", 0 0, L_0x12d0b60;  alias, 1 drivers
v0x1268a50_0 .net "c", 0 0, L_0x12d0d10;  alias, 1 drivers
v0x1269dd0_0 .net "d0", 0 0, L_0x12d0630;  alias, 1 drivers
v0x126b150_0 .net "d1", 0 0, L_0x7f59d5b500a8;  alias, 1 drivers
v0x12676a0_0 .net "d2", 0 0, L_0x12d0710;  alias, 1 drivers
v0x1266980_0 .net "d3", 0 0, L_0x12d0890;  alias, 1 drivers
v0x126d300_0 .net "d4", 0 0, v0x12c8ed0_0;  alias, 1 drivers
v0x11f9a80_0 .net "d5", 0 0, L_0x12d0980;  alias, 1 drivers
v0x11f96a0_0 .net "d6", 0 0, L_0x7f59d5b500a8;  alias, 1 drivers
v0x11f9740_0 .net "d7", 0 0, L_0x7f59d5b500a8;  alias, 1 drivers
v0x11f9e60_0 .net "en", 0 0, L_0x12d0470;  alias, 1 drivers
v0x11d9560_0 .net "w", 0 0, L_0x12d0530;  alias, 1 drivers
v0x11d9180_0 .var "y", 0 0;
E_0x11f36f0/0 .event edge, v0x11f9e60_0, v0x1268a50_0, v0x120c510_0, v0x11fcce0_0;
E_0x11f36f0/1 .event edge, v0x1269dd0_0, v0x126b150_0, v0x12676a0_0, v0x1266980_0;
E_0x11f36f0/2 .event edge, v0x126d300_0, v0x11f9a80_0, v0x126b150_0, v0x126b150_0;
E_0x11f36f0 .event/or E_0x11f36f0/0, E_0x11f36f0/1, E_0x11f36f0/2;
S_0x11ac9f0 .scope module, "COUNTER_8" "counter8" 6 46, 9 4 0, S_0x11cabd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "COUNTER_IN_LOW";
    .port_info 1 /INPUT 4 "COUNTER_IN_HIGH";
    .port_info 2 /INPUT 1 "MPC_LOAD_BAR";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "COUNT";
    .port_info 5 /INPUT 1 "SYSTEM_CLK";
    .port_info 6 /OUTPUT 8 "COUNTER_OUT";
v0x11b4ed0_0 .net "CARRY", 0 0, L_0x12c9dc0;  1 drivers
v0x11b46e0_0 .net "COUNT", 0 0, L_0x12c97b0;  alias, 1 drivers
v0x11b8220_0 .net "COUNTER_IN_HIGH", 7 4, v0x126aba0_0;  alias, 1 drivers
v0x11b82c0_0 .net "COUNTER_IN_LOW", 3 0, L_0x12c9550;  alias, 1 drivers
v0x11b7a30_0 .net "COUNTER_OUT", 7 0, L_0x12cf6e0;  alias, 1 drivers
L_0x7f59d5b500f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x11b7af0_0 .net "HIGH", 0 0, L_0x7f59d5b500f0;  1 drivers
v0x11bb4b0_0 .net "MPC_LOAD_BAR", 0 0, L_0x12d0e20;  alias, 1 drivers
v0x11bacc0_0 .net "NOTHING", 0 0, L_0x12ccb80;  1 drivers
v0x11bad60_0 .net "RESET", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x119daf0_0 .net "SYSTEM_CLK", 0 0, v0x12c9440_0;  alias, 1 drivers
L_0x12cc2f0 .part L_0x12c9550, 0, 1;
L_0x12cc420 .part L_0x12c9550, 1, 1;
L_0x12cc5e0 .part L_0x12c9550, 2, 1;
L_0x12cc710 .part L_0x12c9550, 3, 1;
L_0x12cf110 .part v0x126aba0_0, 0, 1;
L_0x12cf240 .part v0x126aba0_0, 1, 1;
L_0x12cf370 .part v0x126aba0_0, 2, 1;
L_0x12cf4a0 .part v0x126aba0_0, 3, 1;
LS_0x12cf6e0_0_0 .concat8 [ 1 1 1 1], v0x11dcc20_0, v0x125da30_0, v0x119c870_0, v0x11a1200_0;
LS_0x12cf6e0_0_4 .concat8 [ 1 1 1 1], v0x11ee630_0, v0x11d1f90_0, v0x12596d0_0, v0x123fc80_0;
L_0x12cf6e0 .concat8 [ 4 4 0 0], LS_0x12cf6e0_0_0, LS_0x12cf6e0_0_4;
S_0x11ad960 .scope module, "COUNTER1" "ta161_bar" 9 22, 10 7 0, S_0x11ac9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x11da600_0 .net "A", 0 0, L_0x12cc2f0;  1 drivers
v0x1264610_0 .net "B", 0 0, L_0x12cc420;  1 drivers
v0x1264e10_0 .net "C", 0 0, L_0x12cc5e0;  1 drivers
v0x1255490_0 .net "CLK", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x1255530_0 .net "CLR_BAR", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11c4f10_0 .net "D", 0 0, L_0x12cc710;  1 drivers
v0x1201e30_0 .net "ENP", 0 0, L_0x12c97b0;  alias, 1 drivers
v0x1201ed0_0 .net "ENT", 0 0, L_0x7f59d5b500f0;  alias, 1 drivers
v0x12011b0_0 .net "LD_BAR", 0 0, L_0x12d0e20;  alias, 1 drivers
v0x1201250_0 .net "QA", 0 0, v0x11dcc20_0;  1 drivers
v0x1200530_0 .net "QB", 0 0, v0x125da30_0;  1 drivers
v0x12005d0_0 .net "QC", 0 0, v0x119c870_0;  1 drivers
v0x11ff8b0_0 .net "QD", 0 0, v0x11a1200_0;  1 drivers
v0x11ff950_0 .net "RCO", 0 0, L_0x12c9dc0;  alias, 1 drivers
S_0x11cae30 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x11ad960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x12c95f0 .functor AND 1, L_0x7f59d5b500f0, v0x11a1200_0, C4<1>, C4<1>;
L_0x12c9bc0 .functor AND 1, L_0x12c95f0, v0x119c870_0, C4<1>, C4<1>;
L_0x12c9cc0 .functor AND 1, L_0x12c9bc0, v0x125da30_0, C4<1>, C4<1>;
L_0x12c9dc0 .functor AND 1, L_0x12c9cc0, v0x11dcc20_0, C4<1>, C4<1>;
L_0x12c9ec0 .functor NOT 1, L_0x12d0e20, C4<0>, C4<0>, C4<0>;
L_0x12c9f30 .functor AND 1, L_0x7f59d5b500f0, L_0x12c97b0, C4<1>, C4<1>;
L_0x12c9fa0 .functor AND 1, L_0x12c9f30, v0x119c870_0, C4<1>, C4<1>;
L_0x12ca010 .functor AND 1, L_0x12c9fa0, v0x125da30_0, C4<1>, C4<1>;
L_0x12ca0d0 .functor AND 1, L_0x12ca010, v0x11dcc20_0, C4<1>, C4<1>;
L_0x12ca900 .functor AND 1, L_0x12c9f30, v0x125da30_0, C4<1>, C4<1>;
L_0x12ca990 .functor AND 1, L_0x12ca900, v0x11dcc20_0, C4<1>, C4<1>;
L_0x12cb110 .functor AND 1, L_0x12c9f30, v0x11dcc20_0, C4<1>, C4<1>;
L_0x12cb960 .functor BUFZ 1, L_0x12c9f30, C4<0>, C4<0>, C4<0>;
v0x120b480_0 .net *"_ivl_0", 0 0, L_0x12c95f0;  1 drivers
v0x11ebe80_0 .net *"_ivl_12", 0 0, L_0x12c9fa0;  1 drivers
v0x11eb7e0_0 .net *"_ivl_14", 0 0, L_0x12ca010;  1 drivers
v0x11eb4d0_0 .net *"_ivl_18", 0 0, L_0x12ca900;  1 drivers
v0x11eb1c0_0 .net *"_ivl_2", 0 0, L_0x12c9bc0;  1 drivers
v0x11eaeb0_0 .net *"_ivl_4", 0 0, L_0x12c9cc0;  1 drivers
v0x11eaba0_0 .net "a", 0 0, L_0x12cc2f0;  alias, 1 drivers
v0x11eac40_0 .net "b", 0 0, L_0x12cc420;  alias, 1 drivers
v0x1255f90_0 .net "c", 0 0, L_0x12cc5e0;  alias, 1 drivers
v0x1254df0_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x1254e90_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x12335f0_0 .net "d", 0 0, L_0x12cc710;  alias, 1 drivers
v0x1212400_0 .net "enp", 0 0, L_0x12c97b0;  alias, 1 drivers
v0x12124a0_0 .net "ent", 0 0, L_0x7f59d5b500f0;  alias, 1 drivers
v0x1233fd0_0 .net "ent_and_enp", 0 0, L_0x12c9f30;  1 drivers
v0x1234070_0 .net "feedback_qa", 0 0, L_0x12cb960;  1 drivers
v0x11c8440_0 .net "feedback_qb", 0 0, L_0x12cb110;  1 drivers
v0x11c84e0_0 .net "feedback_qc", 0 0, L_0x12ca990;  1 drivers
v0x11adc70_0 .net "feedback_qd", 0 0, L_0x12ca0d0;  1 drivers
v0x11ad650_0 .net "ld", 0 0, L_0x12c9ec0;  1 drivers
v0x11ad6f0_0 .net "ld_bar", 0 0, L_0x12d0e20;  alias, 1 drivers
v0x11fa240_0 .net "qa", 0 0, v0x11dcc20_0;  alias, 1 drivers
v0x11fa2e0_0 .net "qb", 0 0, v0x125da30_0;  alias, 1 drivers
v0x11d9d20_0 .net "qc", 0 0, v0x119c870_0;  alias, 1 drivers
v0x11d9dc0_0 .net "qd", 0 0, v0x11a1200_0;  alias, 1 drivers
v0x11da520_0 .net "rco", 0 0, L_0x12c9dc0;  alias, 1 drivers
S_0x126bde0 .scope module, "OUTPUT_QA" "output_section" 11 60, 12 4 0, S_0x11cae30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x12cba40 .functor OR 1, L_0x12cb960, L_0x12c9ec0, C4<0>, C4<0>;
L_0x12cbad0 .functor AND 1, L_0x12c9ec0, L_0x12cbde0, C4<1>, C4<1>;
L_0x12ca3f0 .functor NOT 1, L_0x12cbad0, C4<0>, C4<0>, C4<0>;
L_0x12cbd70 .functor AND 1, L_0x12cc2f0, L_0x12c9ec0, C4<1>, C4<1>;
L_0x12cbde0 .functor NOT 1, L_0x12cbd70, C4<0>, C4<0>, C4<0>;
L_0x12cbea0 .functor AND 1, L_0x12ca3f0, L_0x12cba40, C4<1>, C4<1>;
L_0x12cc040 .functor AND 1, L_0x12cbde0, L_0x12cba40, C4<1>, C4<1>;
v0x11e3340_0 .net "NOTHING", 0 0, L_0x12cc100;  1 drivers
v0x11e3400_0 .net *"_ivl_2", 0 0, L_0x12cbad0;  1 drivers
v0x11dbc80_0 .net *"_ivl_6", 0 0, L_0x12cbd70;  1 drivers
v0x11dbd40_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x11db5e0_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11db2d0_0 .net "data", 0 0, L_0x12cc2f0;  alias, 1 drivers
v0x11db370_0 .net "feedback", 0 0, L_0x12cb960;  alias, 1 drivers
v0x11dafc0_0 .net "j", 0 0, L_0x12cbea0;  1 drivers
v0x11dacb0_0 .net "k", 0 0, L_0x12cc040;  1 drivers
v0x1266570_0 .net "ld", 0 0, L_0x12c9ec0;  alias, 1 drivers
v0x1266610_0 .net "q", 0 0, v0x11dcc20_0;  alias, 1 drivers
v0x1265ed0_0 .net "to_j", 0 0, L_0x12ca3f0;  1 drivers
v0x1265f70_0 .net "to_j_and_k", 0 0, L_0x12cba40;  1 drivers
v0x1265bc0_0 .net "to_k", 0 0, L_0x12cbde0;  1 drivers
S_0x126a490 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x126bde0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x12cc100 .functor NOT 1, v0x11dcc20_0, C4<0>, C4<0>, C4<0>;
v0x11fb1d0_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x11faec0_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11faf80_0 .net "j", 0 0, L_0x12cbea0;  alias, 1 drivers
v0x11dcb60_0 .net "k", 0 0, L_0x12cc040;  alias, 1 drivers
v0x11dcc20_0 .var "q", 0 0;
v0x11dc820_0 .net "q_bar", 0 0, L_0x12cc100;  alias, 1 drivers
E_0x11fb580 .event posedge, v0x11fb1d0_0;
S_0x1269110 .scope module, "OUTPUT_QB" "output_section" 11 49, 12 4 0, S_0x11cae30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x12cb2f0 .functor OR 1, L_0x12cb110, L_0x12c9ec0, C4<0>, C4<0>;
L_0x12cb380 .functor AND 1, L_0x12c9ec0, L_0x12cb4f0, C4<1>, C4<1>;
L_0x12cb410 .functor NOT 1, L_0x12cb380, C4<0>, C4<0>, C4<0>;
L_0x12cb480 .functor AND 1, L_0x12cc420, L_0x12c9ec0, C4<1>, C4<1>;
L_0x12cb4f0 .functor NOT 1, L_0x12cb480, C4<0>, C4<0>, C4<0>;
L_0x12cb600 .functor AND 1, L_0x12cb410, L_0x12cb2f0, C4<1>, C4<1>;
L_0x12cb7a0 .functor AND 1, L_0x12cb4f0, L_0x12cb2f0, C4<1>, C4<1>;
v0x119ada0_0 .net "NOTHING", 0 0, L_0x12cb860;  1 drivers
v0x119ae60_0 .net *"_ivl_2", 0 0, L_0x12cb380;  1 drivers
v0x119c450_0 .net *"_ivl_6", 0 0, L_0x12cb480;  1 drivers
v0x119c510_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x119c0a0_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x119c140_0 .net "data", 0 0, L_0x12cc420;  alias, 1 drivers
v0x119bcf0_0 .net "feedback", 0 0, L_0x12cb110;  alias, 1 drivers
v0x119bdb0_0 .net "j", 0 0, L_0x12cb600;  1 drivers
v0x119a930_0 .net "k", 0 0, L_0x12cb7a0;  1 drivers
v0x11c4310_0 .net "ld", 0 0, L_0x12c9ec0;  alias, 1 drivers
v0x11c1f90_0 .net "q", 0 0, v0x125da30_0;  alias, 1 drivers
v0x11c1290_0 .net "to_j", 0 0, L_0x12cb410;  1 drivers
v0x11c1330_0 .net "to_j_and_k", 0 0, L_0x12cb2f0;  1 drivers
v0x11c00e0_0 .net "to_k", 0 0, L_0x12cb4f0;  1 drivers
S_0x1267d90 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1269110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x12cb860 .functor NOT 1, v0x125da30_0, C4<0>, C4<0>, C4<0>;
v0x12655a0_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x1265290_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x12571b0_0 .net "j", 0 0, L_0x12cb600;  alias, 1 drivers
v0x1257250_0 .net "k", 0 0, L_0x12cb7a0;  alias, 1 drivers
v0x125da30_0 .var "q", 0 0;
v0x119b6f0_0 .net "q_bar", 0 0, L_0x12cb860;  alias, 1 drivers
S_0x11fbb00 .scope module, "OUTPUT_QC" "output_section" 11 38, 12 4 0, S_0x11cae30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x12caa50 .functor OR 1, L_0x12ca990, L_0x12c9ec0, C4<0>, C4<0>;
L_0x12caae0 .functor AND 1, L_0x12c9ec0, L_0x12caca0, C4<1>, C4<1>;
L_0x12cab70 .functor NOT 1, L_0x12caae0, C4<0>, C4<0>, C4<0>;
L_0x12cac30 .functor AND 1, L_0x12cc5e0, L_0x12c9ec0, C4<1>, C4<1>;
L_0x12caca0 .functor NOT 1, L_0x12cac30, C4<0>, C4<0>, C4<0>;
L_0x12cadb0 .functor AND 1, L_0x12cab70, L_0x12caa50, C4<1>, C4<1>;
L_0x12caf50 .functor AND 1, L_0x12caca0, L_0x12caa50, C4<1>, C4<1>;
v0x11b8ad0_0 .net "NOTHING", 0 0, L_0x12cb010;  1 drivers
v0x11b8b70_0 .net *"_ivl_2", 0 0, L_0x12caae0;  1 drivers
v0x11b8690_0 .net *"_ivl_6", 0 0, L_0x12cac30;  1 drivers
v0x11b8f40_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x11b8fe0_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11bbd60_0 .net "data", 0 0, L_0x12cc5e0;  alias, 1 drivers
v0x11bbe00_0 .net "feedback", 0 0, L_0x12ca990;  alias, 1 drivers
v0x11bb920_0 .net "j", 0 0, L_0x12cadb0;  1 drivers
v0x11bb9c0_0 .net "k", 0 0, L_0x12caf50;  1 drivers
v0x11bc1d0_0 .net "ld", 0 0, L_0x12c9ec0;  alias, 1 drivers
v0x11bc270_0 .net "q", 0 0, v0x119c870_0;  alias, 1 drivers
v0x119df00_0 .net "to_j", 0 0, L_0x12cab70;  1 drivers
v0x119dfa0_0 .net "to_j_and_k", 0 0, L_0x12caa50;  1 drivers
v0x119e350_0 .net "to_k", 0 0, L_0x12caca0;  1 drivers
S_0x11fdfb0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x11fbb00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x12cb010 .functor NOT 1, v0x119c870_0, C4<0>, C4<0>, C4<0>;
v0x11bef10_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x11befb0_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11bec00_0 .net "j", 0 0, L_0x12cadb0;  alias, 1 drivers
v0x11beca0_0 .net "k", 0 0, L_0x12caf50;  alias, 1 drivers
v0x119c870_0 .var "q", 0 0;
v0x119c910_0 .net "q_bar", 0 0, L_0x12cb010;  alias, 1 drivers
S_0x1203730 .scope module, "OUTPUT_QD" "output_section" 11 27, 12 4 0, S_0x11cae30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x12ca1e0 .functor OR 1, L_0x12ca0d0, L_0x12c9ec0, C4<0>, C4<0>;
L_0x12ca250 .functor AND 1, L_0x12c9ec0, L_0x12ca500, C4<1>, C4<1>;
L_0x12ca2c0 .functor NOT 1, L_0x12ca250, C4<0>, C4<0>, C4<0>;
L_0x12ca380 .functor AND 1, L_0x12cc710, L_0x12c9ec0, C4<1>, C4<1>;
L_0x12ca500 .functor NOT 1, L_0x12ca380, C4<0>, C4<0>, C4<0>;
L_0x12ca5c0 .functor AND 1, L_0x12ca2c0, L_0x12ca1e0, C4<1>, C4<1>;
L_0x12ca760 .functor AND 1, L_0x12ca500, L_0x12ca1e0, C4<1>, C4<1>;
v0x11a40f0_0 .net "NOTHING", 0 0, L_0x12ca820;  1 drivers
v0x11a2c00_0 .net *"_ivl_2", 0 0, L_0x12ca250;  1 drivers
v0x11a2cc0_0 .net *"_ivl_6", 0 0, L_0x12ca380;  1 drivers
v0x11a4950_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x11c5580_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x1266bc0_0 .net "data", 0 0, L_0x12cc710;  alias, 1 drivers
v0x1266c80_0 .net "feedback", 0 0, L_0x12ca0d0;  alias, 1 drivers
v0x120c760_0 .net "j", 0 0, L_0x12ca5c0;  1 drivers
v0x120c800_0 .net "k", 0 0, L_0x12ca760;  1 drivers
v0x120c180_0 .net "ld", 0 0, L_0x12c9ec0;  alias, 1 drivers
v0x120bdb0_0 .net "q", 0 0, v0x11a1200_0;  alias, 1 drivers
v0x120baa0_0 .net "to_j", 0 0, L_0x12ca2c0;  1 drivers
v0x120bb40_0 .net "to_j_and_k", 0 0, L_0x12ca1e0;  1 drivers
v0x120b790_0 .net "to_k", 0 0, L_0x12ca500;  1 drivers
S_0x1202ab0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1203730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x12ca820 .functor NOT 1, v0x11a1200_0, C4<0>, C4<0>, C4<0>;
v0x11a0950_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x119f460_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x119f520_0 .net "j", 0 0, L_0x12ca5c0;  alias, 1 drivers
v0x11a1160_0 .net "k", 0 0, L_0x12ca760;  alias, 1 drivers
v0x11a1200_0 .var "q", 0 0;
v0x11a44e0_0 .net "q_bar", 0 0, L_0x12ca820;  alias, 1 drivers
S_0x11fec30 .scope module, "COUNTER2" "ta161_bar" 9 40, 10 7 0, S_0x11ac9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x119bb30_0 .net "A", 0 0, L_0x12cf110;  1 drivers
v0x119bc20_0 .net "B", 0 0, L_0x12cf240;  1 drivers
v0x11c3b40_0 .net "C", 0 0, L_0x12cf370;  1 drivers
v0x11c3c30_0 .net "CLK", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x11be8f0_0 .net "CLR_BAR", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11be9e0_0 .net "D", 0 0, L_0x12cf4a0;  1 drivers
v0x11aed30_0 .net "ENP", 0 0, L_0x12c97b0;  alias, 1 drivers
v0x11aedd0_0 .net "ENT", 0 0, L_0x12c9dc0;  alias, 1 drivers
v0x11b39b0_0 .net "LD_BAR", 0 0, L_0x12d0e20;  alias, 1 drivers
v0x11b01f0_0 .net "QA", 0 0, v0x11ee630_0;  1 drivers
v0x11b0290_0 .net "QB", 0 0, v0x11d1f90_0;  1 drivers
v0x11b1710_0 .net "QC", 0 0, v0x12596d0_0;  1 drivers
v0x11b17b0_0 .net "QD", 0 0, v0x123fc80_0;  1 drivers
v0x11b0f20_0 .net "RCO", 0 0, L_0x12ccb80;  alias, 1 drivers
S_0x11f3130 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x11fec30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x12cc840 .functor AND 1, L_0x12c9dc0, v0x123fc80_0, C4<1>, C4<1>;
L_0x12cc960 .functor AND 1, L_0x12cc840, v0x12596d0_0, C4<1>, C4<1>;
L_0x12cca80 .functor AND 1, L_0x12cc960, v0x11d1f90_0, C4<1>, C4<1>;
L_0x12ccb80 .functor AND 1, L_0x12cca80, v0x11ee630_0, C4<1>, C4<1>;
L_0x12ccc80 .functor NOT 1, L_0x12d0e20, C4<0>, C4<0>, C4<0>;
L_0x11bb550 .functor AND 1, L_0x12c9dc0, L_0x12c97b0, C4<1>, C4<1>;
L_0x11b47a0 .functor AND 1, L_0x11bb550, v0x12596d0_0, C4<1>, C4<1>;
L_0x12ccf10 .functor AND 1, L_0x11b47a0, v0x11d1f90_0, C4<1>, C4<1>;
L_0x12ccf80 .functor AND 1, L_0x12ccf10, v0x11ee630_0, C4<1>, C4<1>;
L_0x12cd720 .functor AND 1, L_0x11bb550, v0x11d1f90_0, C4<1>, C4<1>;
L_0x12cd7b0 .functor AND 1, L_0x12cd720, v0x11ee630_0, C4<1>, C4<1>;
L_0x12cdf30 .functor AND 1, L_0x11bb550, v0x11ee630_0, C4<1>, C4<1>;
L_0x12ce780 .functor BUFZ 1, L_0x11bb550, C4<0>, C4<0>, C4<0>;
v0x1229980_0 .net *"_ivl_0", 0 0, L_0x12cc840;  1 drivers
v0x1229a60_0 .net *"_ivl_12", 0 0, L_0x11b47a0;  1 drivers
v0x1215f70_0 .net *"_ivl_14", 0 0, L_0x12ccf10;  1 drivers
v0x1216040_0 .net *"_ivl_18", 0 0, L_0x12cd720;  1 drivers
v0x1214800_0 .net *"_ivl_2", 0 0, L_0x12cc960;  1 drivers
v0x12148e0_0 .net *"_ivl_4", 0 0, L_0x12cca80;  1 drivers
v0x12193c0_0 .net "a", 0 0, L_0x12cf110;  alias, 1 drivers
v0x1219460_0 .net "b", 0 0, L_0x12cf240;  alias, 1 drivers
v0x1217c50_0 .net "c", 0 0, L_0x12cf370;  alias, 1 drivers
v0x1217cf0_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x121c750_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x121c7f0_0 .net "d", 0 0, L_0x12cf4a0;  alias, 1 drivers
v0x121afe0_0 .net "enp", 0 0, L_0x12c97b0;  alias, 1 drivers
v0x121b080_0 .net "ent", 0 0, L_0x12c9dc0;  alias, 1 drivers
v0x121fae0_0 .net "ent_and_enp", 0 0, L_0x11bb550;  1 drivers
v0x121fb80_0 .net "feedback_qa", 0 0, L_0x12ce780;  1 drivers
v0x121e370_0 .net "feedback_qb", 0 0, L_0x12cdf30;  1 drivers
v0x121e410_0 .net "feedback_qc", 0 0, L_0x12cd7b0;  1 drivers
v0x122da40_0 .net "feedback_qd", 0 0, L_0x12ccf80;  1 drivers
v0x122dae0_0 .net "ld", 0 0, L_0x12ccc80;  1 drivers
v0x122c280_0 .net "ld_bar", 0 0, L_0x12d0e20;  alias, 1 drivers
v0x122c320_0 .net "qa", 0 0, v0x11ee630_0;  alias, 1 drivers
v0x122f660_0 .net "qb", 0 0, v0x11d1f90_0;  alias, 1 drivers
v0x122f750_0 .net "qc", 0 0, v0x12596d0_0;  alias, 1 drivers
v0x119b270_0 .net "qd", 0 0, v0x123fc80_0;  alias, 1 drivers
v0x119b360_0 .net "rco", 0 0, L_0x12ccb80;  alias, 1 drivers
S_0x11f1830 .scope module, "OUTPUT_QA" "output_section" 11 60, 12 4 0, S_0x11f3130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x12ce860 .functor OR 1, L_0x12ce780, L_0x12ccc80, C4<0>, C4<0>;
L_0x12ce8f0 .functor AND 1, L_0x12ccc80, L_0x12cec00, C4<1>, C4<1>;
L_0x12cd270 .functor NOT 1, L_0x12ce8f0, C4<0>, C4<0>, C4<0>;
L_0x12ceb90 .functor AND 1, L_0x12cf110, L_0x12ccc80, C4<1>, C4<1>;
L_0x12cec00 .functor NOT 1, L_0x12ceb90, C4<0>, C4<0>, C4<0>;
L_0x12cecc0 .functor AND 1, L_0x12cd270, L_0x12ce860, C4<1>, C4<1>;
L_0x12cee60 .functor AND 1, L_0x12cec00, L_0x12ce860, C4<1>, C4<1>;
v0x11da9a0_0 .net "NOTHING", 0 0, L_0x12cef20;  1 drivers
v0x11daa40_0 .net *"_ivl_2", 0 0, L_0x12ce8f0;  1 drivers
v0x11dd6e0_0 .net *"_ivl_6", 0 0, L_0x12ceb90;  1 drivers
v0x11dd7a0_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x11e2e60_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11e2f50_0 .net "data", 0 0, L_0x12cf110;  alias, 1 drivers
v0x11e21e0_0 .net "feedback", 0 0, L_0x12ce780;  alias, 1 drivers
v0x11e2280_0 .net "j", 0 0, L_0x12cecc0;  1 drivers
v0x11e1560_0 .net "k", 0 0, L_0x12cee60;  1 drivers
v0x11e1630_0 .net "ld", 0 0, L_0x12ccc80;  alias, 1 drivers
v0x11e08e0_0 .net "q", 0 0, v0x11ee630_0;  alias, 1 drivers
v0x11e0980_0 .net "to_j", 0 0, L_0x12cd270;  1 drivers
v0x11dfc60_0 .net "to_j_and_k", 0 0, L_0x12ce860;  1 drivers
v0x11dfd00_0 .net "to_k", 0 0, L_0x12cec00;  1 drivers
S_0x11eff30 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x11f1830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x12cef20 .functor NOT 1, v0x11ee630_0, C4<0>, C4<0>, C4<0>;
v0x11ef2b0_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x11ef370_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11ecd50_0 .net "j", 0 0, L_0x12cecc0;  alias, 1 drivers
v0x11ecdf0_0 .net "k", 0 0, L_0x12cee60;  alias, 1 drivers
v0x11ee630_0 .var "q", 0 0;
v0x11ee720_0 .net "q_bar", 0 0, L_0x12cef20;  alias, 1 drivers
S_0x11defe0 .scope module, "OUTPUT_QB" "output_section" 11 49, 12 4 0, S_0x11f3130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x12ce110 .functor OR 1, L_0x12cdf30, L_0x12ccc80, C4<0>, C4<0>;
L_0x12ce1a0 .functor AND 1, L_0x12ccc80, L_0x12ce310, C4<1>, C4<1>;
L_0x12ce230 .functor NOT 1, L_0x12ce1a0, C4<0>, C4<0>, C4<0>;
L_0x12ce2a0 .functor AND 1, L_0x12cf240, L_0x12ccc80, C4<1>, C4<1>;
L_0x12ce310 .functor NOT 1, L_0x12ce2a0, C4<0>, C4<0>, C4<0>;
L_0x12ce420 .functor AND 1, L_0x12ce230, L_0x12ce110, C4<1>, C4<1>;
L_0x12ce5c0 .functor AND 1, L_0x12ce310, L_0x12ce110, C4<1>, C4<1>;
v0x11d1310_0 .net "NOTHING", 0 0, L_0x12ce680;  1 drivers
v0x11d13b0_0 .net *"_ivl_2", 0 0, L_0x12ce1a0;  1 drivers
v0x11d0690_0 .net *"_ivl_6", 0 0, L_0x12ce2a0;  1 drivers
v0x11d0730_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x11cfa10_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11cfb00_0 .net "data", 0 0, L_0x12cf240;  alias, 1 drivers
v0x11ced90_0 .net "feedback", 0 0, L_0x12cdf30;  alias, 1 drivers
v0x11cee50_0 .net "j", 0 0, L_0x12ce420;  1 drivers
v0x11cc830_0 .net "k", 0 0, L_0x12ce5c0;  1 drivers
v0x11cc900_0 .net "ld", 0 0, L_0x12ccc80;  alias, 1 drivers
v0x11ce110_0 .net "q", 0 0, v0x11d1f90_0;  alias, 1 drivers
v0x11ce1e0_0 .net "to_j", 0 0, L_0x12ce230;  1 drivers
v0x1257dd0_0 .net "to_j_and_k", 0 0, L_0x12ce110;  1 drivers
v0x1257e70_0 .net "to_k", 0 0, L_0x12ce310;  1 drivers
S_0x11cb600 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x11defe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x12ce680 .functor NOT 1, v0x11d1f90_0, C4<0>, C4<0>, C4<0>;
v0x11cd490_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x11cd550_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x11d2c10_0 .net "j", 0 0, L_0x12ce420;  alias, 1 drivers
v0x11d2ce0_0 .net "k", 0 0, L_0x12ce5c0;  alias, 1 drivers
v0x11d1f90_0 .var "q", 0 0;
v0x11d2080_0 .net "q_bar", 0 0, L_0x12ce680;  alias, 1 drivers
S_0x125d550 .scope module, "OUTPUT_QC" "output_section" 11 38, 12 4 0, S_0x11f3130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x12cd870 .functor OR 1, L_0x12cd7b0, L_0x12ccc80, C4<0>, C4<0>;
L_0x12cd900 .functor AND 1, L_0x12ccc80, L_0x12cdac0, C4<1>, C4<1>;
L_0x12cd990 .functor NOT 1, L_0x12cd900, C4<0>, C4<0>, C4<0>;
L_0x12cda50 .functor AND 1, L_0x12cf370, L_0x12ccc80, C4<1>, C4<1>;
L_0x12cdac0 .functor NOT 1, L_0x12cda50, C4<0>, C4<0>, C4<0>;
L_0x12cdbd0 .functor AND 1, L_0x12cd990, L_0x12cd870, C4<1>, C4<1>;
L_0x12cdd70 .functor AND 1, L_0x12cdac0, L_0x12cd870, C4<1>, C4<1>;
v0x1245960_0 .net "NOTHING", 0 0, L_0x12cde30;  1 drivers
v0x1245a20_0 .net *"_ivl_2", 0 0, L_0x12cd900;  1 drivers
v0x12485f0_0 .net *"_ivl_6", 0 0, L_0x12cda50;  1 drivers
v0x12486c0_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x124a260_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x124a350_0 .net "data", 0 0, L_0x12cf370;  alias, 1 drivers
v0x124b290_0 .net "feedback", 0 0, L_0x12cd7b0;  alias, 1 drivers
v0x124b350_0 .net "j", 0 0, L_0x12cdbd0;  1 drivers
v0x1237880_0 .net "k", 0 0, L_0x12cdd70;  1 drivers
v0x1237950_0 .net "ld", 0 0, L_0x12ccc80;  alias, 1 drivers
v0x1236110_0 .net "q", 0 0, v0x12596d0_0;  alias, 1 drivers
v0x12361b0_0 .net "to_j", 0 0, L_0x12cd990;  1 drivers
v0x123acd0_0 .net "to_j_and_k", 0 0, L_0x12cd870;  1 drivers
v0x123ad70_0 .net "to_k", 0 0, L_0x12cdac0;  1 drivers
S_0x125bc50 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x125d550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x12cde30 .functor NOT 1, v0x12596d0_0, C4<0>, C4<0>, C4<0>;
v0x125afd0_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x125b070_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x125a350_0 .net "j", 0 0, L_0x12cdbd0;  alias, 1 drivers
v0x125a420_0 .net "k", 0 0, L_0x12cdd70;  alias, 1 drivers
v0x12596d0_0 .var "q", 0 0;
v0x1258a50_0 .net "q_bar", 0 0, L_0x12cde30;  alias, 1 drivers
S_0x1239560 .scope module, "OUTPUT_QD" "output_section" 11 27, 12 4 0, S_0x11f3130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x12cd040 .functor OR 1, L_0x12ccf80, L_0x12ccc80, C4<0>, C4<0>;
L_0x12cd0b0 .functor AND 1, L_0x12ccc80, L_0x12597e0, C4<1>, C4<1>;
L_0x12cd140 .functor NOT 1, L_0x12cd0b0, C4<0>, C4<0>, C4<0>;
L_0x12cd200 .functor AND 1, L_0x12cf4a0, L_0x12ccc80, C4<1>, C4<1>;
L_0x12597e0 .functor NOT 1, L_0x12cd200, C4<0>, C4<0>, C4<0>;
L_0x12cd420 .functor AND 1, L_0x12cd140, L_0x12cd040, C4<1>, C4<1>;
L_0x12cd580 .functor AND 1, L_0x12597e0, L_0x12cd040, C4<1>, C4<1>;
v0x1250310_0 .net "NOTHING", 0 0, L_0x12cd640;  1 drivers
v0x12503d0_0 .net *"_ivl_2", 0 0, L_0x12cd0b0;  1 drivers
v0x124f350_0 .net *"_ivl_6", 0 0, L_0x12cd200;  1 drivers
v0x124f410_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x124db90_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x124dc30_0 .net "data", 0 0, L_0x12cf4a0;  alias, 1 drivers
v0x1250f70_0 .net "feedback", 0 0, L_0x12ccf80;  alias, 1 drivers
v0x1251030_0 .net "j", 0 0, L_0x12cd420;  1 drivers
v0x1224050_0 .net "k", 0 0, L_0x12cd580;  1 drivers
v0x1224120_0 .net "ld", 0 0, L_0x12ccc80;  alias, 1 drivers
v0x1226d40_0 .net "q", 0 0, v0x123fc80_0;  alias, 1 drivers
v0x1226de0_0 .net "to_j", 0 0, L_0x12cd140;  1 drivers
v0x1228950_0 .net "to_j_and_k", 0 0, L_0x12cd040;  1 drivers
v0x12289f0_0 .net "to_k", 0 0, L_0x12597e0;  1 drivers
S_0x123c8f0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1239560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x12cd640 .functor NOT 1, v0x123fc80_0, C4<0>, C4<0>, C4<0>;
v0x12413f0_0 .net "clk", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x1241490_0 .net "clr_bar", 0 0, v0x12c9310_0;  alias, 1 drivers
v0x1251e80_0 .net "j", 0 0, L_0x12cd420;  alias, 1 drivers
v0x1233c90_0 .net "k", 0 0, L_0x12cd580;  alias, 1 drivers
v0x123fc80_0 .var "q", 0 0;
v0x123fd40_0 .net "q_bar", 0 0, L_0x12cd640;  alias, 1 drivers
S_0x119ef20 .scope module, "MUX8" "ta157_8" 6 57, 14 7 0, S_0x11cabd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1253200 .functor NOT 1, L_0x7f59d5b500a8, C4<0>, C4<0>, C4<0>;
v0x126dc30_0 .net "A8", 7 0, L_0x12cf6e0;  alias, 1 drivers
v0x126dd10_0 .net "B8", 7 0, L_0x7f59d5b50060;  alias, 1 drivers
v0x10d1f50_0 .net "EN", 0 0, L_0x1253200;  1 drivers
v0x10d2040_0 .net "EN_BAR", 0 0, L_0x7f59d5b500a8;  alias, 1 drivers
v0x11ca760_0 .net "S", 0 0, v0x12c9000_0;  alias, 1 drivers
v0x11c9e00_0 .net "Y8", 7 0, L_0x12cfc20;  alias, 1 drivers
L_0x12cf9a0 .part L_0x12cf6e0, 0, 4;
L_0x12cfa40 .part L_0x7f59d5b50060, 0, 4;
L_0x12cfae0 .part L_0x12cf6e0, 4, 4;
L_0x12cfb80 .part L_0x7f59d5b50060, 4, 4;
L_0x12cfc20 .concat8 [ 4 4 0 0], v0x11a3490_0, v0x11a9ac0_0;
S_0x11a0440 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x119ef20;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x119fcf0_0 .net "a", 3 0, L_0x12cf9a0;  1 drivers
v0x11a3be0_0 .net "b", 3 0, L_0x12cfa40;  1 drivers
v0x11a3cc0_0 .net "en", 0 0, L_0x1253200;  alias, 1 drivers
v0x11a33f0_0 .net "s", 0 0, v0x12c9000_0;  alias, 1 drivers
v0x11a3490_0 .var "y", 3 0;
E_0x11fcdc0 .event edge, v0x11a3cc0_0, v0x11a33f0_0, v0x119fcf0_0, v0x11a3be0_0;
S_0x11a6f60 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x119ef20;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x11a6830_0 .net "a", 3 0, L_0x12cfae0;  1 drivers
v0x11aa210_0 .net "b", 3 0, L_0x12cfb80;  1 drivers
v0x11aa2f0_0 .net "en", 0 0, L_0x1253200;  alias, 1 drivers
v0x11a9a20_0 .net "s", 0 0, v0x12c9000_0;  alias, 1 drivers
v0x11a9ac0_0 .var "y", 3 0;
E_0x11a67f0 .event edge, v0x11a3cc0_0, v0x11a33f0_0, v0x11a6830_0, v0x11aa210_0;
S_0x1268870 .scope module, "OPCODEDEC0" "opcodedec" 6 66, 16 6 0, S_0x11cabd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 4 "MW_AD_HIGH";
    .port_info 2 /INPUT 4 "MW_BOP";
    .port_info 3 /OUTPUT 4 "TO_COUNTER";
    .port_info 4 /OUTPUT 1 "EIL_BAR";
L_0x12cfcc0 .functor BUFZ 1, L_0x12d0000, C4<0>, C4<0>, C4<0>;
v0x11e9340_0 .net "EIL_BAR", 0 0, L_0x12cfcc0;  alias, 1 drivers
L_0x7f59d5b50138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11e9420_0 .net "LOW", 0 0, L_0x7f59d5b50138;  1 drivers
v0x11e8f30_0 .net "MW_AD_HIGH", 7 4, L_0x12c9680;  alias, 1 drivers
v0x11e9020_0 .net "MW_BOP", 12 9, L_0x12c9850;  alias, 1 drivers
v0x11e8b40_0 .net "OPCODE", 3 0, v0x12c9270_0;  alias, 1 drivers
v0x11ea350_0 .net "TO_COUNTER", 7 4, v0x126aba0_0;  alias, 1 drivers
v0x11ea410_0 .net "W1", 0 0, L_0x12d0000;  1 drivers
L_0x12d0070 .part L_0x12c9850, 0, 1;
L_0x12d0160 .part L_0x12c9850, 1, 1;
L_0x12d02e0 .part L_0x12c9850, 2, 1;
L_0x12d0380 .part L_0x12c9850, 3, 1;
S_0x1268480 .scope module, "U1" "ta157_4" 16 22, 17 7 0, S_0x1268870;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A4";
    .port_info 1 /INPUT 4 "B4";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 4 "Y4";
L_0x12cfe40 .functor NOT 1, L_0x7f59d5b50138, C4<0>, C4<0>, C4<0>;
v0x1269c30_0 .net "A4", 3 0, v0x12c9270_0;  alias, 1 drivers
v0x1269800_0 .net "B4", 3 0, L_0x12c9680;  alias, 1 drivers
v0x12698d0_0 .net "EN", 0 0, L_0x12cfe40;  1 drivers
v0x120a010_0 .net "EN_BAR", 0 0, L_0x7f59d5b50138;  alias, 1 drivers
v0x120a0b0_0 .net "S", 0 0, L_0x12d0000;  alias, 1 drivers
v0x1209c20_0 .net "Y4", 3 0, v0x126aba0_0;  alias, 1 drivers
S_0x12674c0 .scope module, "MUX0" "jeff_74x157" 17 19, 15 2 0, S_0x1268480;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x126c540_0 .net "a", 3 0, v0x12c9270_0;  alias, 1 drivers
v0x126c600_0 .net "b", 3 0, L_0x12c9680;  alias, 1 drivers
v0x126afb0_0 .net "en", 0 0, L_0x12cfe40;  alias, 1 drivers
v0x126b080_0 .net "s", 0 0, L_0x12d0000;  alias, 1 drivers
v0x126aba0_0 .var "y", 3 0;
E_0x126c500 .event edge, v0x126afb0_0, v0x126b080_0, v0x126c540_0, v0x126c600_0;
S_0x1209810 .scope module, "U2" "nand4" 16 32, 18 2 0, S_0x1268870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x12cfeb0 .functor AND 1, L_0x12d0070, L_0x12d0160, C4<1>, C4<1>;
L_0x12cff20 .functor AND 1, L_0x12cfeb0, L_0x12d02e0, C4<1>, C4<1>;
L_0x12cff90 .functor AND 1, L_0x12cff20, L_0x12d0380, C4<1>, C4<1>;
L_0x12d0000 .functor NOT 1, L_0x12cff90, C4<0>, C4<0>, C4<0>;
v0x12094a0_0 .net *"_ivl_0", 0 0, L_0x12cfeb0;  1 drivers
v0x120ac30_0 .net *"_ivl_2", 0 0, L_0x12cff20;  1 drivers
v0x120ad10_0 .net *"_ivl_4", 0 0, L_0x12cff90;  1 drivers
v0x120a7f0_0 .net "a", 0 0, L_0x12d0070;  1 drivers
v0x120a890_0 .net "b", 0 0, L_0x12d0160;  1 drivers
v0x120a400_0 .net "c", 0 0, L_0x12d02e0;  1 drivers
v0x120a4c0_0 .net "d", 0 0, L_0x12d0380;  1 drivers
v0x11e9730_0 .net "y", 0 0, L_0x12d0000;  alias, 1 drivers
S_0x11e9f10 .scope module, "XOR_2" "xor2" 6 93, 19 2 0, S_0x11cabd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12d0e20 .functor XOR 1, L_0x12d0e90, L_0x12d0530, C4<0>, C4<0>;
v0x11e9bc0_0 .net "a", 0 0, L_0x12d0e90;  1 drivers
v0x1230d30_0 .net "b", 0 0, L_0x12d0530;  alias, 1 drivers
v0x1230df0_0 .net "y", 0 0, L_0x12d0e20;  alias, 1 drivers
S_0x11c7c00 .scope module, "PROCESSOR_SECTION" "processor" 5 37, 20 4 0, S_0x11c1c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN_A";
    .port_info 1 /INPUT 8 "DATA_IN_B";
    .port_info 2 /INPUT 1 "SYSTEM_CLK";
    .port_info 3 /INPUT 1 "EIL_BAR";
    .port_info 4 /INPUT 11 "CONTROL_BITS";
    .port_info 5 /OUTPUT 4 "STATUS_BITS";
    .port_info 6 /OUTPUT 8 "DATA_OUT";
L_0x12d10b0 .functor BUFZ 8, L_0x12db8e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12c69c0_0 .net "ALU_DEST", 23 21, L_0x12d13b0;  1 drivers
v0x12c6aa0_0 .net "ALU_FUNC", 19 15, L_0x12d1270;  1 drivers
v0x12c6b90_0 .net "ALU_IN_A", 7 0, L_0x12dcb20;  1 drivers
v0x12c6cb0_0 .net "ALU_IN_B", 7 0, L_0x12dceb0;  1 drivers
v0x12c6da0_0 .net "ALU_OUT", 7 0, L_0x12eaac0;  1 drivers
v0x12c6eb0_0 .net "A_SOURCE", 0 0, L_0x12d0f80;  1 drivers
v0x12c6f50_0 .net "B_SOURCE", 0 0, L_0x12d1140;  1 drivers
v0x12c6ff0_0 .net "CIN", 0 0, L_0x12d1310;  1 drivers
v0x12c70e0_0 .net "CONTROL_BITS", 23 13, L_0x12c98f0;  alias, 1 drivers
v0x12c7230_0 .net "DATA_IN_A", 7 0, v0x12c8b70_0;  alias, 1 drivers
v0x12c72d0_0 .net "DATA_IN_B", 7 0, v0x12c8ce0_0;  alias, 1 drivers
v0x12c73e0_0 .net "DATA_OUT", 7 0, L_0x12d10b0;  alias, 1 drivers
v0x12c74c0_0 .net "DATA_OUT_A", 7 0, L_0x12d3da0;  1 drivers
v0x12c7580_0 .net "DATA_OUT_B", 7 0, L_0x12d68f0;  1 drivers
v0x12c7640_0 .net "DATA_OUT_TA", 7 0, L_0x12d9430;  1 drivers
v0x12c7700_0 .net "DATA_OUT_TB", 7 0, L_0x12dc0e0;  1 drivers
v0x12c77c0_0 .net "EIL_BAR", 0 0, L_0x12cfcc0;  alias, 1 drivers
v0x12c7970_0 .net "IN_ZP", 7 0, L_0x12db8e0;  1 drivers
L_0x7f59d5b50180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c7a10_0 .net "LOW", 0 0, L_0x7f59d5b50180;  1 drivers
v0x12c7ab0_0 .net "STATUS_BITS", 3 0, L_0x12ee950;  alias, 1 drivers
v0x12c7b50_0 .net "SYSTEM_CLK", 0 0, v0x12c9440_0;  alias, 1 drivers
L_0x12d0f80 .part L_0x12c98f0, 0, 1;
L_0x12d1140 .part L_0x12c98f0, 1, 1;
L_0x12d1270 .part L_0x12c98f0, 2, 5;
L_0x12d1310 .part L_0x12c98f0, 7, 1;
L_0x12d13b0 .part L_0x12c98f0, 8, 3;
L_0x12d9a30 .part L_0x12d13b0, 0, 1;
L_0x12dc6e0 .part L_0x12d13b0, 1, 1;
L_0x12ed3f0 .part L_0x12d13b0, 2, 1;
L_0x12ee950 .concat8 [ 1 1 1 1], L_0x12dcf50, L_0x12e3c80, L_0x12e3ae0, L_0x12ee3d0;
S_0x11cb2d0 .scope module, "ALU1" "alu" 20 92, 21 4 0, S_0x11c7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 5 "ALU_FUNC";
    .port_info 4 /OUTPUT 8 "OUT8";
    .port_info 5 /OUTPUT 1 "C4";
    .port_info 6 /OUTPUT 1 "C8";
    .port_info 7 /OUTPUT 1 "Z";
L_0x12dcf50 .functor BUFZ 1, L_0x12dcfc0, C4<0>, C4<0>, C4<0>;
v0x1210660_0 .net "AEQB1", 0 0, L_0x12e30b0;  1 drivers
v0x129a630_0 .net "AEQB2", 0 0, L_0x12e9f20;  1 drivers
v0x129a780_0 .net "ALU_FUNC", 19 15, L_0x12d1270;  alias, 1 drivers
v0x129a820_0 .net "C4", 0 0, L_0x12dcf50;  1 drivers
v0x129a8e0_0 .net "C8", 0 0, L_0x12e3c80;  1 drivers
v0x129a980_0 .net "CARRY", 0 0, L_0x12dcfc0;  1 drivers
v0x129aa20_0 .net "CIN", 0 0, L_0x12d1310;  alias, 1 drivers
v0x129aac0_0 .net "IN_A", 7 0, L_0x12dcb20;  alias, 1 drivers
v0x129ab60_0 .net "IN_B", 7 0, L_0x12dceb0;  alias, 1 drivers
v0x129acd0_0 .net "NOTHING1", 0 0, L_0x12e2df0;  1 drivers
v0x129ad70_0 .net "NOTHING2", 0 0, L_0x12e2580;  1 drivers
v0x129ae10_0 .net "NOTHING3", 0 0, L_0x12e9cb0;  1 drivers
v0x129aeb0_0 .net "NOTHING4", 0 0, L_0x12e94e0;  1 drivers
v0x129af50_0 .net "OUT8", 7 0, L_0x12eaac0;  alias, 1 drivers
v0x129b030_0 .net "Z", 0 0, L_0x12e3ae0;  1 drivers
L_0x12e3190 .part L_0x12dcb20, 3, 1;
L_0x12e32e0 .part L_0x12dcb20, 2, 1;
L_0x12e3380 .part L_0x12dcb20, 1, 1;
L_0x12e3420 .part L_0x12dcb20, 0, 1;
L_0x12e34c0 .part L_0x12dceb0, 3, 1;
L_0x12e35f0 .part L_0x12dceb0, 2, 1;
L_0x12e3690 .part L_0x12dceb0, 1, 1;
L_0x12e3730 .part L_0x12dceb0, 0, 1;
L_0x12e37d0 .part L_0x12d1270, 3, 1;
L_0x12e3870 .part L_0x12d1270, 2, 1;
L_0x12e39a0 .part L_0x12d1270, 1, 1;
L_0x12e3a40 .part L_0x12d1270, 0, 1;
L_0x12e3b50 .part L_0x12d1270, 4, 1;
L_0x12e9fe0 .part L_0x12dcb20, 7, 1;
L_0x12ea190 .part L_0x12dcb20, 6, 1;
L_0x12ea230 .part L_0x12dcb20, 5, 1;
L_0x12ea2d0 .part L_0x12dcb20, 4, 1;
L_0x12ea370 .part L_0x12dceb0, 7, 1;
L_0x12ea5c0 .part L_0x12dceb0, 6, 1;
L_0x12ea660 .part L_0x12dceb0, 5, 1;
L_0x12ea520 .part L_0x12dceb0, 4, 1;
L_0x12ea7b0 .part L_0x12d1270, 3, 1;
L_0x12ea700 .part L_0x12d1270, 2, 1;
L_0x12eaa20 .part L_0x12d1270, 1, 1;
L_0x12ea960 .part L_0x12d1270, 0, 1;
L_0x12eab90 .part L_0x12d1270, 4, 1;
LS_0x12eaac0_0_0 .concat8 [ 1 1 1 1], L_0x12e1c80, L_0x12e1840, L_0x12e1310, L_0x12e0940;
LS_0x12eaac0_0_4 .concat8 [ 1 1 1 1], L_0x12e8be0, L_0x12e87a0, L_0x12e8270, L_0x12e78a0;
L_0x12eaac0 .concat8 [ 4 4 0 0], LS_0x12eaac0_0_0, LS_0x12eaac0_0_4;
S_0x11c98d0 .scope module, "AND1" "and2" 21 73, 22 2 0, S_0x11cb2d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12e3ae0 .functor AND 1, L_0x12e30b0, L_0x12e9f20, C4<1>, C4<1>;
v0x126d0c0_0 .net "a", 0 0, L_0x12e30b0;  alias, 1 drivers
v0x126d180_0 .net "b", 0 0, L_0x12e9f20;  alias, 1 drivers
v0x12670b0_0 .net "y", 0 0, L_0x12e3ae0;  alias, 1 drivers
S_0x1211b60 .scope module, "U1" "ta181_bar" 21 23, 23 8 0, S_0x11cb2d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x12dcfc0 .functor NOT 1, L_0x12e29a0, C4<0>, C4<0>, C4<0>;
L_0x12dd0c0 .functor NOT 1, L_0x12d1310, C4<0>, C4<0>, C4<0>;
v0x1210720_0 .net "A0_BAR", 0 0, L_0x12e3420;  1 drivers
v0x11041b0_0 .net "A1_BAR", 0 0, L_0x12e3380;  1 drivers
v0x1104270_0 .net "A2_BAR", 0 0, L_0x12e32e0;  1 drivers
v0x1104310_0 .net "A3_BAR", 0 0, L_0x12e3190;  1 drivers
v0x11043b0_0 .net "AEQB", 0 0, L_0x12e30b0;  alias, 1 drivers
v0x10dad70_0 .net "B0_BAR", 0 0, L_0x12e3730;  1 drivers
v0x10dae60_0 .net "B1_BAR", 0 0, L_0x12e3690;  1 drivers
v0x10daf50_0 .net "B2_BAR", 0 0, L_0x12e35f0;  1 drivers
v0x10db040_0 .net "B3_BAR", 0 0, L_0x12e34c0;  1 drivers
v0x10db0e0_0 .net "CI", 0 0, L_0x12d1310;  alias, 1 drivers
v0x10db180_0 .net "CI_BAR", 0 0, L_0x12dd0c0;  1 drivers
v0x128a370_0 .net "CO", 0 0, L_0x12dcfc0;  alias, 1 drivers
v0x128a410_0 .net "CO_BAR", 0 0, L_0x12e29a0;  1 drivers
v0x128a4b0_0 .net "F0_BAR", 0 0, L_0x12e1c80;  1 drivers
v0x128a550_0 .net "F1_BAR", 0 0, L_0x12e1840;  1 drivers
v0x128a5f0_0 .net "F2_BAR", 0 0, L_0x12e1310;  1 drivers
v0x128a690_0 .net "F3_BAR", 0 0, L_0x12e0940;  1 drivers
v0x128a840_0 .net "G_BAR", 0 0, L_0x12e2580;  alias, 1 drivers
v0x128a8e0_0 .net "M", 0 0, L_0x12e3b50;  1 drivers
v0x128a980_0 .net "P_BAR", 0 0, L_0x12e2df0;  alias, 1 drivers
v0x128aa20_0 .net "S0", 0 0, L_0x12e3a40;  1 drivers
v0x128aac0_0 .net "S1", 0 0, L_0x12e39a0;  1 drivers
v0x128ab60_0 .net "S2", 0 0, L_0x12e3870;  1 drivers
v0x128ac00_0 .net "S3", 0 0, L_0x12e37d0;  1 drivers
S_0x120eea0 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x1211b60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x10b2d50_0 .net "a0", 0 0, L_0x12e3420;  alias, 1 drivers
v0x10b2e10_0 .net "a1", 0 0, L_0x12e3380;  alias, 1 drivers
v0x10b2eb0_0 .net "a2", 0 0, L_0x12e32e0;  alias, 1 drivers
v0x10b2f50_0 .net "a3", 0 0, L_0x12e3190;  alias, 1 drivers
v0x10aa1e0_0 .net "aeqb", 0 0, L_0x12e30b0;  alias, 1 drivers
v0x10aa280_0 .net "b0", 0 0, L_0x12e3730;  alias, 1 drivers
v0x10aa320_0 .net "b1", 0 0, L_0x12e3690;  alias, 1 drivers
v0x10aa3c0_0 .net "b2", 0 0, L_0x12e35f0;  alias, 1 drivers
v0x10aa460_0 .net "b3", 0 0, L_0x12e34c0;  alias, 1 drivers
v0x10aa590_0 .net "ci_bar", 0 0, L_0x12dd0c0;  alias, 1 drivers
v0x109a670_0 .net "co_bar", 0 0, L_0x12e29a0;  alias, 1 drivers
v0x109a710_0 .net "f0", 0 0, L_0x12e1c80;  alias, 1 drivers
v0x109a7b0_0 .net "f1", 0 0, L_0x12e1840;  alias, 1 drivers
v0x109a850_0 .net "f2", 0 0, L_0x12e1310;  alias, 1 drivers
v0x109a940_0 .net "f3", 0 0, L_0x12e0940;  alias, 1 drivers
v0x109aa30_0 .net "input0_out1", 0 0, L_0x12df420;  1 drivers
v0x10e21a0_0 .net "input0_out2", 0 0, L_0x12df8c0;  1 drivers
v0x10e2350_0 .net "input1_out1", 0 0, L_0x12de8d0;  1 drivers
v0x10e23f0_0 .net "input1_out2", 0 0, L_0x12deeb0;  1 drivers
v0x10e2490_0 .net "input2_out1", 0 0, L_0x12ddde0;  1 drivers
v0x10e2530_0 .net "input2_out2", 0 0, L_0x12de200;  1 drivers
v0x10cbd10_0 .net "input3_out1", 0 0, L_0x12dd580;  1 drivers
v0x10cbdb0_0 .net "input3_out2", 0 0, L_0x12dd920;  1 drivers
v0x10cbe50_0 .net "m", 0 0, L_0x12e3b50;  alias, 1 drivers
v0x10cbef0_0 .net "m_bar", 0 0, L_0x12df980;  1 drivers
v0x10cbf90_0 .net "s0", 0 0, L_0x12e3a40;  alias, 1 drivers
v0x10cc0c0_0 .net "s1", 0 0, L_0x12e39a0;  alias, 1 drivers
v0x10be960_0 .net "s2", 0 0, L_0x12e3870;  alias, 1 drivers
v0x10bea90_0 .net "s3", 0 0, L_0x12e37d0;  alias, 1 drivers
v0x10bebc0_0 .net "x", 0 0, L_0x12e2df0;  alias, 1 drivers
v0x10bec60_0 .net "y", 0 0, L_0x12e2580;  alias, 1 drivers
S_0x120d9a0 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x12e2d00 .functor AND 1, L_0x12e0940, L_0x12e1310, C4<1>, C4<1>;
L_0x12e2ff0 .functor AND 1, L_0x12e2d00, L_0x12e1840, C4<1>, C4<1>;
L_0x12e30b0 .functor AND 1, L_0x12e2ff0, L_0x12e1c80, C4<1>, C4<1>;
v0x12545e0_0 .net *"_ivl_0", 0 0, L_0x12e2d00;  1 drivers
v0x12546c0_0 .net *"_ivl_2", 0 0, L_0x12e2ff0;  1 drivers
v0x12541f0_0 .net "aeqb", 0 0, L_0x12e30b0;  alias, 1 drivers
v0x1254290_0 .net "f0", 0 0, L_0x12e1c80;  alias, 1 drivers
v0x1253e00_0 .net "f1", 0 0, L_0x12e1840;  alias, 1 drivers
v0x1253ef0_0 .net "f2", 0 0, L_0x12e1310;  alias, 1 drivers
v0x1232d80_0 .net "f3", 0 0, L_0x12e0940;  alias, 1 drivers
S_0x1232990 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x12e1d80 .functor AND 1, L_0x12dd580, L_0x12de200, C4<1>, C4<1>;
L_0x10e25d0 .functor OR 1, L_0x12dd920, L_0x12e1d80, C4<0>, C4<0>;
L_0x12e1f50 .functor AND 1, L_0x12dd580, L_0x12ddde0, C4<1>, C4<1>;
L_0x12e1fc0 .functor AND 1, L_0x12e1f50, L_0x12deeb0, C4<1>, C4<1>;
L_0x12e2080 .functor OR 1, L_0x10e25d0, L_0x12e1fc0, C4<0>, C4<0>;
L_0x12e2190 .functor AND 1, L_0x12dd580, L_0x12ddde0, C4<1>, C4<1>;
L_0x12dd5f0 .functor AND 1, L_0x12e2190, L_0x12de8d0, C4<1>, C4<1>;
L_0x12e2360 .functor AND 1, L_0x12dd5f0, L_0x12df8c0, C4<1>, C4<1>;
L_0x12e2470 .functor OR 1, L_0x12e2080, L_0x12e2360, C4<0>, C4<0>;
L_0x12e2580 .functor NOT 1, L_0x12e2470, C4<0>, C4<0>, C4<0>;
L_0x12e26d0 .functor NOT 1, L_0x12e2580, C4<0>, C4<0>, C4<0>;
L_0x12e2740 .functor AND 1, L_0x12dd580, L_0x12ddde0, C4<1>, C4<1>;
L_0x12e2820 .functor AND 1, L_0x12e2740, L_0x12de8d0, C4<1>, C4<1>;
L_0x12e2890 .functor AND 1, L_0x12e2820, L_0x12df420, C4<1>, C4<1>;
L_0x12e27b0 .functor AND 1, L_0x12e2890, L_0x12dd0c0, C4<1>, C4<1>;
L_0x12e29a0 .functor OR 1, L_0x12e26d0, L_0x12e27b0, C4<0>, C4<0>;
L_0x12e2bd0 .functor AND 1, L_0x12dd580, L_0x12ddde0, C4<1>, C4<1>;
L_0x12e2c40 .functor AND 1, L_0x12e2bd0, L_0x12de8d0, C4<1>, C4<1>;
L_0x12e2b40 .functor AND 1, L_0x12e2c40, L_0x12df420, C4<1>, C4<1>;
L_0x12e2df0 .functor NOT 1, L_0x12e2b40, C4<0>, C4<0>, C4<0>;
v0x12326d0_0 .net *"_ivl_0", 0 0, L_0x12e1d80;  1 drivers
v0x12321b0_0 .net *"_ivl_10", 0 0, L_0x12e2190;  1 drivers
v0x1232290_0 .net *"_ivl_12", 0 0, L_0x12dd5f0;  1 drivers
v0x1231160_0 .net *"_ivl_14", 0 0, L_0x12e2360;  1 drivers
v0x1231240_0 .net *"_ivl_16", 0 0, L_0x12e2470;  1 drivers
v0x11c87c0_0 .net *"_ivl_2", 0 0, L_0x10e25d0;  1 drivers
v0x11c8880_0 .net *"_ivl_20", 0 0, L_0x12e26d0;  1 drivers
v0x11acda0_0 .net *"_ivl_22", 0 0, L_0x12e2740;  1 drivers
v0x11ace80_0 .net *"_ivl_24", 0 0, L_0x12e2820;  1 drivers
v0x126ebd0_0 .net *"_ivl_26", 0 0, L_0x12e2890;  1 drivers
v0x126c8f0_0 .net *"_ivl_28", 0 0, L_0x12e27b0;  1 drivers
v0x126c9d0_0 .net *"_ivl_32", 0 0, L_0x12e2bd0;  1 drivers
v0x11c8bb0_0 .net *"_ivl_34", 0 0, L_0x12e2c40;  1 drivers
v0x11c8c70_0 .net *"_ivl_36", 0 0, L_0x12e2b40;  1 drivers
v0x11fc5b0_0 .net *"_ivl_4", 0 0, L_0x12e1f50;  1 drivers
v0x11fc690_0 .net *"_ivl_6", 0 0, L_0x12e1fc0;  1 drivers
v0x120cc20_0 .net *"_ivl_8", 0 0, L_0x12e2080;  1 drivers
v0x11be510_0 .net "ci_bar", 0 0, L_0x12dd0c0;  alias, 1 drivers
v0x11be5d0_0 .net "co_bar", 0 0, L_0x12e29a0;  alias, 1 drivers
v0x11be690_0 .net "input0_out1", 0 0, L_0x12df420;  alias, 1 drivers
v0x11dc090_0 .net "input0_out2", 0 0, L_0x12df8c0;  alias, 1 drivers
v0x11dc150_0 .net "input1_out1", 0 0, L_0x12de8d0;  alias, 1 drivers
v0x11dc210_0 .net "input1_out2", 0 0, L_0x12deeb0;  alias, 1 drivers
v0x11dc2d0_0 .net "input2_out1", 0 0, L_0x12ddde0;  alias, 1 drivers
v0x120b000_0 .net "input2_out2", 0 0, L_0x12de200;  alias, 1 drivers
v0x120b0a0_0 .net "input3_out1", 0 0, L_0x12dd580;  alias, 1 drivers
v0x120b160_0 .net "input3_out2", 0 0, L_0x12dd920;  alias, 1 drivers
v0x120b220_0 .net "x", 0 0, L_0x12e2df0;  alias, 1 drivers
v0x11faa40_0 .net "y", 0 0, L_0x12e2580;  alias, 1 drivers
S_0x11ea720 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x12def70 .functor AND 1, L_0x12e3730, L_0x12e37d0, C4<1>, C4<1>;
L_0x12defe0 .functor AND 1, L_0x12def70, L_0x12e3420, C4<1>, C4<1>;
L_0x12df0a0 .functor AND 1, L_0x12e3420, L_0x12e3870, C4<1>, C4<1>;
L_0x12df1a0 .functor NOT 1, L_0x12e3730, C4<0>, C4<0>, C4<0>;
L_0x12df2a0 .functor AND 1, L_0x12df0a0, L_0x12df1a0, C4<1>, C4<1>;
L_0x12df310 .functor OR 1, L_0x12defe0, L_0x12df2a0, C4<0>, C4<0>;
L_0x12df420 .functor NOT 1, L_0x12df310, C4<0>, C4<0>, C4<0>;
L_0x12df4e0 .functor NOT 1, L_0x12e3730, C4<0>, C4<0>, C4<0>;
L_0x12df5a0 .functor AND 1, L_0x12df4e0, L_0x12e39a0, C4<1>, C4<1>;
L_0x12df660 .functor AND 1, L_0x12e3a40, L_0x12e3730, C4<1>, C4<1>;
L_0x12df6d0 .functor OR 1, L_0x12df5a0, L_0x12df660, C4<0>, C4<0>;
L_0x12df790 .functor OR 1, L_0x12df6d0, L_0x12e3420, C4<0>, C4<0>;
L_0x12df8c0 .functor NOT 1, L_0x12df790, C4<0>, C4<0>, C4<0>;
v0x12549d0_0 .net *"_ivl_0", 0 0, L_0x12def70;  1 drivers
v0x1254ab0_0 .net *"_ivl_10", 0 0, L_0x12df310;  1 drivers
v0x1254b90_0 .net *"_ivl_14", 0 0, L_0x12df4e0;  1 drivers
v0x1233170_0 .net *"_ivl_16", 0 0, L_0x12df5a0;  1 drivers
v0x1233250_0 .net *"_ivl_18", 0 0, L_0x12df660;  1 drivers
v0x1233380_0 .net *"_ivl_2", 0 0, L_0x12defe0;  1 drivers
v0x11ad1d0_0 .net *"_ivl_20", 0 0, L_0x12df6d0;  1 drivers
v0x11ad2b0_0 .net *"_ivl_22", 0 0, L_0x12df790;  1 drivers
v0x11ad390_0 .net *"_ivl_4", 0 0, L_0x12df0a0;  1 drivers
v0x11c1540_0 .net *"_ivl_6", 0 0, L_0x12df1a0;  1 drivers
v0x11c1620_0 .net *"_ivl_8", 0 0, L_0x12df2a0;  1 drivers
v0x11c1700_0 .net "a", 0 0, L_0x12e3420;  alias, 1 drivers
v0x11ec340_0 .net "b", 0 0, L_0x12e3730;  alias, 1 drivers
v0x11ec400_0 .net "out1", 0 0, L_0x12df420;  alias, 1 drivers
v0x11ec4a0_0 .net "out2", 0 0, L_0x12df8c0;  alias, 1 drivers
v0x11ec570_0 .net "s0", 0 0, L_0x12e3a40;  alias, 1 drivers
v0x1255950_0 .net "s1", 0 0, L_0x12e39a0;  alias, 1 drivers
v0x1255b00_0 .net "s2", 0 0, L_0x12e3870;  alias, 1 drivers
v0x1255bc0_0 .net "s3", 0 0, L_0x12e37d0;  alias, 1 drivers
S_0x1102fd0 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x12de2c0 .functor AND 1, L_0x12e3690, L_0x12e37d0, C4<1>, C4<1>;
L_0x10beb30 .functor AND 1, L_0x12de2c0, L_0x12e3380, C4<1>, C4<1>;
L_0x12de4b0 .functor AND 1, L_0x12e3380, L_0x12e3870, C4<1>, C4<1>;
L_0x10bea00 .functor NOT 1, L_0x12e3690, C4<0>, C4<0>, C4<0>;
L_0x12de750 .functor AND 1, L_0x12de4b0, L_0x10bea00, C4<1>, C4<1>;
L_0x12de7c0 .functor OR 1, L_0x10beb30, L_0x12de750, C4<0>, C4<0>;
L_0x12de8d0 .functor NOT 1, L_0x12de7c0, C4<0>, C4<0>, C4<0>;
L_0x12de990 .functor NOT 1, L_0x12e3690, C4<0>, C4<0>, C4<0>;
L_0x12dea50 .functor AND 1, L_0x12de990, L_0x12e39a0, C4<1>, C4<1>;
L_0x10be8d0 .functor AND 1, L_0x12e3a40, L_0x12e3690, C4<1>, C4<1>;
L_0x10cc030 .functor OR 1, L_0x12dea50, L_0x10be8d0, C4<0>, C4<0>;
L_0x12ded80 .functor OR 1, L_0x10cc030, L_0x12e3380, C4<0>, C4<0>;
L_0x12deeb0 .functor NOT 1, L_0x12ded80, C4<0>, C4<0>, C4<0>;
v0x1103230_0 .net *"_ivl_0", 0 0, L_0x12de2c0;  1 drivers
v0x1103330_0 .net *"_ivl_10", 0 0, L_0x12de7c0;  1 drivers
v0x108d3c0_0 .net *"_ivl_14", 0 0, L_0x12de990;  1 drivers
v0x108d4b0_0 .net *"_ivl_16", 0 0, L_0x12dea50;  1 drivers
v0x108d590_0 .net *"_ivl_18", 0 0, L_0x10be8d0;  1 drivers
v0x108d670_0 .net *"_ivl_2", 0 0, L_0x10beb30;  1 drivers
v0x108d750_0 .net *"_ivl_20", 0 0, L_0x10cc030;  1 drivers
v0x105b6d0_0 .net *"_ivl_22", 0 0, L_0x12ded80;  1 drivers
v0x105b7b0_0 .net *"_ivl_4", 0 0, L_0x12de4b0;  1 drivers
v0x105b890_0 .net *"_ivl_6", 0 0, L_0x10bea00;  1 drivers
v0x105b970_0 .net *"_ivl_8", 0 0, L_0x12de750;  1 drivers
v0x105ba50_0 .net "a", 0 0, L_0x12e3380;  alias, 1 drivers
v0x1095ce0_0 .net "b", 0 0, L_0x12e3690;  alias, 1 drivers
v0x1095da0_0 .net "out1", 0 0, L_0x12de8d0;  alias, 1 drivers
v0x1095e40_0 .net "out2", 0 0, L_0x12deeb0;  alias, 1 drivers
v0x1095f10_0 .net "s0", 0 0, L_0x12e3a40;  alias, 1 drivers
v0x1095fe0_0 .net "s1", 0 0, L_0x12e39a0;  alias, 1 drivers
v0x10d89b0_0 .net "s2", 0 0, L_0x12e3870;  alias, 1 drivers
v0x10d8a80_0 .net "s3", 0 0, L_0x12e37d0;  alias, 1 drivers
S_0x10d8b90 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x12dda20 .functor AND 1, L_0x12e35f0, L_0x12e37d0, C4<1>, C4<1>;
L_0x12dda90 .functor AND 1, L_0x12dda20, L_0x12e32e0, C4<1>, C4<1>;
L_0x12ddb00 .functor AND 1, L_0x12e32e0, L_0x12e3870, C4<1>, C4<1>;
L_0x12ddc00 .functor NOT 1, L_0x12e35f0, C4<0>, C4<0>, C4<0>;
L_0x12ddd00 .functor AND 1, L_0x12ddb00, L_0x12ddc00, C4<1>, C4<1>;
L_0x12ddd70 .functor OR 1, L_0x12dda90, L_0x12ddd00, C4<0>, C4<0>;
L_0x12ddde0 .functor NOT 1, L_0x12ddd70, C4<0>, C4<0>, C4<0>;
L_0x12dde50 .functor NOT 1, L_0x12e35f0, C4<0>, C4<0>, C4<0>;
L_0x12ddec0 .functor AND 1, L_0x12dde50, L_0x12e39a0, C4<1>, C4<1>;
L_0x12ddf80 .functor AND 1, L_0x12e3a40, L_0x12e35f0, C4<1>, C4<1>;
L_0x12ddff0 .functor OR 1, L_0x12ddec0, L_0x12ddf80, C4<0>, C4<0>;
L_0x12de0d0 .functor OR 1, L_0x12ddff0, L_0x12e32e0, C4<0>, C4<0>;
L_0x12de200 .functor NOT 1, L_0x12de0d0, C4<0>, C4<0>, C4<0>;
v0x10fd4f0_0 .net *"_ivl_0", 0 0, L_0x12dda20;  1 drivers
v0x10fd5f0_0 .net *"_ivl_10", 0 0, L_0x12ddd70;  1 drivers
v0x10fd6d0_0 .net *"_ivl_14", 0 0, L_0x12dde50;  1 drivers
v0x10fd790_0 .net *"_ivl_16", 0 0, L_0x12ddec0;  1 drivers
v0x10fd870_0 .net *"_ivl_18", 0 0, L_0x12ddf80;  1 drivers
v0x10f19f0_0 .net *"_ivl_2", 0 0, L_0x12dda90;  1 drivers
v0x10f1ad0_0 .net *"_ivl_20", 0 0, L_0x12ddff0;  1 drivers
v0x10f1bb0_0 .net *"_ivl_22", 0 0, L_0x12de0d0;  1 drivers
v0x10f1c90_0 .net *"_ivl_4", 0 0, L_0x12ddb00;  1 drivers
v0x10f1d70_0 .net *"_ivl_6", 0 0, L_0x12ddc00;  1 drivers
v0x10f3f10_0 .net *"_ivl_8", 0 0, L_0x12ddd00;  1 drivers
v0x10f3ff0_0 .net "a", 0 0, L_0x12e32e0;  alias, 1 drivers
v0x10f40b0_0 .net "b", 0 0, L_0x12e35f0;  alias, 1 drivers
v0x10f4170_0 .net "out1", 0 0, L_0x12ddde0;  alias, 1 drivers
v0x10f4210_0 .net "out2", 0 0, L_0x12de200;  alias, 1 drivers
v0x10f42b0_0 .net "s0", 0 0, L_0x12e3a40;  alias, 1 drivers
v0x10b9b20_0 .net "s1", 0 0, L_0x12e39a0;  alias, 1 drivers
v0x10b9cd0_0 .net "s2", 0 0, L_0x12e3870;  alias, 1 drivers
v0x10b9dc0_0 .net "s3", 0 0, L_0x12e37d0;  alias, 1 drivers
S_0x10ad0e0 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x12dd1c0 .functor AND 1, L_0x12e34c0, L_0x12e37d0, C4<1>, C4<1>;
L_0x12dd230 .functor AND 1, L_0x12dd1c0, L_0x12e3190, C4<1>, C4<1>;
L_0x12dd2a0 .functor AND 1, L_0x12e3190, L_0x12e3870, C4<1>, C4<1>;
L_0x12dd3a0 .functor NOT 1, L_0x12e34c0, C4<0>, C4<0>, C4<0>;
L_0x12dd4a0 .functor AND 1, L_0x12dd2a0, L_0x12dd3a0, C4<1>, C4<1>;
L_0x12dd510 .functor OR 1, L_0x12dd230, L_0x12dd4a0, C4<0>, C4<0>;
L_0x12dd580 .functor NOT 1, L_0x12dd510, C4<0>, C4<0>, C4<0>;
L_0x12dd680 .functor NOT 1, L_0x12e34c0, C4<0>, C4<0>, C4<0>;
L_0x12dd6f0 .functor AND 1, L_0x12dd680, L_0x12e39a0, C4<1>, C4<1>;
L_0x12dd760 .functor AND 1, L_0x12e3a40, L_0x12e34c0, C4<1>, C4<1>;
L_0x12dd7d0 .functor OR 1, L_0x12dd6f0, L_0x12dd760, C4<0>, C4<0>;
L_0x12dd840 .functor OR 1, L_0x12dd7d0, L_0x12e3190, C4<0>, C4<0>;
L_0x12dd920 .functor NOT 1, L_0x12dd840, C4<0>, C4<0>, C4<0>;
v0x10ad390_0 .net *"_ivl_0", 0 0, L_0x12dd1c0;  1 drivers
v0x10ad470_0 .net *"_ivl_10", 0 0, L_0x12dd510;  1 drivers
v0x109dad0_0 .net *"_ivl_14", 0 0, L_0x12dd680;  1 drivers
v0x109db90_0 .net *"_ivl_16", 0 0, L_0x12dd6f0;  1 drivers
v0x109dc70_0 .net *"_ivl_18", 0 0, L_0x12dd760;  1 drivers
v0x109dd50_0 .net *"_ivl_2", 0 0, L_0x12dd230;  1 drivers
v0x109de30_0 .net *"_ivl_20", 0 0, L_0x12dd7d0;  1 drivers
v0x10e7760_0 .net *"_ivl_22", 0 0, L_0x12dd840;  1 drivers
v0x10e7840_0 .net *"_ivl_4", 0 0, L_0x12dd2a0;  1 drivers
v0x10e7920_0 .net *"_ivl_6", 0 0, L_0x12dd3a0;  1 drivers
v0x10e7a00_0 .net *"_ivl_8", 0 0, L_0x12dd4a0;  1 drivers
v0x10e7ae0_0 .net "a", 0 0, L_0x12e3190;  alias, 1 drivers
v0x10cf0c0_0 .net "b", 0 0, L_0x12e34c0;  alias, 1 drivers
v0x10cf180_0 .net "out1", 0 0, L_0x12dd580;  alias, 1 drivers
v0x10cf220_0 .net "out2", 0 0, L_0x12dd920;  alias, 1 drivers
v0x10cf2c0_0 .net "s0", 0 0, L_0x12e3a40;  alias, 1 drivers
v0x10cf360_0 .net "s1", 0 0, L_0x12e39a0;  alias, 1 drivers
v0x10a70f0_0 .net "s2", 0 0, L_0x12e3870;  alias, 1 drivers
v0x10a7190_0 .net "s3", 0 0, L_0x12e37d0;  alias, 1 drivers
S_0x10a72f0 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x12df980 .functor NOT 1, L_0x12e3b50, C4<0>, C4<0>, C4<0>;
v0x10a74a0_0 .net "a", 0 0, L_0x12e3b50;  alias, 1 drivers
v0x10b4c50_0 .net "y", 0 0, L_0x12df980;  alias, 1 drivers
S_0x10b4d70 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x12e1990 .functor XOR 1, L_0x12df420, L_0x12df8c0, C4<0>, C4<0>;
L_0x12e1a00 .functor AND 1, L_0x12dd0c0, L_0x12df980, C4<1>, C4<1>;
L_0x12e0200 .functor NOT 1, L_0x12e1a00, C4<0>, C4<0>, C4<0>;
L_0x12e1c80 .functor XOR 1, L_0x12e1990, L_0x12e0200, C4<0>, C4<0>;
v0x10b4f50_0 .net *"_ivl_0", 0 0, L_0x12e1990;  1 drivers
v0x10b5030_0 .net *"_ivl_2", 0 0, L_0x12e1a00;  1 drivers
v0x1107200_0 .net *"_ivl_4", 0 0, L_0x12e0200;  1 drivers
v0x11072f0_0 .net "ci_bar", 0 0, L_0x12dd0c0;  alias, 1 drivers
v0x1107390_0 .net "f0", 0 0, L_0x12e1c80;  alias, 1 drivers
v0x1107480_0 .net "input0_out1", 0 0, L_0x12df420;  alias, 1 drivers
v0x1107570_0 .net "input0_out2", 0 0, L_0x12df8c0;  alias, 1 drivers
v0x1102350_0 .net "m_bar", 0 0, L_0x12df980;  alias, 1 drivers
S_0x1102430 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x12e1460 .functor XOR 1, L_0x12de8d0, L_0x12deeb0, C4<0>, C4<0>;
L_0x12e14d0 .functor AND 1, L_0x12dd0c0, L_0x12df420, C4<1>, C4<1>;
L_0x12e1540 .functor AND 1, L_0x12e14d0, L_0x12df980, C4<1>, C4<1>;
L_0x12e1600 .functor AND 1, L_0x12df8c0, L_0x12df980, C4<1>, C4<1>;
L_0x12e1670 .functor OR 1, L_0x12e1540, L_0x12e1600, C4<0>, C4<0>;
L_0x12e1780 .functor NOT 1, L_0x12e1670, C4<0>, C4<0>, C4<0>;
L_0x12e1840 .functor XOR 1, L_0x12e1460, L_0x12e1780, C4<0>, C4<0>;
v0x11026c0_0 .net *"_ivl_0", 0 0, L_0x12e1460;  1 drivers
v0x10afb40_0 .net *"_ivl_10", 0 0, L_0x12e1780;  1 drivers
v0x10afc20_0 .net *"_ivl_2", 0 0, L_0x12e14d0;  1 drivers
v0x10afce0_0 .net *"_ivl_4", 0 0, L_0x12e1540;  1 drivers
v0x10afdc0_0 .net *"_ivl_6", 0 0, L_0x12e1600;  1 drivers
v0x10afea0_0 .net *"_ivl_8", 0 0, L_0x12e1670;  1 drivers
v0x10cae20_0 .net "ci_bar", 0 0, L_0x12dd0c0;  alias, 1 drivers
v0x10caec0_0 .net "f1", 0 0, L_0x12e1840;  alias, 1 drivers
v0x10caf60_0 .net "input0_out1", 0 0, L_0x12df420;  alias, 1 drivers
v0x10cb000_0 .net "input0_out2", 0 0, L_0x12df8c0;  alias, 1 drivers
v0x10cb0a0_0 .net "input1_out1", 0 0, L_0x12de8d0;  alias, 1 drivers
v0x10cb140_0 .net "input1_out2", 0 0, L_0x12deeb0;  alias, 1 drivers
v0x10cb230_0 .net "m_bar", 0 0, L_0x12df980;  alias, 1 drivers
S_0x10fbe80 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x12e0b20 .functor XOR 1, L_0x12ddde0, L_0x12de200, C4<0>, C4<0>;
L_0x12e0b90 .functor AND 1, L_0x12dd0c0, L_0x12df420, C4<1>, C4<1>;
L_0x12e0c00 .functor AND 1, L_0x12e0b90, L_0x12de8d0, C4<1>, C4<1>;
L_0x12e0cc0 .functor AND 1, L_0x12e0c00, L_0x12df980, C4<1>, C4<1>;
L_0x12e0d80 .functor AND 1, L_0x12de8d0, L_0x12df8c0, C4<1>, C4<1>;
L_0x12e0df0 .functor AND 1, L_0x12e0d80, L_0x12df980, C4<1>, C4<1>;
L_0x12e0eb0 .functor OR 1, L_0x12e0cc0, L_0x12e0df0, C4<0>, C4<0>;
L_0x12e0fc0 .functor AND 1, L_0x12deeb0, L_0x12df980, C4<1>, C4<1>;
L_0x12e1140 .functor OR 1, L_0x12e0eb0, L_0x12e0fc0, C4<0>, C4<0>;
L_0x12e1250 .functor NOT 1, L_0x12e1140, C4<0>, C4<0>, C4<0>;
L_0x12e1310 .functor XOR 1, L_0x12e0b20, L_0x12e1250, C4<0>, C4<0>;
v0x10fc190_0 .net *"_ivl_0", 0 0, L_0x12e0b20;  1 drivers
v0x10fc290_0 .net *"_ivl_10", 0 0, L_0x12e0df0;  1 drivers
v0x10fa080_0 .net *"_ivl_12", 0 0, L_0x12e0eb0;  1 drivers
v0x10fa140_0 .net *"_ivl_14", 0 0, L_0x12e0fc0;  1 drivers
v0x10fa220_0 .net *"_ivl_16", 0 0, L_0x12e1140;  1 drivers
v0x10fa350_0 .net *"_ivl_18", 0 0, L_0x12e1250;  1 drivers
v0x10fa430_0 .net *"_ivl_2", 0 0, L_0x12e0b90;  1 drivers
v0x10f7ae0_0 .net *"_ivl_4", 0 0, L_0x12e0c00;  1 drivers
v0x10f7bc0_0 .net *"_ivl_6", 0 0, L_0x12e0cc0;  1 drivers
v0x10f7ca0_0 .net *"_ivl_8", 0 0, L_0x12e0d80;  1 drivers
v0x10f7d80_0 .net "ci_bar", 0 0, L_0x12dd0c0;  alias, 1 drivers
v0x10f7e20_0 .net "f2", 0 0, L_0x12e1310;  alias, 1 drivers
v0x10f7ec0_0 .net "input0_out1", 0 0, L_0x12df420;  alias, 1 drivers
v0x10f4b90_0 .net "input0_out2", 0 0, L_0x12df8c0;  alias, 1 drivers
v0x10f4cc0_0 .net "input1_out1", 0 0, L_0x12de8d0;  alias, 1 drivers
v0x10f4d60_0 .net "input1_out2", 0 0, L_0x12deeb0;  alias, 1 drivers
v0x10f4e00_0 .net "input2_out1", 0 0, L_0x12ddde0;  alias, 1 drivers
v0x10f4fb0_0 .net "input2_out2", 0 0, L_0x12de200;  alias, 1 drivers
v0x10a3ec0_0 .net "m_bar", 0 0, L_0x12df980;  alias, 1 drivers
S_0x10a4080 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x120eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x12dfa10 .functor XOR 1, L_0x12dd580, L_0x12dd920, C4<0>, C4<0>;
L_0x12dfaa0 .functor AND 1, L_0x12dd0c0, L_0x12df420, C4<1>, C4<1>;
L_0x10c8d60 .functor AND 1, L_0x12dfaa0, L_0x12de8d0, C4<1>, C4<1>;
L_0x12dfd50 .functor AND 1, L_0x10c8d60, L_0x12ddde0, C4<1>, C4<1>;
L_0x12dfe10 .functor AND 1, L_0x12dfd50, L_0x12df980, C4<1>, C4<1>;
L_0x12dfed0 .functor AND 1, L_0x12de8d0, L_0x12ddde0, C4<1>, C4<1>;
L_0x11ea980 .functor AND 1, L_0x12dfed0, L_0x12df8c0, C4<1>, C4<1>;
L_0x10f4c30 .functor AND 1, L_0x11ea980, L_0x12df980, C4<1>, C4<1>;
L_0x12e0310 .functor OR 1, L_0x12dfe10, L_0x10f4c30, C4<0>, C4<0>;
L_0x12e0420 .functor AND 1, L_0x12ddde0, L_0x12deeb0, C4<1>, C4<1>;
L_0x10aa500 .functor AND 1, L_0x12e0420, L_0x12df980, C4<1>, C4<1>;
L_0x12e05f0 .functor OR 1, L_0x12e0310, L_0x10aa500, C4<0>, C4<0>;
L_0x12e0770 .functor AND 1, L_0x12de200, L_0x12df980, C4<1>, C4<1>;
L_0x12e07e0 .functor OR 1, L_0x12e05f0, L_0x12e0770, C4<0>, C4<0>;
L_0x12e0700 .functor NOT 1, L_0x12e07e0, C4<0>, C4<0>, C4<0>;
L_0x12e0940 .functor XOR 1, L_0x12dfa10, L_0x12e0700, C4<0>, C4<0>;
v0x10bf8d0_0 .net *"_ivl_0", 0 0, L_0x12dfa10;  1 drivers
v0x10bf9d0_0 .net *"_ivl_10", 0 0, L_0x12dfed0;  1 drivers
v0x10bfab0_0 .net *"_ivl_12", 0 0, L_0x11ea980;  1 drivers
v0x10bfb70_0 .net *"_ivl_14", 0 0, L_0x10f4c30;  1 drivers
v0x10bfc50_0 .net *"_ivl_16", 0 0, L_0x12e0310;  1 drivers
v0x1057240_0 .net *"_ivl_18", 0 0, L_0x12e0420;  1 drivers
v0x1057320_0 .net *"_ivl_2", 0 0, L_0x12dfaa0;  1 drivers
v0x1057400_0 .net *"_ivl_20", 0 0, L_0x10aa500;  1 drivers
v0x10574e0_0 .net *"_ivl_22", 0 0, L_0x12e05f0;  1 drivers
v0x10575c0_0 .net *"_ivl_24", 0 0, L_0x12e0770;  1 drivers
v0x1050530_0 .net *"_ivl_26", 0 0, L_0x12e07e0;  1 drivers
v0x1050610_0 .net *"_ivl_28", 0 0, L_0x12e0700;  1 drivers
v0x10506f0_0 .net *"_ivl_4", 0 0, L_0x10c8d60;  1 drivers
v0x10507d0_0 .net *"_ivl_6", 0 0, L_0x12dfd50;  1 drivers
v0x10508b0_0 .net *"_ivl_8", 0 0, L_0x12dfe10;  1 drivers
v0x10c8cc0_0 .net "ci_bar", 0 0, L_0x12dd0c0;  alias, 1 drivers
v0x10c8df0_0 .net "f3", 0 0, L_0x12e0940;  alias, 1 drivers
v0x10c8fa0_0 .net "input0_out1", 0 0, L_0x12df420;  alias, 1 drivers
v0x10c9040_0 .net "input0_out2", 0 0, L_0x12df8c0;  alias, 1 drivers
v0x10c90e0_0 .net "input1_out1", 0 0, L_0x12de8d0;  alias, 1 drivers
v0x10b6210_0 .net "input1_out2", 0 0, L_0x12deeb0;  alias, 1 drivers
v0x10b6340_0 .net "input2_out1", 0 0, L_0x12ddde0;  alias, 1 drivers
v0x10b63e0_0 .net "input2_out2", 0 0, L_0x12de200;  alias, 1 drivers
v0x10b6480_0 .net "input3_out1", 0 0, L_0x12dd580;  alias, 1 drivers
v0x10b6520_0 .net "input3_out2", 0 0, L_0x12dd920;  alias, 1 drivers
v0x10b65c0_0 .net "m_bar", 0 0, L_0x12df980;  alias, 1 drivers
S_0x128ad60 .scope module, "U2" "ta181_bar" 21 48, 23 8 0, S_0x11cb2d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x12e3c80 .functor NOT 1, L_0x12e98b0, C4<0>, C4<0>, C4<0>;
L_0x12e3d10 .functor NOT 1, L_0x12dcfc0, C4<0>, C4<0>, C4<0>;
v0x128b2a0_0 .net "A0_BAR", 0 0, L_0x12ea2d0;  1 drivers
v0x12990f0_0 .net "A1_BAR", 0 0, L_0x12ea230;  1 drivers
v0x12991b0_0 .net "A2_BAR", 0 0, L_0x12ea190;  1 drivers
v0x1299250_0 .net "A3_BAR", 0 0, L_0x12e9fe0;  1 drivers
v0x12992f0_0 .net "AEQB", 0 0, L_0x12e9f20;  alias, 1 drivers
v0x1299390_0 .net "B0_BAR", 0 0, L_0x12ea520;  1 drivers
v0x1299430_0 .net "B1_BAR", 0 0, L_0x12ea660;  1 drivers
v0x1299520_0 .net "B2_BAR", 0 0, L_0x12ea5c0;  1 drivers
v0x1299610_0 .net "B3_BAR", 0 0, L_0x12ea370;  1 drivers
v0x1299740_0 .net "CI", 0 0, L_0x12dcfc0;  alias, 1 drivers
v0x12997e0_0 .net "CI_BAR", 0 0, L_0x12e3d10;  1 drivers
v0x1299880_0 .net "CO", 0 0, L_0x12e3c80;  alias, 1 drivers
v0x1299920_0 .net "CO_BAR", 0 0, L_0x12e98b0;  1 drivers
v0x1299a10_0 .net "F0_BAR", 0 0, L_0x12e8be0;  1 drivers
v0x1299ab0_0 .net "F1_BAR", 0 0, L_0x12e87a0;  1 drivers
v0x1299b50_0 .net "F2_BAR", 0 0, L_0x12e8270;  1 drivers
v0x1299bf0_0 .net "F3_BAR", 0 0, L_0x12e78a0;  1 drivers
v0x1299da0_0 .net "G_BAR", 0 0, L_0x12e94e0;  alias, 1 drivers
v0x1299e40_0 .net "M", 0 0, L_0x12eab90;  1 drivers
v0x1299f30_0 .net "P_BAR", 0 0, L_0x12e9cb0;  alias, 1 drivers
v0x129a020_0 .net "S0", 0 0, L_0x12ea960;  1 drivers
v0x129a0c0_0 .net "S1", 0 0, L_0x12eaa20;  1 drivers
v0x129a160_0 .net "S2", 0 0, L_0x12ea700;  1 drivers
v0x129a200_0 .net "S3", 0 0, L_0x12ea7b0;  1 drivers
S_0x128b110 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x128ad60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1297660_0 .net "a0", 0 0, L_0x12ea2d0;  alias, 1 drivers
v0x1297720_0 .net "a1", 0 0, L_0x12ea230;  alias, 1 drivers
v0x12977c0_0 .net "a2", 0 0, L_0x12ea190;  alias, 1 drivers
v0x1297860_0 .net "a3", 0 0, L_0x12e9fe0;  alias, 1 drivers
v0x1297900_0 .net "aeqb", 0 0, L_0x12e9f20;  alias, 1 drivers
v0x12979a0_0 .net "b0", 0 0, L_0x12ea520;  alias, 1 drivers
v0x1297a40_0 .net "b1", 0 0, L_0x12ea660;  alias, 1 drivers
v0x1297ae0_0 .net "b2", 0 0, L_0x12ea5c0;  alias, 1 drivers
v0x1297b80_0 .net "b3", 0 0, L_0x12ea370;  alias, 1 drivers
v0x1297cb0_0 .net "ci_bar", 0 0, L_0x12e3d10;  alias, 1 drivers
v0x1297d50_0 .net "co_bar", 0 0, L_0x12e98b0;  alias, 1 drivers
v0x1297df0_0 .net "f0", 0 0, L_0x12e8be0;  alias, 1 drivers
v0x1297e90_0 .net "f1", 0 0, L_0x12e87a0;  alias, 1 drivers
v0x1297f30_0 .net "f2", 0 0, L_0x12e8270;  alias, 1 drivers
v0x1298020_0 .net "f3", 0 0, L_0x12e78a0;  alias, 1 drivers
v0x1298110_0 .net "input0_out1", 0 0, L_0x12e6380;  1 drivers
v0x12981b0_0 .net "input0_out2", 0 0, L_0x12e6820;  1 drivers
v0x1298360_0 .net "input1_out1", 0 0, L_0x12e5830;  1 drivers
v0x1298400_0 .net "input1_out2", 0 0, L_0x12e5e10;  1 drivers
v0x12984a0_0 .net "input2_out1", 0 0, L_0x12e4cc0;  1 drivers
v0x1298540_0 .net "input2_out2", 0 0, L_0x12e5160;  1 drivers
v0x1298670_0 .net "input3_out1", 0 0, L_0x12e41f0;  1 drivers
v0x1298710_0 .net "input3_out2", 0 0, L_0x12e46d0;  1 drivers
v0x12987b0_0 .net "m", 0 0, L_0x12eab90;  alias, 1 drivers
v0x1298850_0 .net "m_bar", 0 0, L_0x12e68e0;  1 drivers
v0x12988f0_0 .net "s0", 0 0, L_0x12ea960;  alias, 1 drivers
v0x1298a20_0 .net "s1", 0 0, L_0x12eaa20;  alias, 1 drivers
v0x1298b50_0 .net "s2", 0 0, L_0x12ea700;  alias, 1 drivers
v0x1298c80_0 .net "s3", 0 0, L_0x12ea7b0;  alias, 1 drivers
v0x1298db0_0 .net "x", 0 0, L_0x12e9cb0;  alias, 1 drivers
v0x1298e50_0 .net "y", 0 0, L_0x12e94e0;  alias, 1 drivers
S_0x128b580 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x12e9bc0 .functor AND 1, L_0x12e78a0, L_0x12e8270, C4<1>, C4<1>;
L_0x12e9e60 .functor AND 1, L_0x12e9bc0, L_0x12e87a0, C4<1>, C4<1>;
L_0x12e9f20 .functor AND 1, L_0x12e9e60, L_0x12e8be0, C4<1>, C4<1>;
v0x128b710_0 .net *"_ivl_0", 0 0, L_0x12e9bc0;  1 drivers
v0x128b7b0_0 .net *"_ivl_2", 0 0, L_0x12e9e60;  1 drivers
v0x128b850_0 .net "aeqb", 0 0, L_0x12e9f20;  alias, 1 drivers
v0x128b8f0_0 .net "f0", 0 0, L_0x12e8be0;  alias, 1 drivers
v0x128b990_0 .net "f1", 0 0, L_0x12e87a0;  alias, 1 drivers
v0x128ba30_0 .net "f2", 0 0, L_0x12e8270;  alias, 1 drivers
v0x128bad0_0 .net "f3", 0 0, L_0x12e78a0;  alias, 1 drivers
S_0x128bb70 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x12e8ce0 .functor AND 1, L_0x12e41f0, L_0x12e5160, C4<1>, C4<1>;
L_0x12985e0 .functor OR 1, L_0x12e46d0, L_0x12e8ce0, C4<0>, C4<0>;
L_0x12e8eb0 .functor AND 1, L_0x12e41f0, L_0x12e4cc0, C4<1>, C4<1>;
L_0x12e8f20 .functor AND 1, L_0x12e8eb0, L_0x12e5e10, C4<1>, C4<1>;
L_0x12e8fe0 .functor OR 1, L_0x12985e0, L_0x12e8f20, C4<0>, C4<0>;
L_0x12e90f0 .functor AND 1, L_0x12e41f0, L_0x12e4cc0, C4<1>, C4<1>;
L_0x12e4260 .functor AND 1, L_0x12e90f0, L_0x12e5830, C4<1>, C4<1>;
L_0x12e92c0 .functor AND 1, L_0x12e4260, L_0x12e6820, C4<1>, C4<1>;
L_0x12e93d0 .functor OR 1, L_0x12e8fe0, L_0x12e92c0, C4<0>, C4<0>;
L_0x12e94e0 .functor NOT 1, L_0x12e93d0, C4<0>, C4<0>, C4<0>;
L_0x12e95e0 .functor NOT 1, L_0x12e94e0, C4<0>, C4<0>, C4<0>;
L_0x12e9650 .functor AND 1, L_0x12e41f0, L_0x12e4cc0, C4<1>, C4<1>;
L_0x12e9730 .functor AND 1, L_0x12e9650, L_0x12e5830, C4<1>, C4<1>;
L_0x12e97a0 .functor AND 1, L_0x12e9730, L_0x12e6380, C4<1>, C4<1>;
L_0x12e96c0 .functor AND 1, L_0x12e97a0, L_0x12e3d10, C4<1>, C4<1>;
L_0x12e98b0 .functor OR 1, L_0x12e95e0, L_0x12e96c0, C4<0>, C4<0>;
L_0x12e9a90 .functor AND 1, L_0x12e41f0, L_0x12e4cc0, C4<1>, C4<1>;
L_0x12e9b00 .functor AND 1, L_0x12e9a90, L_0x12e5830, C4<1>, C4<1>;
L_0x12e9a00 .functor AND 1, L_0x12e9b00, L_0x12e6380, C4<1>, C4<1>;
L_0x12e9cb0 .functor NOT 1, L_0x12e9a00, C4<0>, C4<0>, C4<0>;
v0x128be30_0 .net *"_ivl_0", 0 0, L_0x12e8ce0;  1 drivers
v0x128bef0_0 .net *"_ivl_10", 0 0, L_0x12e90f0;  1 drivers
v0x128bfd0_0 .net *"_ivl_12", 0 0, L_0x12e4260;  1 drivers
v0x128c090_0 .net *"_ivl_14", 0 0, L_0x12e92c0;  1 drivers
v0x128c170_0 .net *"_ivl_16", 0 0, L_0x12e93d0;  1 drivers
v0x128c2a0_0 .net *"_ivl_2", 0 0, L_0x12985e0;  1 drivers
v0x128c380_0 .net *"_ivl_20", 0 0, L_0x12e95e0;  1 drivers
v0x128c460_0 .net *"_ivl_22", 0 0, L_0x12e9650;  1 drivers
v0x128c540_0 .net *"_ivl_24", 0 0, L_0x12e9730;  1 drivers
v0x128c6b0_0 .net *"_ivl_26", 0 0, L_0x12e97a0;  1 drivers
v0x128c790_0 .net *"_ivl_28", 0 0, L_0x12e96c0;  1 drivers
v0x128c870_0 .net *"_ivl_32", 0 0, L_0x12e9a90;  1 drivers
v0x128c950_0 .net *"_ivl_34", 0 0, L_0x12e9b00;  1 drivers
v0x128ca30_0 .net *"_ivl_36", 0 0, L_0x12e9a00;  1 drivers
v0x128cb10_0 .net *"_ivl_4", 0 0, L_0x12e8eb0;  1 drivers
v0x128cbf0_0 .net *"_ivl_6", 0 0, L_0x12e8f20;  1 drivers
v0x128ccd0_0 .net *"_ivl_8", 0 0, L_0x12e8fe0;  1 drivers
v0x128ce80_0 .net "ci_bar", 0 0, L_0x12e3d10;  alias, 1 drivers
v0x128cf20_0 .net "co_bar", 0 0, L_0x12e98b0;  alias, 1 drivers
v0x128cfc0_0 .net "input0_out1", 0 0, L_0x12e6380;  alias, 1 drivers
v0x128d080_0 .net "input0_out2", 0 0, L_0x12e6820;  alias, 1 drivers
v0x128d140_0 .net "input1_out1", 0 0, L_0x12e5830;  alias, 1 drivers
v0x128d200_0 .net "input1_out2", 0 0, L_0x12e5e10;  alias, 1 drivers
v0x128d2c0_0 .net "input2_out1", 0 0, L_0x12e4cc0;  alias, 1 drivers
v0x128d380_0 .net "input2_out2", 0 0, L_0x12e5160;  alias, 1 drivers
v0x128d440_0 .net "input3_out1", 0 0, L_0x12e41f0;  alias, 1 drivers
v0x128d500_0 .net "input3_out2", 0 0, L_0x12e46d0;  alias, 1 drivers
v0x128d5c0_0 .net "x", 0 0, L_0x12e9cb0;  alias, 1 drivers
v0x128d680_0 .net "y", 0 0, L_0x12e94e0;  alias, 1 drivers
S_0x128d930 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x12e5ed0 .functor AND 1, L_0x12ea520, L_0x12ea7b0, C4<1>, C4<1>;
L_0x12e5f40 .functor AND 1, L_0x12e5ed0, L_0x12ea2d0, C4<1>, C4<1>;
L_0x12e6000 .functor AND 1, L_0x12ea2d0, L_0x12ea700, C4<1>, C4<1>;
L_0x12e6100 .functor NOT 1, L_0x12ea520, C4<0>, C4<0>, C4<0>;
L_0x12e6200 .functor AND 1, L_0x12e6000, L_0x12e6100, C4<1>, C4<1>;
L_0x12e6270 .functor OR 1, L_0x12e5f40, L_0x12e6200, C4<0>, C4<0>;
L_0x12e6380 .functor NOT 1, L_0x12e6270, C4<0>, C4<0>, C4<0>;
L_0x12e6440 .functor NOT 1, L_0x12ea520, C4<0>, C4<0>, C4<0>;
L_0x12e6500 .functor AND 1, L_0x12e6440, L_0x12eaa20, C4<1>, C4<1>;
L_0x12e65c0 .functor AND 1, L_0x12ea960, L_0x12ea520, C4<1>, C4<1>;
L_0x12e6630 .functor OR 1, L_0x12e6500, L_0x12e65c0, C4<0>, C4<0>;
L_0x12e66f0 .functor OR 1, L_0x12e6630, L_0x12ea2d0, C4<0>, C4<0>;
L_0x12e6820 .functor NOT 1, L_0x12e66f0, C4<0>, C4<0>, C4<0>;
v0x128dbe0_0 .net *"_ivl_0", 0 0, L_0x12e5ed0;  1 drivers
v0x128dcc0_0 .net *"_ivl_10", 0 0, L_0x12e6270;  1 drivers
v0x128dda0_0 .net *"_ivl_14", 0 0, L_0x12e6440;  1 drivers
v0x128de60_0 .net *"_ivl_16", 0 0, L_0x12e6500;  1 drivers
v0x128df40_0 .net *"_ivl_18", 0 0, L_0x12e65c0;  1 drivers
v0x128e070_0 .net *"_ivl_2", 0 0, L_0x12e5f40;  1 drivers
v0x128e150_0 .net *"_ivl_20", 0 0, L_0x12e6630;  1 drivers
v0x128e230_0 .net *"_ivl_22", 0 0, L_0x12e66f0;  1 drivers
v0x128e310_0 .net *"_ivl_4", 0 0, L_0x12e6000;  1 drivers
v0x128e480_0 .net *"_ivl_6", 0 0, L_0x12e6100;  1 drivers
v0x128e560_0 .net *"_ivl_8", 0 0, L_0x12e6200;  1 drivers
v0x128e640_0 .net "a", 0 0, L_0x12ea2d0;  alias, 1 drivers
v0x128e700_0 .net "b", 0 0, L_0x12ea520;  alias, 1 drivers
v0x128e7c0_0 .net "out1", 0 0, L_0x12e6380;  alias, 1 drivers
v0x128e860_0 .net "out2", 0 0, L_0x12e6820;  alias, 1 drivers
v0x128e900_0 .net "s0", 0 0, L_0x12ea960;  alias, 1 drivers
v0x128e9a0_0 .net "s1", 0 0, L_0x12eaa20;  alias, 1 drivers
v0x128eb50_0 .net "s2", 0 0, L_0x12ea700;  alias, 1 drivers
v0x128ebf0_0 .net "s3", 0 0, L_0x12ea7b0;  alias, 1 drivers
S_0x128ed50 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x12e5220 .functor AND 1, L_0x12ea660, L_0x12ea7b0, C4<1>, C4<1>;
L_0x1298d20 .functor AND 1, L_0x12e5220, L_0x12ea230, C4<1>, C4<1>;
L_0x12e5410 .functor AND 1, L_0x12ea230, L_0x12ea700, C4<1>, C4<1>;
L_0x1298bf0 .functor NOT 1, L_0x12ea660, C4<0>, C4<0>, C4<0>;
L_0x12e56b0 .functor AND 1, L_0x12e5410, L_0x1298bf0, C4<1>, C4<1>;
L_0x12e5720 .functor OR 1, L_0x1298d20, L_0x12e56b0, C4<0>, C4<0>;
L_0x12e5830 .functor NOT 1, L_0x12e5720, C4<0>, C4<0>, C4<0>;
L_0x12e58f0 .functor NOT 1, L_0x12ea660, C4<0>, C4<0>, C4<0>;
L_0x12e59b0 .functor AND 1, L_0x12e58f0, L_0x12eaa20, C4<1>, C4<1>;
L_0x1298ac0 .functor AND 1, L_0x12ea960, L_0x12ea660, C4<1>, C4<1>;
L_0x1298990 .functor OR 1, L_0x12e59b0, L_0x1298ac0, C4<0>, C4<0>;
L_0x12e5ce0 .functor OR 1, L_0x1298990, L_0x12ea230, C4<0>, C4<0>;
L_0x12e5e10 .functor NOT 1, L_0x12e5ce0, C4<0>, C4<0>, C4<0>;
v0x128f000_0 .net *"_ivl_0", 0 0, L_0x12e5220;  1 drivers
v0x128f100_0 .net *"_ivl_10", 0 0, L_0x12e5720;  1 drivers
v0x128f1e0_0 .net *"_ivl_14", 0 0, L_0x12e58f0;  1 drivers
v0x128f2a0_0 .net *"_ivl_16", 0 0, L_0x12e59b0;  1 drivers
v0x128f380_0 .net *"_ivl_18", 0 0, L_0x1298ac0;  1 drivers
v0x128f4b0_0 .net *"_ivl_2", 0 0, L_0x1298d20;  1 drivers
v0x128f590_0 .net *"_ivl_20", 0 0, L_0x1298990;  1 drivers
v0x128f670_0 .net *"_ivl_22", 0 0, L_0x12e5ce0;  1 drivers
v0x128f750_0 .net *"_ivl_4", 0 0, L_0x12e5410;  1 drivers
v0x128f8c0_0 .net *"_ivl_6", 0 0, L_0x1298bf0;  1 drivers
v0x128f9a0_0 .net *"_ivl_8", 0 0, L_0x12e56b0;  1 drivers
v0x128fa80_0 .net "a", 0 0, L_0x12ea230;  alias, 1 drivers
v0x128fb40_0 .net "b", 0 0, L_0x12ea660;  alias, 1 drivers
v0x128fc00_0 .net "out1", 0 0, L_0x12e5830;  alias, 1 drivers
v0x128fca0_0 .net "out2", 0 0, L_0x12e5e10;  alias, 1 drivers
v0x128fd40_0 .net "s0", 0 0, L_0x12ea960;  alias, 1 drivers
v0x128fde0_0 .net "s1", 0 0, L_0x12eaa20;  alias, 1 drivers
v0x128ff90_0 .net "s2", 0 0, L_0x12ea700;  alias, 1 drivers
v0x1290030_0 .net "s3", 0 0, L_0x12ea7b0;  alias, 1 drivers
S_0x12900d0 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x12e47d0 .functor AND 1, L_0x12ea5c0, L_0x12ea7b0, C4<1>, C4<1>;
L_0x12e4860 .functor AND 1, L_0x12e47d0, L_0x12ea190, C4<1>, C4<1>;
L_0x12e4940 .functor AND 1, L_0x12ea190, L_0x12ea700, C4<1>, C4<1>;
L_0x12e4a40 .functor NOT 1, L_0x12ea5c0, C4<0>, C4<0>, C4<0>;
L_0x12e4b40 .functor AND 1, L_0x12e4940, L_0x12e4a40, C4<1>, C4<1>;
L_0x12e4bb0 .functor OR 1, L_0x12e4860, L_0x12e4b40, C4<0>, C4<0>;
L_0x12e4cc0 .functor NOT 1, L_0x12e4bb0, C4<0>, C4<0>, C4<0>;
L_0x12e4d80 .functor NOT 1, L_0x12ea5c0, C4<0>, C4<0>, C4<0>;
L_0x12e4e40 .functor AND 1, L_0x12e4d80, L_0x12eaa20, C4<1>, C4<1>;
L_0x12e4f00 .functor AND 1, L_0x12ea960, L_0x12ea5c0, C4<1>, C4<1>;
L_0x12e4f70 .functor OR 1, L_0x12e4e40, L_0x12e4f00, C4<0>, C4<0>;
L_0x12e5030 .functor OR 1, L_0x12e4f70, L_0x12ea190, C4<0>, C4<0>;
L_0x12e5160 .functor NOT 1, L_0x12e5030, C4<0>, C4<0>, C4<0>;
v0x1290380_0 .net *"_ivl_0", 0 0, L_0x12e47d0;  1 drivers
v0x1290480_0 .net *"_ivl_10", 0 0, L_0x12e4bb0;  1 drivers
v0x1290560_0 .net *"_ivl_14", 0 0, L_0x12e4d80;  1 drivers
v0x1290620_0 .net *"_ivl_16", 0 0, L_0x12e4e40;  1 drivers
v0x1290700_0 .net *"_ivl_18", 0 0, L_0x12e4f00;  1 drivers
v0x1290830_0 .net *"_ivl_2", 0 0, L_0x12e4860;  1 drivers
v0x1290910_0 .net *"_ivl_20", 0 0, L_0x12e4f70;  1 drivers
v0x12909f0_0 .net *"_ivl_22", 0 0, L_0x12e5030;  1 drivers
v0x1290ad0_0 .net *"_ivl_4", 0 0, L_0x12e4940;  1 drivers
v0x1290c40_0 .net *"_ivl_6", 0 0, L_0x12e4a40;  1 drivers
v0x1290d20_0 .net *"_ivl_8", 0 0, L_0x12e4b40;  1 drivers
v0x1290e00_0 .net "a", 0 0, L_0x12ea190;  alias, 1 drivers
v0x1290ec0_0 .net "b", 0 0, L_0x12ea5c0;  alias, 1 drivers
v0x1290f80_0 .net "out1", 0 0, L_0x12e4cc0;  alias, 1 drivers
v0x1291020_0 .net "out2", 0 0, L_0x12e5160;  alias, 1 drivers
v0x12910c0_0 .net "s0", 0 0, L_0x12ea960;  alias, 1 drivers
v0x1291160_0 .net "s1", 0 0, L_0x12eaa20;  alias, 1 drivers
v0x1291310_0 .net "s2", 0 0, L_0x12ea700;  alias, 1 drivers
v0x1291400_0 .net "s3", 0 0, L_0x12ea7b0;  alias, 1 drivers
S_0x12915c0 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x12e3da0 .functor AND 1, L_0x12ea370, L_0x12ea7b0, C4<1>, C4<1>;
L_0x12e3e30 .functor AND 1, L_0x12e3da0, L_0x12e9fe0, C4<1>, C4<1>;
L_0x12e3ec0 .functor AND 1, L_0x12e9fe0, L_0x12ea700, C4<1>, C4<1>;
L_0x12e3fc0 .functor NOT 1, L_0x12ea370, C4<0>, C4<0>, C4<0>;
L_0x12e40c0 .functor AND 1, L_0x12e3ec0, L_0x12e3fc0, C4<1>, C4<1>;
L_0x12e4130 .functor OR 1, L_0x12e3e30, L_0x12e40c0, C4<0>, C4<0>;
L_0x12e41f0 .functor NOT 1, L_0x12e4130, C4<0>, C4<0>, C4<0>;
L_0x12e42f0 .functor NOT 1, L_0x12ea370, C4<0>, C4<0>, C4<0>;
L_0x12e43b0 .functor AND 1, L_0x12e42f0, L_0x12eaa20, C4<1>, C4<1>;
L_0x12e4470 .functor AND 1, L_0x12ea960, L_0x12ea370, C4<1>, C4<1>;
L_0x12e44e0 .functor OR 1, L_0x12e43b0, L_0x12e4470, C4<0>, C4<0>;
L_0x12e45a0 .functor OR 1, L_0x12e44e0, L_0x12e9fe0, C4<0>, C4<0>;
L_0x12e46d0 .functor NOT 1, L_0x12e45a0, C4<0>, C4<0>, C4<0>;
v0x1291870_0 .net *"_ivl_0", 0 0, L_0x12e3da0;  1 drivers
v0x1291970_0 .net *"_ivl_10", 0 0, L_0x12e4130;  1 drivers
v0x1291a50_0 .net *"_ivl_14", 0 0, L_0x12e42f0;  1 drivers
v0x1291b10_0 .net *"_ivl_16", 0 0, L_0x12e43b0;  1 drivers
v0x1291bf0_0 .net *"_ivl_18", 0 0, L_0x12e4470;  1 drivers
v0x1291d20_0 .net *"_ivl_2", 0 0, L_0x12e3e30;  1 drivers
v0x1291e00_0 .net *"_ivl_20", 0 0, L_0x12e44e0;  1 drivers
v0x1291ee0_0 .net *"_ivl_22", 0 0, L_0x12e45a0;  1 drivers
v0x1291fc0_0 .net *"_ivl_4", 0 0, L_0x12e3ec0;  1 drivers
v0x1292130_0 .net *"_ivl_6", 0 0, L_0x12e3fc0;  1 drivers
v0x1292210_0 .net *"_ivl_8", 0 0, L_0x12e40c0;  1 drivers
v0x12922f0_0 .net "a", 0 0, L_0x12e9fe0;  alias, 1 drivers
v0x12923b0_0 .net "b", 0 0, L_0x12ea370;  alias, 1 drivers
v0x1292470_0 .net "out1", 0 0, L_0x12e41f0;  alias, 1 drivers
v0x1292510_0 .net "out2", 0 0, L_0x12e46d0;  alias, 1 drivers
v0x12925b0_0 .net "s0", 0 0, L_0x12ea960;  alias, 1 drivers
v0x1292650_0 .net "s1", 0 0, L_0x12eaa20;  alias, 1 drivers
v0x1292800_0 .net "s2", 0 0, L_0x12ea700;  alias, 1 drivers
v0x12928a0_0 .net "s3", 0 0, L_0x12ea7b0;  alias, 1 drivers
S_0x1292980 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x12e68e0 .functor NOT 1, L_0x12eab90, C4<0>, C4<0>, C4<0>;
v0x1292b30_0 .net "a", 0 0, L_0x12eab90;  alias, 1 drivers
v0x1292c10_0 .net "y", 0 0, L_0x12e68e0;  alias, 1 drivers
S_0x1292d30 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x12e88f0 .functor XOR 1, L_0x12e6380, L_0x12e6820, C4<0>, C4<0>;
L_0x12e8960 .functor AND 1, L_0x12e3d10, L_0x12e68e0, C4<1>, C4<1>;
L_0x12e7160 .functor NOT 1, L_0x12e8960, C4<0>, C4<0>, C4<0>;
L_0x12e8be0 .functor XOR 1, L_0x12e88f0, L_0x12e7160, C4<0>, C4<0>;
v0x1292f90_0 .net *"_ivl_0", 0 0, L_0x12e88f0;  1 drivers
v0x1293070_0 .net *"_ivl_2", 0 0, L_0x12e8960;  1 drivers
v0x1293150_0 .net *"_ivl_4", 0 0, L_0x12e7160;  1 drivers
v0x1293210_0 .net "ci_bar", 0 0, L_0x12e3d10;  alias, 1 drivers
v0x12932b0_0 .net "f0", 0 0, L_0x12e8be0;  alias, 1 drivers
v0x12933a0_0 .net "input0_out1", 0 0, L_0x12e6380;  alias, 1 drivers
v0x1293490_0 .net "input0_out2", 0 0, L_0x12e6820;  alias, 1 drivers
v0x1293580_0 .net "m_bar", 0 0, L_0x12e68e0;  alias, 1 drivers
S_0x1293660 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x12e83c0 .functor XOR 1, L_0x12e5830, L_0x12e5e10, C4<0>, C4<0>;
L_0x12e8430 .functor AND 1, L_0x12e3d10, L_0x12e6380, C4<1>, C4<1>;
L_0x12e84a0 .functor AND 1, L_0x12e8430, L_0x12e68e0, C4<1>, C4<1>;
L_0x12e8560 .functor AND 1, L_0x12e6820, L_0x12e68e0, C4<1>, C4<1>;
L_0x12e85d0 .functor OR 1, L_0x12e84a0, L_0x12e8560, C4<0>, C4<0>;
L_0x12e86e0 .functor NOT 1, L_0x12e85d0, C4<0>, C4<0>, C4<0>;
L_0x12e87a0 .functor XOR 1, L_0x12e83c0, L_0x12e86e0, C4<0>, C4<0>;
v0x12939c0_0 .net *"_ivl_0", 0 0, L_0x12e83c0;  1 drivers
v0x1293ac0_0 .net *"_ivl_10", 0 0, L_0x12e86e0;  1 drivers
v0x1293ba0_0 .net *"_ivl_2", 0 0, L_0x12e8430;  1 drivers
v0x1293c60_0 .net *"_ivl_4", 0 0, L_0x12e84a0;  1 drivers
v0x1293d40_0 .net *"_ivl_6", 0 0, L_0x12e8560;  1 drivers
v0x1293e20_0 .net *"_ivl_8", 0 0, L_0x12e85d0;  1 drivers
v0x1293f00_0 .net "ci_bar", 0 0, L_0x12e3d10;  alias, 1 drivers
v0x1293ff0_0 .net "f1", 0 0, L_0x12e87a0;  alias, 1 drivers
v0x1294090_0 .net "input0_out1", 0 0, L_0x12e6380;  alias, 1 drivers
v0x12941c0_0 .net "input0_out2", 0 0, L_0x12e6820;  alias, 1 drivers
v0x1294260_0 .net "input1_out1", 0 0, L_0x12e5830;  alias, 1 drivers
v0x1294300_0 .net "input1_out2", 0 0, L_0x12e5e10;  alias, 1 drivers
v0x12943f0_0 .net "m_bar", 0 0, L_0x12e68e0;  alias, 1 drivers
S_0x12945e0 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x12e7a80 .functor XOR 1, L_0x12e4cc0, L_0x12e5160, C4<0>, C4<0>;
L_0x12e7af0 .functor AND 1, L_0x12e3d10, L_0x12e6380, C4<1>, C4<1>;
L_0x12e7b60 .functor AND 1, L_0x12e7af0, L_0x12e5830, C4<1>, C4<1>;
L_0x12e7c20 .functor AND 1, L_0x12e7b60, L_0x12e68e0, C4<1>, C4<1>;
L_0x12e7ce0 .functor AND 1, L_0x12e5830, L_0x12e6820, C4<1>, C4<1>;
L_0x12e7d50 .functor AND 1, L_0x12e7ce0, L_0x12e68e0, C4<1>, C4<1>;
L_0x12e7e10 .functor OR 1, L_0x12e7c20, L_0x12e7d50, C4<0>, C4<0>;
L_0x12e7f20 .functor AND 1, L_0x12e5e10, L_0x12e68e0, C4<1>, C4<1>;
L_0x12e80a0 .functor OR 1, L_0x12e7e10, L_0x12e7f20, C4<0>, C4<0>;
L_0x12e81b0 .functor NOT 1, L_0x12e80a0, C4<0>, C4<0>, C4<0>;
L_0x12e8270 .functor XOR 1, L_0x12e7a80, L_0x12e81b0, C4<0>, C4<0>;
v0x12948f0_0 .net *"_ivl_0", 0 0, L_0x12e7a80;  1 drivers
v0x12949f0_0 .net *"_ivl_10", 0 0, L_0x12e7d50;  1 drivers
v0x1294ad0_0 .net *"_ivl_12", 0 0, L_0x12e7e10;  1 drivers
v0x1294b90_0 .net *"_ivl_14", 0 0, L_0x12e7f20;  1 drivers
v0x1294c70_0 .net *"_ivl_16", 0 0, L_0x12e80a0;  1 drivers
v0x1294da0_0 .net *"_ivl_18", 0 0, L_0x12e81b0;  1 drivers
v0x1294e80_0 .net *"_ivl_2", 0 0, L_0x12e7af0;  1 drivers
v0x1294f60_0 .net *"_ivl_4", 0 0, L_0x12e7b60;  1 drivers
v0x1295040_0 .net *"_ivl_6", 0 0, L_0x12e7c20;  1 drivers
v0x12951b0_0 .net *"_ivl_8", 0 0, L_0x12e7ce0;  1 drivers
v0x1295290_0 .net "ci_bar", 0 0, L_0x12e3d10;  alias, 1 drivers
v0x1295330_0 .net "f2", 0 0, L_0x12e8270;  alias, 1 drivers
v0x12953d0_0 .net "input0_out1", 0 0, L_0x12e6380;  alias, 1 drivers
v0x1295500_0 .net "input0_out2", 0 0, L_0x12e6820;  alias, 1 drivers
v0x1295630_0 .net "input1_out1", 0 0, L_0x12e5830;  alias, 1 drivers
v0x12956d0_0 .net "input1_out2", 0 0, L_0x12e5e10;  alias, 1 drivers
v0x1295770_0 .net "input2_out1", 0 0, L_0x12e4cc0;  alias, 1 drivers
v0x1295920_0 .net "input2_out2", 0 0, L_0x12e5160;  alias, 1 drivers
v0x12959c0_0 .net "m_bar", 0 0, L_0x12e68e0;  alias, 1 drivers
S_0x1295ae0 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x128b110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x12e6970 .functor XOR 1, L_0x12e41f0, L_0x12e46d0, C4<0>, C4<0>;
L_0x12e6a00 .functor AND 1, L_0x12e3d10, L_0x12e6380, C4<1>, C4<1>;
L_0x1296c20 .functor AND 1, L_0x12e6a00, L_0x12e5830, C4<1>, C4<1>;
L_0x12e6cb0 .functor AND 1, L_0x1296c20, L_0x12e4cc0, C4<1>, C4<1>;
L_0x12e6d70 .functor AND 1, L_0x12e6cb0, L_0x12e68e0, C4<1>, C4<1>;
L_0x12e6e30 .functor AND 1, L_0x12e5830, L_0x12e4cc0, C4<1>, C4<1>;
L_0x1296570 .functor AND 1, L_0x12e6e30, L_0x12e6820, C4<1>, C4<1>;
L_0x12955a0 .functor AND 1, L_0x1296570, L_0x12e68e0, C4<1>, C4<1>;
L_0x12e7270 .functor OR 1, L_0x12e6d70, L_0x12955a0, C4<0>, C4<0>;
L_0x12e7380 .functor AND 1, L_0x12e4cc0, L_0x12e5e10, C4<1>, C4<1>;
L_0x1297c20 .functor AND 1, L_0x12e7380, L_0x12e68e0, C4<1>, C4<1>;
L_0x12e7550 .functor OR 1, L_0x12e7270, L_0x1297c20, C4<0>, C4<0>;
L_0x12e76d0 .functor AND 1, L_0x12e5160, L_0x12e68e0, C4<1>, C4<1>;
L_0x12e7740 .functor OR 1, L_0x12e7550, L_0x12e76d0, C4<0>, C4<0>;
L_0x12e7660 .functor NOT 1, L_0x12e7740, C4<0>, C4<0>, C4<0>;
L_0x12e78a0 .functor XOR 1, L_0x12e6970, L_0x12e7660, C4<0>, C4<0>;
v0x1295d80_0 .net *"_ivl_0", 0 0, L_0x12e6970;  1 drivers
v0x1295e80_0 .net *"_ivl_10", 0 0, L_0x12e6e30;  1 drivers
v0x1295f60_0 .net *"_ivl_12", 0 0, L_0x1296570;  1 drivers
v0x1296020_0 .net *"_ivl_14", 0 0, L_0x12955a0;  1 drivers
v0x1296100_0 .net *"_ivl_16", 0 0, L_0x12e7270;  1 drivers
v0x1296230_0 .net *"_ivl_18", 0 0, L_0x12e7380;  1 drivers
v0x1296310_0 .net *"_ivl_2", 0 0, L_0x12e6a00;  1 drivers
v0x12963f0_0 .net *"_ivl_20", 0 0, L_0x1297c20;  1 drivers
v0x12964d0_0 .net *"_ivl_22", 0 0, L_0x12e7550;  1 drivers
v0x1296640_0 .net *"_ivl_24", 0 0, L_0x12e76d0;  1 drivers
v0x1296720_0 .net *"_ivl_26", 0 0, L_0x12e7740;  1 drivers
v0x1296800_0 .net *"_ivl_28", 0 0, L_0x12e7660;  1 drivers
v0x12968e0_0 .net *"_ivl_4", 0 0, L_0x1296c20;  1 drivers
v0x12969c0_0 .net *"_ivl_6", 0 0, L_0x12e6cb0;  1 drivers
v0x1296aa0_0 .net *"_ivl_8", 0 0, L_0x12e6d70;  1 drivers
v0x1296b80_0 .net "ci_bar", 0 0, L_0x12e3d10;  alias, 1 drivers
v0x1296cb0_0 .net "f3", 0 0, L_0x12e78a0;  alias, 1 drivers
v0x1296e60_0 .net "input0_out1", 0 0, L_0x12e6380;  alias, 1 drivers
v0x1296f00_0 .net "input0_out2", 0 0, L_0x12e6820;  alias, 1 drivers
v0x1296fa0_0 .net "input1_out1", 0 0, L_0x12e5830;  alias, 1 drivers
v0x1297040_0 .net "input1_out2", 0 0, L_0x12e5e10;  alias, 1 drivers
v0x1297170_0 .net "input2_out1", 0 0, L_0x12e4cc0;  alias, 1 drivers
v0x1297210_0 .net "input2_out2", 0 0, L_0x12e5160;  alias, 1 drivers
v0x12972b0_0 .net "input3_out1", 0 0, L_0x12e41f0;  alias, 1 drivers
v0x1297350_0 .net "input3_out2", 0 0, L_0x12e46d0;  alias, 1 drivers
v0x12973f0_0 .net "m_bar", 0 0, L_0x12e68e0;  alias, 1 drivers
S_0x129b1b0 .scope module, "F_REGISTER" "register_ab8" 20 104, 33 6 0, S_0x11c7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x12a23a0_0 .net "DATA_IN", 7 0, L_0x12eaac0;  alias, 1 drivers
v0x12a24b0_0 .net "DATA_OUT", 7 0, L_0x12db8e0;  alias, 1 drivers
v0x12a2570_0 .net "ENABLE_CLK", 0 0, L_0x12ed3f0;  1 drivers
L_0x7f59d5b50408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a2670_0 .net "LOW", 0 0, L_0x7f59d5b50408;  1 drivers
v0x12a2760_0 .net "SYSTEM_CLK", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x12a2850_0 .net "W1", 0 0, L_0x12a8620;  1 drivers
S_0x129b360 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x129b1b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1297490 .functor NOT 1, L_0x7f59d5b50408, C4<0>, C4<0>, C4<0>;
v0x129b7b0_0 .net "CLK", 0 0, L_0x12a8620;  alias, 1 drivers
v0x12a1b20_0 .net "D", 7 0, L_0x12eaac0;  alias, 1 drivers
v0x12a1c10_0 .net "EN", 0 0, L_0x1297490;  1 drivers
v0x12a1ce0_0 .net "EN_BAR", 0 0, L_0x7f59d5b50408;  alias, 1 drivers
v0x12a1db0_0 .net "Q", 7 0, L_0x12db8e0;  alias, 1 drivers
L_0x129f290 .part L_0x12eaac0, 0, 1;
L_0x12ec680 .part L_0x12eaac0, 1, 1;
L_0x12ec770 .part L_0x12eaac0, 2, 1;
L_0x12ec860 .part L_0x12eaac0, 3, 1;
L_0x12ec950 .part L_0x12eaac0, 4, 1;
L_0x12eca40 .part L_0x12eaac0, 5, 1;
L_0x12ecb30 .part L_0x12eaac0, 6, 1;
L_0x12ecc20 .part L_0x12eaac0, 7, 1;
LS_0x12db8e0_0_0 .concat8 [ 1 1 1 1], v0x129bf10_0, v0x129c5e0_0, v0x129ccd0_0, v0x129d3d0_0;
LS_0x12db8e0_0_4 .concat8 [ 1 1 1 1], v0x129dbf0_0, v0x129e290_0, v0x129e8f0_0, v0x129efa0_0;
L_0x12db8e0 .concat8 [ 4 4 0 0], LS_0x12db8e0_0_0, LS_0x12db8e0_0_4;
S_0x129b5b0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x129b360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x12e3230 .functor NOT 1, L_0x7f59d5b50408, C4<0>, C4<0>, C4<0>;
L_0x12e3560 .functor AND 1, L_0x12ecc20, L_0x12e3230, C4<1>, C4<1>;
L_0x12b7a70 .functor AND 1, L_0x7f59d5b50408, v0x129efa0_0, C4<1>, C4<1>;
L_0x12e3910 .functor OR 1, L_0x12e3560, L_0x12b7a70, C4<0>, C4<0>;
L_0x12ead10 .functor AND 1, L_0x12ecb30, L_0x12e3230, C4<1>, C4<1>;
L_0x12ead80 .functor AND 1, L_0x7f59d5b50408, v0x129e8f0_0, C4<1>, C4<1>;
L_0x12eadf0 .functor OR 1, L_0x12ead10, L_0x12ead80, C4<0>, C4<0>;
L_0x12eae60 .functor AND 1, L_0x12eca40, L_0x12e3230, C4<1>, C4<1>;
L_0x12eaf60 .functor AND 1, L_0x7f59d5b50408, v0x129e290_0, C4<1>, C4<1>;
L_0x12eb0e0 .functor OR 1, L_0x12eae60, L_0x12eaf60, C4<0>, C4<0>;
L_0x12eb2a0 .functor AND 1, L_0x12ec950, L_0x12e3230, C4<1>, C4<1>;
L_0x12eb310 .functor AND 1, L_0x7f59d5b50408, v0x129dbf0_0, C4<1>, C4<1>;
L_0x12eb3f0 .functor OR 1, L_0x12eb2a0, L_0x12eb310, C4<0>, C4<0>;
L_0x12eb550 .functor AND 1, L_0x12ec860, L_0x12e3230, C4<1>, C4<1>;
L_0x12eb380 .functor AND 1, L_0x7f59d5b50408, v0x129d3d0_0, C4<1>, C4<1>;
L_0x12eb610 .functor OR 1, L_0x12eb550, L_0x12eb380, C4<0>, C4<0>;
L_0x12eb800 .functor AND 1, L_0x12ec770, L_0x12e3230, C4<1>, C4<1>;
L_0x12eb870 .functor AND 1, L_0x7f59d5b50408, v0x129ccd0_0, C4<1>, C4<1>;
L_0x12eb770 .functor OR 1, L_0x12eb800, L_0x12eb870, C4<0>, C4<0>;
L_0x12ebac0 .functor AND 1, L_0x12ec680, L_0x12e3230, C4<1>, C4<1>;
L_0x12eaed0 .functor AND 1, L_0x7f59d5b50408, v0x129c5e0_0, C4<1>, C4<1>;
L_0x12ebcf0 .functor OR 1, L_0x12ebac0, L_0x12eaed0, C4<0>, C4<0>;
L_0x12ebc40 .functor AND 1, L_0x129f290, L_0x12e3230, C4<1>, C4<1>;
L_0x12ebec0 .functor AND 1, L_0x7f59d5b50408, v0x129bf10_0, C4<1>, C4<1>;
L_0x12ebe00 .functor OR 1, L_0x12ebc40, L_0x12ebec0, C4<0>, C4<0>;
RS_0x7f59d5bab0e8 .resolv tri, L_0x12ec0f0, L_0x12ec160, L_0x12ec1d0, L_0x12ec240, L_0x12ec2b0, L_0x12ec320, L_0x12ec390, L_0x12ec400;
v0x129f1d0_0 .net8 "NOTHING", 0 0, RS_0x7f59d5bab0e8;  8 drivers
v0x129f3a0_0 .net *"_ivl_10", 0 0, L_0x12ead10;  1 drivers
v0x129f440_0 .net *"_ivl_12", 0 0, L_0x12ead80;  1 drivers
v0x129f4e0_0 .net *"_ivl_16", 0 0, L_0x12eae60;  1 drivers
v0x129f5a0_0 .net *"_ivl_18", 0 0, L_0x12eaf60;  1 drivers
v0x129f6d0_0 .net *"_ivl_22", 0 0, L_0x12eb2a0;  1 drivers
v0x129f7b0_0 .net *"_ivl_24", 0 0, L_0x12eb310;  1 drivers
v0x129f890_0 .net *"_ivl_28", 0 0, L_0x12eb550;  1 drivers
v0x129f970_0 .net *"_ivl_30", 0 0, L_0x12eb380;  1 drivers
v0x129fae0_0 .net *"_ivl_34", 0 0, L_0x12eb800;  1 drivers
v0x129fbc0_0 .net *"_ivl_36", 0 0, L_0x12eb870;  1 drivers
v0x129fca0_0 .net *"_ivl_4", 0 0, L_0x12e3560;  1 drivers
v0x129fd80_0 .net *"_ivl_40", 0 0, L_0x12ebac0;  1 drivers
v0x129fe60_0 .net *"_ivl_42", 0 0, L_0x12eaed0;  1 drivers
v0x129ff40_0 .net *"_ivl_46", 0 0, L_0x12ebc40;  1 drivers
v0x12a0020_0 .net *"_ivl_48", 0 0, L_0x12ebec0;  1 drivers
v0x12a0100_0 .net *"_ivl_6", 0 0, L_0x12b7a70;  1 drivers
v0x12a02b0_0 .net "clk", 0 0, L_0x12a8620;  alias, 1 drivers
v0x12a0460_0 .net "d0", 0 0, L_0x129f290;  1 drivers
v0x12a0500_0 .net "d1", 0 0, L_0x12ec680;  1 drivers
v0x12a05a0_0 .net "d2", 0 0, L_0x12ec770;  1 drivers
v0x12a0640_0 .net "d3", 0 0, L_0x12ec860;  1 drivers
v0x12a06e0_0 .net "d4", 0 0, L_0x12ec950;  1 drivers
v0x12a0780_0 .net "d5", 0 0, L_0x12eca40;  1 drivers
v0x12a0820_0 .net "d6", 0 0, L_0x12ecb30;  1 drivers
v0x12a08e0_0 .net "d7", 0 0, L_0x12ecc20;  1 drivers
v0x12a09a0_0 .net "en", 0 0, L_0x12e3230;  1 drivers
v0x12a0a60_0 .net "en_bar", 0 0, L_0x7f59d5b50408;  alias, 1 drivers
v0x12a0b20_0 .net "from_d0", 0 0, L_0x12ebe00;  1 drivers
v0x12a0bc0_0 .net "from_d1", 0 0, L_0x12ebcf0;  1 drivers
v0x12a0c90_0 .net "from_d2", 0 0, L_0x12eb770;  1 drivers
v0x12a0d60_0 .net "from_d3", 0 0, L_0x12eb610;  1 drivers
v0x12a0e30_0 .net "from_d4", 0 0, L_0x12eb3f0;  1 drivers
v0x12a01d0_0 .net "from_d5", 0 0, L_0x12eb0e0;  1 drivers
v0x12a10e0_0 .net "from_d6", 0 0, L_0x12eadf0;  1 drivers
v0x12a11b0_0 .net "from_d7", 0 0, L_0x12e3910;  1 drivers
L_0x7f59d5b50450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12a1280_0 .net "high", 0 0, L_0x7f59d5b50450;  1 drivers
v0x12a1430_0 .net "q0", 0 0, v0x129bf10_0;  1 drivers
v0x12a14d0_0 .net "q1", 0 0, v0x129c5e0_0;  1 drivers
v0x12a1570_0 .net "q2", 0 0, v0x129ccd0_0;  1 drivers
v0x12a1610_0 .net "q3", 0 0, v0x129d3d0_0;  1 drivers
v0x12a16e0_0 .net "q4", 0 0, v0x129dbf0_0;  1 drivers
v0x12a17b0_0 .net "q5", 0 0, v0x129e290_0;  1 drivers
v0x12a1880_0 .net "q6", 0 0, v0x129e8f0_0;  1 drivers
v0x12a1950_0 .net "q7", 0 0, v0x129efa0_0;  1 drivers
S_0x129ba10 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x129b5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12ec400 .functor NOT 1, v0x129bf10_0, C4<0>, C4<0>, C4<0>;
v0x129bcd0_0 .net "clk", 0 0, L_0x12a8620;  alias, 1 drivers
v0x129bdb0_0 .net "d", 0 0, L_0x12ebe00;  alias, 1 drivers
v0x129be70_0 .net "en", 0 0, L_0x7f59d5b50450;  alias, 1 drivers
v0x129bf10_0 .var "q", 0 0;
v0x129bfd0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bab0e8;  alias, 8 drivers
E_0x12938d0 .event posedge, v0x129bcd0_0;
S_0x129c180 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x129b5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12ec390 .functor NOT 1, v0x129c5e0_0, C4<0>, C4<0>, C4<0>;
v0x129c400_0 .net "clk", 0 0, L_0x12a8620;  alias, 1 drivers
v0x129c4a0_0 .net "d", 0 0, L_0x12ebcf0;  alias, 1 drivers
v0x129c540_0 .net "en", 0 0, L_0x7f59d5b50450;  alias, 1 drivers
v0x129c5e0_0 .var "q", 0 0;
v0x129c680_0 .net8 "q_bar", 0 0, RS_0x7f59d5bab0e8;  alias, 8 drivers
S_0x129c7d0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x129b5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12ec320 .functor NOT 1, v0x129ccd0_0, C4<0>, C4<0>, C4<0>;
v0x129ca30_0 .net "clk", 0 0, L_0x12a8620;  alias, 1 drivers
v0x129cb20_0 .net "d", 0 0, L_0x12eb770;  alias, 1 drivers
v0x129cbe0_0 .net "en", 0 0, L_0x7f59d5b50450;  alias, 1 drivers
v0x129ccd0_0 .var "q", 0 0;
v0x129cd70_0 .net8 "q_bar", 0 0, RS_0x7f59d5bab0e8;  alias, 8 drivers
S_0x129cf50 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x129b5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12ec2b0 .functor NOT 1, v0x129d3d0_0, C4<0>, C4<0>, C4<0>;
v0x129d1b0_0 .net "clk", 0 0, L_0x12a8620;  alias, 1 drivers
v0x129d270_0 .net "d", 0 0, L_0x12eb610;  alias, 1 drivers
v0x129d330_0 .net "en", 0 0, L_0x7f59d5b50450;  alias, 1 drivers
v0x129d3d0_0 .var "q", 0 0;
v0x129d470_0 .net8 "q_bar", 0 0, RS_0x7f59d5bab0e8;  alias, 8 drivers
S_0x129d600 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x129b5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12ec240 .functor NOT 1, v0x129dbf0_0, C4<0>, C4<0>, C4<0>;
v0x129d8b0_0 .net "clk", 0 0, L_0x12a8620;  alias, 1 drivers
v0x129da00_0 .net "d", 0 0, L_0x12eb3f0;  alias, 1 drivers
v0x129dac0_0 .net "en", 0 0, L_0x7f59d5b50450;  alias, 1 drivers
v0x129dbf0_0 .var "q", 0 0;
v0x129dc90_0 .net8 "q_bar", 0 0, RS_0x7f59d5bab0e8;  alias, 8 drivers
S_0x129de60 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x129b5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12ec1d0 .functor NOT 1, v0x129e290_0, C4<0>, C4<0>, C4<0>;
v0x129e070_0 .net "clk", 0 0, L_0x12a8620;  alias, 1 drivers
v0x129e130_0 .net "d", 0 0, L_0x12eb0e0;  alias, 1 drivers
v0x129e1f0_0 .net "en", 0 0, L_0x7f59d5b50450;  alias, 1 drivers
v0x129e290_0 .var "q", 0 0;
v0x129e330_0 .net8 "q_bar", 0 0, RS_0x7f59d5bab0e8;  alias, 8 drivers
S_0x129e470 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x129b5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12ec160 .functor NOT 1, v0x129e8f0_0, C4<0>, C4<0>, C4<0>;
v0x129e6d0_0 .net "clk", 0 0, L_0x12a8620;  alias, 1 drivers
v0x129e790_0 .net "d", 0 0, L_0x12eadf0;  alias, 1 drivers
v0x129e850_0 .net "en", 0 0, L_0x7f59d5b50450;  alias, 1 drivers
v0x129e8f0_0 .var "q", 0 0;
v0x129e990_0 .net8 "q_bar", 0 0, RS_0x7f59d5bab0e8;  alias, 8 drivers
S_0x129eb20 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x129b5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12ec0f0 .functor NOT 1, v0x129efa0_0, C4<0>, C4<0>, C4<0>;
v0x129ed80_0 .net "clk", 0 0, L_0x12a8620;  alias, 1 drivers
v0x129ee40_0 .net "d", 0 0, L_0x12e3910;  alias, 1 drivers
v0x129ef00_0 .net "en", 0 0, L_0x7f59d5b50450;  alias, 1 drivers
v0x129efa0_0 .var "q", 0 0;
v0x129f040_0 .net8 "q_bar", 0 0, RS_0x7f59d5bab0e8;  alias, 8 drivers
S_0x12a1ed0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x129b1b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12a8620 .functor OR 1, v0x12c9440_0, L_0x12ed3f0, C4<0>, C4<0>;
v0x12a2120_0 .net "a", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x12a21e0_0 .net "b", 0 0, L_0x12ed3f0;  alias, 1 drivers
v0x12a22a0_0 .net "y", 0 0, L_0x12a8620;  alias, 1 drivers
S_0x12a2910 .scope module, "MUX_A" "ta157_8" 20 74, 14 7 0, S_0x11c7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x12dc780 .functor NOT 1, L_0x7f59d5b50180, C4<0>, C4<0>, C4<0>;
v0x12a3be0_0 .net "A8", 7 0, L_0x12d9430;  alias, 1 drivers
v0x12a3ce0_0 .net "B8", 7 0, L_0x12d3da0;  alias, 1 drivers
v0x12a3dc0_0 .net "EN", 0 0, L_0x12dc780;  1 drivers
v0x12a3eb0_0 .net "EN_BAR", 0 0, L_0x7f59d5b50180;  alias, 1 drivers
v0x12a3f50_0 .net "S", 0 0, L_0x12d0f80;  alias, 1 drivers
v0x12a4090_0 .net "Y8", 7 0, L_0x12dcb20;  alias, 1 drivers
L_0x12dc8a0 .part L_0x12d9430, 0, 4;
L_0x12dc940 .part L_0x12d3da0, 0, 4;
L_0x12dc9e0 .part L_0x12d9430, 4, 4;
L_0x12dca80 .part L_0x12d3da0, 4, 4;
L_0x12dcb20 .concat8 [ 4 4 0 0], v0x12a3200_0, v0x12a3a70_0;
S_0x12a2b70 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x12a2910;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x12a2e90_0 .net "a", 3 0, L_0x12dc8a0;  1 drivers
v0x12a2f90_0 .net "b", 3 0, L_0x12dc940;  1 drivers
v0x12a3070_0 .net "en", 0 0, L_0x12dc780;  alias, 1 drivers
v0x12a3140_0 .net "s", 0 0, L_0x12d0f80;  alias, 1 drivers
v0x12a3200_0 .var "y", 3 0;
E_0x12a2e00 .event edge, v0x12a3070_0, v0x12a3140_0, v0x12a2e90_0, v0x12a2f90_0;
S_0x12a33d0 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x12a2910;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x12a36c0_0 .net "a", 3 0, L_0x12dc9e0;  1 drivers
v0x12a37c0_0 .net "b", 3 0, L_0x12dca80;  1 drivers
v0x12a38a0_0 .net "en", 0 0, L_0x12dc780;  alias, 1 drivers
v0x12a39a0_0 .net "s", 0 0, L_0x12d0f80;  alias, 1 drivers
v0x12a3a70_0 .var "y", 3 0;
E_0x12a3650 .event edge, v0x12a3070_0, v0x12a3140_0, v0x12a36c0_0, v0x12a37c0_0;
S_0x12a41d0 .scope module, "MUX_B" "ta157_8" 20 83, 14 7 0, S_0x11c7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x12dcbc0 .functor NOT 1, L_0x7f59d5b50180, C4<0>, C4<0>, C4<0>;
v0x12a5490_0 .net "A8", 7 0, L_0x12dc0e0;  alias, 1 drivers
v0x12a5590_0 .net "B8", 7 0, L_0x12d68f0;  alias, 1 drivers
v0x12a5670_0 .net "EN", 0 0, L_0x12dcbc0;  1 drivers
v0x12a5760_0 .net "EN_BAR", 0 0, L_0x7f59d5b50180;  alias, 1 drivers
v0x12a5800_0 .net "S", 0 0, L_0x12d1140;  alias, 1 drivers
v0x12a5940_0 .net "Y8", 7 0, L_0x12dceb0;  alias, 1 drivers
L_0x12dcc30 .part L_0x12dc0e0, 0, 4;
L_0x12dccd0 .part L_0x12d68f0, 0, 4;
L_0x12dcd70 .part L_0x12dc0e0, 4, 4;
L_0x12dce10 .part L_0x12d68f0, 4, 4;
L_0x12dceb0 .concat8 [ 4 4 0 0], v0x12a4ab0_0, v0x12a5320_0;
S_0x12a4430 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x12a41d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x12a4740_0 .net "a", 3 0, L_0x12dcc30;  1 drivers
v0x12a4840_0 .net "b", 3 0, L_0x12dccd0;  1 drivers
v0x12a4920_0 .net "en", 0 0, L_0x12dcbc0;  alias, 1 drivers
v0x12a49f0_0 .net "s", 0 0, L_0x12d1140;  alias, 1 drivers
v0x12a4ab0_0 .var "y", 3 0;
E_0x12a46b0 .event edge, v0x12a4920_0, v0x12a49f0_0, v0x12a4740_0, v0x12a4840_0;
S_0x12a4c80 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x12a41d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x12a4f70_0 .net "a", 3 0, L_0x12dcd70;  1 drivers
v0x12a5070_0 .net "b", 3 0, L_0x12dce10;  1 drivers
v0x12a5150_0 .net "en", 0 0, L_0x12dcbc0;  alias, 1 drivers
v0x12a5250_0 .net "s", 0 0, L_0x12d1140;  alias, 1 drivers
v0x12a5320_0 .var "y", 3 0;
E_0x12a4f00 .event edge, v0x12a4920_0, v0x12a49f0_0, v0x12a4f70_0, v0x12a5070_0;
S_0x12a5a40 .scope module, "REGISTERA" "register_ab8" 20 42, 33 6 0, S_0x11c7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x12acf20_0 .net "DATA_IN", 7 0, v0x12c8b70_0;  alias, 1 drivers
v0x12acfe0_0 .net "DATA_OUT", 7 0, L_0x12d3da0;  alias, 1 drivers
v0x12ad0d0_0 .net "ENABLE_CLK", 0 0, L_0x12cfcc0;  alias, 1 drivers
L_0x7f59d5b501c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ad170_0 .net "LOW", 0 0, L_0x7f59d5b501c8;  1 drivers
v0x12ad260_0 .net "SYSTEM_CLK", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x12ad350_0 .net "W1", 0 0, L_0x12d15f0;  1 drivers
S_0x12a5ce0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x12a5a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x12d1680 .functor NOT 1, L_0x7f59d5b501c8, C4<0>, C4<0>, C4<0>;
v0x12a6150_0 .net "CLK", 0 0, L_0x12d15f0;  alias, 1 drivers
v0x12ac670_0 .net "D", 7 0, v0x12c8b70_0;  alias, 1 drivers
v0x12ac750_0 .net "EN", 0 0, L_0x12d1680;  1 drivers
v0x12ac820_0 .net "EN_BAR", 0 0, L_0x7f59d5b501c8;  alias, 1 drivers
v0x12ac8f0_0 .net "Q", 7 0, L_0x12d3da0;  alias, 1 drivers
L_0x12a9e00 .part v0x12c8b70_0, 0, 1;
L_0x12d3600 .part v0x12c8b70_0, 1, 1;
L_0x12d36f0 .part v0x12c8b70_0, 2, 1;
L_0x12d37e0 .part v0x12c8b70_0, 3, 1;
L_0x12d39e0 .part v0x12c8b70_0, 4, 1;
L_0x12d3a80 .part v0x12c8b70_0, 5, 1;
L_0x12d3b70 .part v0x12c8b70_0, 6, 1;
L_0x12d3c60 .part v0x12c8b70_0, 7, 1;
LS_0x12d3da0_0_0 .concat8 [ 1 1 1 1], v0x12a6950_0, v0x12a70b0_0, v0x12a7800_0, v0x12a7f00_0;
LS_0x12d3da0_0_4 .concat8 [ 1 1 1 1], v0x12a86b0_0, v0x12a8d80_0, v0x12a9410_0, v0x12a9af0_0;
L_0x12d3da0 .concat8 [ 4 4 0 0], LS_0x12d3da0_0_0, LS_0x12d3da0_0_4;
S_0x12a5f50 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x12a5ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x12d17a0 .functor NOT 1, L_0x7f59d5b501c8, C4<0>, C4<0>, C4<0>;
L_0x12d1830 .functor AND 1, L_0x12d3c60, L_0x12d17a0, C4<1>, C4<1>;
L_0x12d18c0 .functor AND 1, L_0x7f59d5b501c8, v0x12a9af0_0, C4<1>, C4<1>;
L_0x12d1930 .functor OR 1, L_0x12d1830, L_0x12d18c0, C4<0>, C4<0>;
L_0x12d19f0 .functor AND 1, L_0x12d3b70, L_0x12d17a0, C4<1>, C4<1>;
L_0x12d1a60 .functor AND 1, L_0x7f59d5b501c8, v0x12a9410_0, C4<1>, C4<1>;
L_0x12d1b20 .functor OR 1, L_0x12d19f0, L_0x12d1a60, C4<0>, C4<0>;
L_0x12d1c80 .functor AND 1, L_0x12d3a80, L_0x12d17a0, C4<1>, C4<1>;
L_0x12d1d80 .functor AND 1, L_0x7f59d5b501c8, v0x12a8d80_0, C4<1>, C4<1>;
L_0x12d1f00 .functor OR 1, L_0x12d1c80, L_0x12d1d80, C4<0>, C4<0>;
L_0x12d2060 .functor AND 1, L_0x12d39e0, L_0x12d17a0, C4<1>, C4<1>;
L_0x12d20d0 .functor AND 1, L_0x7f59d5b501c8, v0x12a86b0_0, C4<1>, C4<1>;
L_0x12d21b0 .functor OR 1, L_0x12d2060, L_0x12d20d0, C4<0>, C4<0>;
L_0x12d2310 .functor AND 1, L_0x12d37e0, L_0x12d17a0, C4<1>, C4<1>;
L_0x12d2140 .functor AND 1, L_0x7f59d5b501c8, v0x12a7f00_0, C4<1>, C4<1>;
L_0x12d2450 .functor OR 1, L_0x12d2310, L_0x12d2140, C4<0>, C4<0>;
L_0x12d2640 .functor AND 1, L_0x12d36f0, L_0x12d17a0, C4<1>, C4<1>;
L_0x12d26b0 .functor AND 1, L_0x7f59d5b501c8, v0x12a7800_0, C4<1>, C4<1>;
L_0x12d25b0 .functor OR 1, L_0x12d2640, L_0x12d26b0, C4<0>, C4<0>;
L_0x12d2900 .functor AND 1, L_0x12d3600, L_0x12d17a0, C4<1>, C4<1>;
L_0x12d1cf0 .functor AND 1, L_0x7f59d5b501c8, v0x12a70b0_0, C4<1>, C4<1>;
L_0x12d2b30 .functor OR 1, L_0x12d2900, L_0x12d1cf0, C4<0>, C4<0>;
L_0x12d2a80 .functor AND 1, L_0x12a9e00, L_0x12d17a0, C4<1>, C4<1>;
L_0x12d2d00 .functor AND 1, L_0x7f59d5b501c8, v0x12a6950_0, C4<1>, C4<1>;
L_0x12d2c40 .functor OR 1, L_0x12d2a80, L_0x12d2d00, C4<0>, C4<0>;
RS_0x7f59d5bad068 .resolv tri, L_0x12d2f30, L_0x12d2fa0, L_0x12d3010, L_0x12d3080, L_0x12d3130, L_0x12d31e0, L_0x12d3290, L_0x12d3340;
v0x12a9d20_0 .net8 "NOTHING", 0 0, RS_0x7f59d5bad068;  8 drivers
v0x12a9ef0_0 .net *"_ivl_10", 0 0, L_0x12d19f0;  1 drivers
v0x12a9f90_0 .net *"_ivl_12", 0 0, L_0x12d1a60;  1 drivers
v0x12aa030_0 .net *"_ivl_16", 0 0, L_0x12d1c80;  1 drivers
v0x12aa0f0_0 .net *"_ivl_18", 0 0, L_0x12d1d80;  1 drivers
v0x12aa220_0 .net *"_ivl_22", 0 0, L_0x12d2060;  1 drivers
v0x12aa300_0 .net *"_ivl_24", 0 0, L_0x12d20d0;  1 drivers
v0x12aa3e0_0 .net *"_ivl_28", 0 0, L_0x12d2310;  1 drivers
v0x12aa4c0_0 .net *"_ivl_30", 0 0, L_0x12d2140;  1 drivers
v0x12aa630_0 .net *"_ivl_34", 0 0, L_0x12d2640;  1 drivers
v0x12aa710_0 .net *"_ivl_36", 0 0, L_0x12d26b0;  1 drivers
v0x12aa7f0_0 .net *"_ivl_4", 0 0, L_0x12d1830;  1 drivers
v0x12aa8d0_0 .net *"_ivl_40", 0 0, L_0x12d2900;  1 drivers
v0x12aa9b0_0 .net *"_ivl_42", 0 0, L_0x12d1cf0;  1 drivers
v0x12aaa90_0 .net *"_ivl_46", 0 0, L_0x12d2a80;  1 drivers
v0x12aab70_0 .net *"_ivl_48", 0 0, L_0x12d2d00;  1 drivers
v0x12aac50_0 .net *"_ivl_6", 0 0, L_0x12d18c0;  1 drivers
v0x12aae00_0 .net "clk", 0 0, L_0x12d15f0;  alias, 1 drivers
v0x12aafb0_0 .net "d0", 0 0, L_0x12a9e00;  1 drivers
v0x12ab050_0 .net "d1", 0 0, L_0x12d3600;  1 drivers
v0x12ab0f0_0 .net "d2", 0 0, L_0x12d36f0;  1 drivers
v0x12ab190_0 .net "d3", 0 0, L_0x12d37e0;  1 drivers
v0x12ab230_0 .net "d4", 0 0, L_0x12d39e0;  1 drivers
v0x12ab2d0_0 .net "d5", 0 0, L_0x12d3a80;  1 drivers
v0x12ab370_0 .net "d6", 0 0, L_0x12d3b70;  1 drivers
v0x12ab430_0 .net "d7", 0 0, L_0x12d3c60;  1 drivers
v0x12ab4f0_0 .net "en", 0 0, L_0x12d17a0;  1 drivers
v0x12ab5b0_0 .net "en_bar", 0 0, L_0x7f59d5b501c8;  alias, 1 drivers
v0x12ab670_0 .net "from_d0", 0 0, L_0x12d2c40;  1 drivers
v0x12ab710_0 .net "from_d1", 0 0, L_0x12d2b30;  1 drivers
v0x12ab7e0_0 .net "from_d2", 0 0, L_0x12d25b0;  1 drivers
v0x12ab8b0_0 .net "from_d3", 0 0, L_0x12d2450;  1 drivers
v0x12ab980_0 .net "from_d4", 0 0, L_0x12d21b0;  1 drivers
v0x12aad20_0 .net "from_d5", 0 0, L_0x12d1f00;  1 drivers
v0x12abc30_0 .net "from_d6", 0 0, L_0x12d1b20;  1 drivers
v0x12abd00_0 .net "from_d7", 0 0, L_0x12d1930;  1 drivers
L_0x7f59d5b50210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12abdd0_0 .net "high", 0 0, L_0x7f59d5b50210;  1 drivers
v0x12abf80_0 .net "q0", 0 0, v0x12a6950_0;  1 drivers
v0x12ac020_0 .net "q1", 0 0, v0x12a70b0_0;  1 drivers
v0x12ac0c0_0 .net "q2", 0 0, v0x12a7800_0;  1 drivers
v0x12ac160_0 .net "q3", 0 0, v0x12a7f00_0;  1 drivers
v0x12ac230_0 .net "q4", 0 0, v0x12a86b0_0;  1 drivers
v0x12ac300_0 .net "q5", 0 0, v0x12a8d80_0;  1 drivers
v0x12ac3d0_0 .net "q6", 0 0, v0x12a9410_0;  1 drivers
v0x12ac4a0_0 .net "q7", 0 0, v0x12a9af0_0;  1 drivers
S_0x12a63b0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x12a5f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d3340 .functor NOT 1, v0x12a6950_0, C4<0>, C4<0>, C4<0>;
v0x12a66e0_0 .net "clk", 0 0, L_0x12d15f0;  alias, 1 drivers
v0x12a67c0_0 .net "d", 0 0, L_0x12d2c40;  alias, 1 drivers
v0x12a6880_0 .net "en", 0 0, L_0x7f59d5b50210;  alias, 1 drivers
v0x12a6950_0 .var "q", 0 0;
v0x12a6a10_0 .net8 "q_bar", 0 0, RS_0x7f59d5bad068;  alias, 8 drivers
E_0x12a6660 .event posedge, v0x12a66e0_0;
S_0x12a6bc0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x12a5f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d3290 .functor NOT 1, v0x12a70b0_0, C4<0>, C4<0>, C4<0>;
v0x12a6e40_0 .net "clk", 0 0, L_0x12d15f0;  alias, 1 drivers
v0x12a6f10_0 .net "d", 0 0, L_0x12d2b30;  alias, 1 drivers
v0x12a6fb0_0 .net "en", 0 0, L_0x7f59d5b50210;  alias, 1 drivers
v0x12a70b0_0 .var "q", 0 0;
v0x12a7150_0 .net8 "q_bar", 0 0, RS_0x7f59d5bad068;  alias, 8 drivers
S_0x12a72d0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x12a5f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d31e0 .functor NOT 1, v0x12a7800_0, C4<0>, C4<0>, C4<0>;
v0x12a7560_0 .net "clk", 0 0, L_0x12d15f0;  alias, 1 drivers
v0x12a7650_0 .net "d", 0 0, L_0x12d25b0;  alias, 1 drivers
v0x12a7710_0 .net "en", 0 0, L_0x7f59d5b50210;  alias, 1 drivers
v0x12a7800_0 .var "q", 0 0;
v0x12a78a0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bad068;  alias, 8 drivers
S_0x12a7a80 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x12a5f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d3130 .functor NOT 1, v0x12a7f00_0, C4<0>, C4<0>, C4<0>;
v0x12a7ce0_0 .net "clk", 0 0, L_0x12d15f0;  alias, 1 drivers
v0x12a7da0_0 .net "d", 0 0, L_0x12d2450;  alias, 1 drivers
v0x12a7e60_0 .net "en", 0 0, L_0x7f59d5b50210;  alias, 1 drivers
v0x12a7f00_0 .var "q", 0 0;
v0x12a7fa0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bad068;  alias, 8 drivers
S_0x12a80c0 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x12a5f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d3080 .functor NOT 1, v0x12a86b0_0, C4<0>, C4<0>, C4<0>;
v0x12a8370_0 .net "clk", 0 0, L_0x12d15f0;  alias, 1 drivers
v0x12a84c0_0 .net "d", 0 0, L_0x12d21b0;  alias, 1 drivers
v0x12a8580_0 .net "en", 0 0, L_0x7f59d5b50210;  alias, 1 drivers
v0x12a86b0_0 .var "q", 0 0;
v0x12a8750_0 .net8 "q_bar", 0 0, RS_0x7f59d5bad068;  alias, 8 drivers
S_0x12a8920 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x12a5f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d3010 .functor NOT 1, v0x12a8d80_0, C4<0>, C4<0>, C4<0>;
v0x12a8b30_0 .net "clk", 0 0, L_0x12d15f0;  alias, 1 drivers
v0x12a8bf0_0 .net "d", 0 0, L_0x12d1f00;  alias, 1 drivers
v0x12a8cb0_0 .net "en", 0 0, L_0x7f59d5b50210;  alias, 1 drivers
v0x12a8d80_0 .var "q", 0 0;
v0x12a8e20_0 .net8 "q_bar", 0 0, RS_0x7f59d5bad068;  alias, 8 drivers
S_0x12a8f60 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x12a5f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d2fa0 .functor NOT 1, v0x12a9410_0, C4<0>, C4<0>, C4<0>;
v0x12a91c0_0 .net "clk", 0 0, L_0x12d15f0;  alias, 1 drivers
v0x12a9280_0 .net "d", 0 0, L_0x12d1b20;  alias, 1 drivers
v0x12a9340_0 .net "en", 0 0, L_0x7f59d5b50210;  alias, 1 drivers
v0x12a9410_0 .var "q", 0 0;
v0x12a94b0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bad068;  alias, 8 drivers
S_0x12a9640 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x12a5f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d2f30 .functor NOT 1, v0x12a9af0_0, C4<0>, C4<0>, C4<0>;
v0x12a98a0_0 .net "clk", 0 0, L_0x12d15f0;  alias, 1 drivers
v0x12a9960_0 .net "d", 0 0, L_0x12d1930;  alias, 1 drivers
v0x12a9a20_0 .net "en", 0 0, L_0x7f59d5b50210;  alias, 1 drivers
v0x12a9af0_0 .var "q", 0 0;
v0x12a9b90_0 .net8 "q_bar", 0 0, RS_0x7f59d5bad068;  alias, 8 drivers
S_0x12aca20 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x12a5a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12d15f0 .functor OR 1, v0x12c9440_0, L_0x12cfcc0, C4<0>, C4<0>;
v0x12acc70_0 .net "a", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x12acd30_0 .net "b", 0 0, L_0x12cfcc0;  alias, 1 drivers
v0x12ace40_0 .net "y", 0 0, L_0x12d15f0;  alias, 1 drivers
S_0x12ad450 .scope module, "REGISTERB" "register_ab8" 20 50, 33 6 0, S_0x11c7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x12b4960_0 .net "DATA_IN", 7 0, v0x12c8ce0_0;  alias, 1 drivers
v0x12b4a50_0 .net "DATA_OUT", 7 0, L_0x12d68f0;  alias, 1 drivers
v0x12b4af0_0 .net "ENABLE_CLK", 0 0, L_0x12cfcc0;  alias, 1 drivers
L_0x7f59d5b50258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b4b90_0 .net "LOW", 0 0, L_0x7f59d5b50258;  1 drivers
v0x12b4c80_0 .net "SYSTEM_CLK", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x12b4d70_0 .net "W1", 0 0, L_0x12d4430;  1 drivers
S_0x12ad6a0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x12ad450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x12d44a0 .functor NOT 1, L_0x7f59d5b50258, C4<0>, C4<0>, C4<0>;
v0x12adb10_0 .net "CLK", 0 0, L_0x12d4430;  alias, 1 drivers
v0x12b4070_0 .net "D", 7 0, v0x12c8ce0_0;  alias, 1 drivers
v0x12b4150_0 .net "EN", 0 0, L_0x12d44a0;  1 drivers
v0x12b4220_0 .net "EN_BAR", 0 0, L_0x7f59d5b50258;  alias, 1 drivers
v0x12b42f0_0 .net "Q", 7 0, L_0x12d68f0;  alias, 1 drivers
L_0x12b1800 .part v0x12c8ce0_0, 0, 1;
L_0x12d6150 .part v0x12c8ce0_0, 1, 1;
L_0x12d6240 .part v0x12c8ce0_0, 2, 1;
L_0x12d6330 .part v0x12c8ce0_0, 3, 1;
L_0x12d6530 .part v0x12c8ce0_0, 4, 1;
L_0x12d65d0 .part v0x12c8ce0_0, 5, 1;
L_0x12d66c0 .part v0x12c8ce0_0, 6, 1;
L_0x12d67b0 .part v0x12c8ce0_0, 7, 1;
LS_0x12d68f0_0_0 .concat8 [ 1 1 1 1], v0x12ae310_0, v0x12aea70_0, v0x12af1c0_0, v0x12af8c0_0;
LS_0x12d68f0_0_4 .concat8 [ 1 1 1 1], v0x12b00e0_0, v0x12b0780_0, v0x12b0e10_0, v0x12b14f0_0;
L_0x12d68f0 .concat8 [ 4 4 0 0], LS_0x12d68f0_0_0, LS_0x12d68f0_0_4;
S_0x12ad910 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x12ad6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x12d45a0 .functor NOT 1, L_0x7f59d5b50258, C4<0>, C4<0>, C4<0>;
L_0x12d4630 .functor AND 1, L_0x12d67b0, L_0x12d45a0, C4<1>, C4<1>;
L_0x12d46c0 .functor AND 1, L_0x7f59d5b50258, v0x12b14f0_0, C4<1>, C4<1>;
L_0x12d4730 .functor OR 1, L_0x12d4630, L_0x12d46c0, C4<0>, C4<0>;
L_0x12d47a0 .functor AND 1, L_0x12d66c0, L_0x12d45a0, C4<1>, C4<1>;
L_0x12d4810 .functor AND 1, L_0x7f59d5b50258, v0x12b0e10_0, C4<1>, C4<1>;
L_0x12d4880 .functor OR 1, L_0x12d47a0, L_0x12d4810, C4<0>, C4<0>;
L_0x12d48f0 .functor AND 1, L_0x12d65d0, L_0x12d45a0, C4<1>, C4<1>;
L_0x12d49f0 .functor AND 1, L_0x7f59d5b50258, v0x12b0780_0, C4<1>, C4<1>;
L_0x12d4510 .functor OR 1, L_0x12d48f0, L_0x12d49f0, C4<0>, C4<0>;
L_0x12d4c10 .functor AND 1, L_0x12d6530, L_0x12d45a0, C4<1>, C4<1>;
L_0x12d4c80 .functor AND 1, L_0x7f59d5b50258, v0x12b00e0_0, C4<1>, C4<1>;
L_0x12d4d60 .functor OR 1, L_0x12d4c10, L_0x12d4c80, C4<0>, C4<0>;
L_0x12d4ec0 .functor AND 1, L_0x12d6330, L_0x12d45a0, C4<1>, C4<1>;
L_0x12d4cf0 .functor AND 1, L_0x7f59d5b50258, v0x12af8c0_0, C4<1>, C4<1>;
L_0x12d4f80 .functor OR 1, L_0x12d4ec0, L_0x12d4cf0, C4<0>, C4<0>;
L_0x12d5170 .functor AND 1, L_0x12d6240, L_0x12d45a0, C4<1>, C4<1>;
L_0x12d51e0 .functor AND 1, L_0x7f59d5b50258, v0x12af1c0_0, C4<1>, C4<1>;
L_0x12d50e0 .functor OR 1, L_0x12d5170, L_0x12d51e0, C4<0>, C4<0>;
L_0x12d5430 .functor AND 1, L_0x12d6150, L_0x12d45a0, C4<1>, C4<1>;
L_0x12d4960 .functor AND 1, L_0x7f59d5b50258, v0x12aea70_0, C4<1>, C4<1>;
L_0x12d5660 .functor OR 1, L_0x12d5430, L_0x12d4960, C4<0>, C4<0>;
L_0x12d55b0 .functor AND 1, L_0x12b1800, L_0x12d45a0, C4<1>, C4<1>;
L_0x12d5830 .functor AND 1, L_0x7f59d5b50258, v0x12ae310_0, C4<1>, C4<1>;
L_0x12d5770 .functor OR 1, L_0x12d55b0, L_0x12d5830, C4<0>, C4<0>;
RS_0x7f59d5bae628 .resolv tri, L_0x12d5a60, L_0x12d5ad0, L_0x12d5b40, L_0x12d5bd0, L_0x12d5c80, L_0x12d5d30, L_0x12d5de0, L_0x12d5e90;
v0x12b1720_0 .net8 "NOTHING", 0 0, RS_0x7f59d5bae628;  8 drivers
v0x12b18f0_0 .net *"_ivl_10", 0 0, L_0x12d47a0;  1 drivers
v0x12b1990_0 .net *"_ivl_12", 0 0, L_0x12d4810;  1 drivers
v0x12b1a30_0 .net *"_ivl_16", 0 0, L_0x12d48f0;  1 drivers
v0x12b1af0_0 .net *"_ivl_18", 0 0, L_0x12d49f0;  1 drivers
v0x12b1c20_0 .net *"_ivl_22", 0 0, L_0x12d4c10;  1 drivers
v0x12b1d00_0 .net *"_ivl_24", 0 0, L_0x12d4c80;  1 drivers
v0x12b1de0_0 .net *"_ivl_28", 0 0, L_0x12d4ec0;  1 drivers
v0x12b1ec0_0 .net *"_ivl_30", 0 0, L_0x12d4cf0;  1 drivers
v0x12b2030_0 .net *"_ivl_34", 0 0, L_0x12d5170;  1 drivers
v0x12b2110_0 .net *"_ivl_36", 0 0, L_0x12d51e0;  1 drivers
v0x12b21f0_0 .net *"_ivl_4", 0 0, L_0x12d4630;  1 drivers
v0x12b22d0_0 .net *"_ivl_40", 0 0, L_0x12d5430;  1 drivers
v0x12b23b0_0 .net *"_ivl_42", 0 0, L_0x12d4960;  1 drivers
v0x12b2490_0 .net *"_ivl_46", 0 0, L_0x12d55b0;  1 drivers
v0x12b2570_0 .net *"_ivl_48", 0 0, L_0x12d5830;  1 drivers
v0x12b2650_0 .net *"_ivl_6", 0 0, L_0x12d46c0;  1 drivers
v0x12b2800_0 .net "clk", 0 0, L_0x12d4430;  alias, 1 drivers
v0x12b29b0_0 .net "d0", 0 0, L_0x12b1800;  1 drivers
v0x12b2a50_0 .net "d1", 0 0, L_0x12d6150;  1 drivers
v0x12b2af0_0 .net "d2", 0 0, L_0x12d6240;  1 drivers
v0x12b2b90_0 .net "d3", 0 0, L_0x12d6330;  1 drivers
v0x12b2c30_0 .net "d4", 0 0, L_0x12d6530;  1 drivers
v0x12b2cd0_0 .net "d5", 0 0, L_0x12d65d0;  1 drivers
v0x12b2d70_0 .net "d6", 0 0, L_0x12d66c0;  1 drivers
v0x12b2e30_0 .net "d7", 0 0, L_0x12d67b0;  1 drivers
v0x12b2ef0_0 .net "en", 0 0, L_0x12d45a0;  1 drivers
v0x12b2fb0_0 .net "en_bar", 0 0, L_0x7f59d5b50258;  alias, 1 drivers
v0x12b3070_0 .net "from_d0", 0 0, L_0x12d5770;  1 drivers
v0x12b3110_0 .net "from_d1", 0 0, L_0x12d5660;  1 drivers
v0x12b31e0_0 .net "from_d2", 0 0, L_0x12d50e0;  1 drivers
v0x12b32b0_0 .net "from_d3", 0 0, L_0x12d4f80;  1 drivers
v0x12b3380_0 .net "from_d4", 0 0, L_0x12d4d60;  1 drivers
v0x12b2720_0 .net "from_d5", 0 0, L_0x12d4510;  1 drivers
v0x12b3630_0 .net "from_d6", 0 0, L_0x12d4880;  1 drivers
v0x12b3700_0 .net "from_d7", 0 0, L_0x12d4730;  1 drivers
L_0x7f59d5b502a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12b37d0_0 .net "high", 0 0, L_0x7f59d5b502a0;  1 drivers
v0x12b3980_0 .net "q0", 0 0, v0x12ae310_0;  1 drivers
v0x12b3a20_0 .net "q1", 0 0, v0x12aea70_0;  1 drivers
v0x12b3ac0_0 .net "q2", 0 0, v0x12af1c0_0;  1 drivers
v0x12b3b60_0 .net "q3", 0 0, v0x12af8c0_0;  1 drivers
v0x12b3c30_0 .net "q4", 0 0, v0x12b00e0_0;  1 drivers
v0x12b3d00_0 .net "q5", 0 0, v0x12b0780_0;  1 drivers
v0x12b3dd0_0 .net "q6", 0 0, v0x12b0e10_0;  1 drivers
v0x12b3ea0_0 .net "q7", 0 0, v0x12b14f0_0;  1 drivers
S_0x12add70 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x12ad910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d5e90 .functor NOT 1, v0x12ae310_0, C4<0>, C4<0>, C4<0>;
v0x12ae0a0_0 .net "clk", 0 0, L_0x12d4430;  alias, 1 drivers
v0x12ae180_0 .net "d", 0 0, L_0x12d5770;  alias, 1 drivers
v0x12ae240_0 .net "en", 0 0, L_0x7f59d5b502a0;  alias, 1 drivers
v0x12ae310_0 .var "q", 0 0;
v0x12ae3d0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bae628;  alias, 8 drivers
E_0x12ae020 .event posedge, v0x12ae0a0_0;
S_0x12ae580 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x12ad910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d5de0 .functor NOT 1, v0x12aea70_0, C4<0>, C4<0>, C4<0>;
v0x12ae800_0 .net "clk", 0 0, L_0x12d4430;  alias, 1 drivers
v0x12ae8d0_0 .net "d", 0 0, L_0x12d5660;  alias, 1 drivers
v0x12ae970_0 .net "en", 0 0, L_0x7f59d5b502a0;  alias, 1 drivers
v0x12aea70_0 .var "q", 0 0;
v0x12aeb10_0 .net8 "q_bar", 0 0, RS_0x7f59d5bae628;  alias, 8 drivers
S_0x12aec90 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x12ad910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d5d30 .functor NOT 1, v0x12af1c0_0, C4<0>, C4<0>, C4<0>;
v0x12aef20_0 .net "clk", 0 0, L_0x12d4430;  alias, 1 drivers
v0x12af010_0 .net "d", 0 0, L_0x12d50e0;  alias, 1 drivers
v0x12af0d0_0 .net "en", 0 0, L_0x7f59d5b502a0;  alias, 1 drivers
v0x12af1c0_0 .var "q", 0 0;
v0x12af260_0 .net8 "q_bar", 0 0, RS_0x7f59d5bae628;  alias, 8 drivers
S_0x12af440 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x12ad910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d5c80 .functor NOT 1, v0x12af8c0_0, C4<0>, C4<0>, C4<0>;
v0x12af6a0_0 .net "clk", 0 0, L_0x12d4430;  alias, 1 drivers
v0x12af760_0 .net "d", 0 0, L_0x12d4f80;  alias, 1 drivers
v0x12af820_0 .net "en", 0 0, L_0x7f59d5b502a0;  alias, 1 drivers
v0x12af8c0_0 .var "q", 0 0;
v0x12af960_0 .net8 "q_bar", 0 0, RS_0x7f59d5bae628;  alias, 8 drivers
S_0x12afaf0 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x12ad910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d5bd0 .functor NOT 1, v0x12b00e0_0, C4<0>, C4<0>, C4<0>;
v0x12afda0_0 .net "clk", 0 0, L_0x12d4430;  alias, 1 drivers
v0x12afef0_0 .net "d", 0 0, L_0x12d4d60;  alias, 1 drivers
v0x12affb0_0 .net "en", 0 0, L_0x7f59d5b502a0;  alias, 1 drivers
v0x12b00e0_0 .var "q", 0 0;
v0x12b0180_0 .net8 "q_bar", 0 0, RS_0x7f59d5bae628;  alias, 8 drivers
S_0x12b0350 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x12ad910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d5b40 .functor NOT 1, v0x12b0780_0, C4<0>, C4<0>, C4<0>;
v0x12b0560_0 .net "clk", 0 0, L_0x12d4430;  alias, 1 drivers
v0x12b0620_0 .net "d", 0 0, L_0x12d4510;  alias, 1 drivers
v0x12b06e0_0 .net "en", 0 0, L_0x7f59d5b502a0;  alias, 1 drivers
v0x12b0780_0 .var "q", 0 0;
v0x12b0820_0 .net8 "q_bar", 0 0, RS_0x7f59d5bae628;  alias, 8 drivers
S_0x12b0960 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x12ad910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d5ad0 .functor NOT 1, v0x12b0e10_0, C4<0>, C4<0>, C4<0>;
v0x12b0bc0_0 .net "clk", 0 0, L_0x12d4430;  alias, 1 drivers
v0x12b0c80_0 .net "d", 0 0, L_0x12d4880;  alias, 1 drivers
v0x12b0d40_0 .net "en", 0 0, L_0x7f59d5b502a0;  alias, 1 drivers
v0x12b0e10_0 .var "q", 0 0;
v0x12b0eb0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bae628;  alias, 8 drivers
S_0x12b1040 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x12ad910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d5a60 .functor NOT 1, v0x12b14f0_0, C4<0>, C4<0>, C4<0>;
v0x12b12a0_0 .net "clk", 0 0, L_0x12d4430;  alias, 1 drivers
v0x12b1360_0 .net "d", 0 0, L_0x12d4730;  alias, 1 drivers
v0x12b1420_0 .net "en", 0 0, L_0x7f59d5b502a0;  alias, 1 drivers
v0x12b14f0_0 .var "q", 0 0;
v0x12b1590_0 .net8 "q_bar", 0 0, RS_0x7f59d5bae628;  alias, 8 drivers
S_0x12b4420 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x12ad450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12d4430 .functor OR 1, v0x12c9440_0, L_0x12cfcc0, C4<0>, C4<0>;
v0x12b4670_0 .net "a", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x12b4730_0 .net "b", 0 0, L_0x12cfcc0;  alias, 1 drivers
v0x12b4880_0 .net "y", 0 0, L_0x12d4430;  alias, 1 drivers
S_0x12b4e70 .scope module, "TEMP_REGISTER_A" "register_ab8" 20 58, 33 6 0, S_0x11c7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x12bc2f0_0 .net "DATA_IN", 7 0, L_0x12eaac0;  alias, 1 drivers
v0x12bc440_0 .net "DATA_OUT", 7 0, L_0x12d9430;  alias, 1 drivers
v0x12bc500_0 .net "ENABLE_CLK", 0 0, L_0x12d9a30;  1 drivers
L_0x7f59d5b502e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bc5d0_0 .net "LOW", 0 0, L_0x7f59d5b502e8;  1 drivers
v0x12bc6c0_0 .net "SYSTEM_CLK", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x12bc7b0_0 .net "W1", 0 0, L_0x12d6ef0;  1 drivers
S_0x12b50c0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x12b4e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x12d6f60 .functor NOT 1, L_0x7f59d5b502e8, C4<0>, C4<0>, C4<0>;
v0x12b5530_0 .net "CLK", 0 0, L_0x12d6ef0;  alias, 1 drivers
v0x12bba90_0 .net "D", 7 0, L_0x12eaac0;  alias, 1 drivers
v0x12bbb50_0 .net "EN", 0 0, L_0x12d6f60;  1 drivers
v0x12bbc20_0 .net "EN_BAR", 0 0, L_0x7f59d5b502e8;  alias, 1 drivers
v0x12bbcf0_0 .net "Q", 7 0, L_0x12d9430;  alias, 1 drivers
L_0x12b9220 .part L_0x12eaac0, 0, 1;
L_0x12d8da0 .part L_0x12eaac0, 1, 1;
L_0x12d8e40 .part L_0x12eaac0, 2, 1;
L_0x12d8f30 .part L_0x12eaac0, 3, 1;
L_0x12d9020 .part L_0x12eaac0, 4, 1;
L_0x12d9110 .part L_0x12eaac0, 5, 1;
L_0x12d9200 .part L_0x12eaac0, 6, 1;
L_0x12d92f0 .part L_0x12eaac0, 7, 1;
LS_0x12d9430_0_0 .concat8 [ 1 1 1 1], v0x12b5d30_0, v0x12b6490_0, v0x12b6be0_0, v0x12b72e0_0;
LS_0x12d9430_0_4 .concat8 [ 1 1 1 1], v0x12b7b00_0, v0x12b81a0_0, v0x12b8830_0, v0x12b8f10_0;
L_0x12d9430 .concat8 [ 4 4 0 0], LS_0x12d9430_0_0, LS_0x12d9430_0_4;
S_0x12b5330 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x12b50c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x12d7060 .functor NOT 1, L_0x7f59d5b502e8, C4<0>, C4<0>, C4<0>;
L_0x12d70f0 .functor AND 1, L_0x12d92f0, L_0x12d7060, C4<1>, C4<1>;
L_0x12d7180 .functor AND 1, L_0x7f59d5b502e8, v0x12b8f10_0, C4<1>, C4<1>;
L_0x12d71f0 .functor OR 1, L_0x12d70f0, L_0x12d7180, C4<0>, C4<0>;
L_0x12d7260 .functor AND 1, L_0x12d9200, L_0x12d7060, C4<1>, C4<1>;
L_0x12d72d0 .functor AND 1, L_0x7f59d5b502e8, v0x12b8830_0, C4<1>, C4<1>;
L_0x12d7340 .functor OR 1, L_0x12d7260, L_0x12d72d0, C4<0>, C4<0>;
L_0x12d73b0 .functor AND 1, L_0x12d9110, L_0x12d7060, C4<1>, C4<1>;
L_0x12d74b0 .functor AND 1, L_0x7f59d5b502e8, v0x12b81a0_0, C4<1>, C4<1>;
L_0x12d7630 .functor OR 1, L_0x12d73b0, L_0x12d74b0, C4<0>, C4<0>;
L_0x12d7790 .functor AND 1, L_0x12d9020, L_0x12d7060, C4<1>, C4<1>;
L_0x12d7800 .functor AND 1, L_0x7f59d5b502e8, v0x12b7b00_0, C4<1>, C4<1>;
L_0x12d78e0 .functor OR 1, L_0x12d7790, L_0x12d7800, C4<0>, C4<0>;
L_0x12d7a40 .functor AND 1, L_0x12d8f30, L_0x12d7060, C4<1>, C4<1>;
L_0x12d7870 .functor AND 1, L_0x7f59d5b502e8, v0x12b72e0_0, C4<1>, C4<1>;
L_0x12d7b00 .functor OR 1, L_0x12d7a40, L_0x12d7870, C4<0>, C4<0>;
L_0x12d7cf0 .functor AND 1, L_0x12d8e40, L_0x12d7060, C4<1>, C4<1>;
L_0x12d7d60 .functor AND 1, L_0x7f59d5b502e8, v0x12b6be0_0, C4<1>, C4<1>;
L_0x12d7c60 .functor OR 1, L_0x12d7cf0, L_0x12d7d60, C4<0>, C4<0>;
L_0x12d7fb0 .functor AND 1, L_0x12d8da0, L_0x12d7060, C4<1>, C4<1>;
L_0x12d7420 .functor AND 1, L_0x7f59d5b502e8, v0x12b6490_0, C4<1>, C4<1>;
L_0x12d81e0 .functor OR 1, L_0x12d7fb0, L_0x12d7420, C4<0>, C4<0>;
L_0x12d8130 .functor AND 1, L_0x12b9220, L_0x12d7060, C4<1>, C4<1>;
L_0x12d83b0 .functor AND 1, L_0x7f59d5b502e8, v0x12b5d30_0, C4<1>, C4<1>;
L_0x12d82f0 .functor OR 1, L_0x12d8130, L_0x12d83b0, C4<0>, C4<0>;
RS_0x7f59d5bafbe8 .resolv tri, L_0x12d85e0, L_0x12d8650, L_0x12d86c0, L_0x12d8730, L_0x12d87e0, L_0x12d8890, L_0x12d8940, L_0x12d89f0;
v0x12b9140_0 .net8 "NOTHING", 0 0, RS_0x7f59d5bafbe8;  8 drivers
v0x12b9310_0 .net *"_ivl_10", 0 0, L_0x12d7260;  1 drivers
v0x12b93b0_0 .net *"_ivl_12", 0 0, L_0x12d72d0;  1 drivers
v0x12b9450_0 .net *"_ivl_16", 0 0, L_0x12d73b0;  1 drivers
v0x12b9510_0 .net *"_ivl_18", 0 0, L_0x12d74b0;  1 drivers
v0x12b9640_0 .net *"_ivl_22", 0 0, L_0x12d7790;  1 drivers
v0x12b9720_0 .net *"_ivl_24", 0 0, L_0x12d7800;  1 drivers
v0x12b9800_0 .net *"_ivl_28", 0 0, L_0x12d7a40;  1 drivers
v0x12b98e0_0 .net *"_ivl_30", 0 0, L_0x12d7870;  1 drivers
v0x12b9a50_0 .net *"_ivl_34", 0 0, L_0x12d7cf0;  1 drivers
v0x12b9b30_0 .net *"_ivl_36", 0 0, L_0x12d7d60;  1 drivers
v0x12b9c10_0 .net *"_ivl_4", 0 0, L_0x12d70f0;  1 drivers
v0x12b9cf0_0 .net *"_ivl_40", 0 0, L_0x12d7fb0;  1 drivers
v0x12b9dd0_0 .net *"_ivl_42", 0 0, L_0x12d7420;  1 drivers
v0x12b9eb0_0 .net *"_ivl_46", 0 0, L_0x12d8130;  1 drivers
v0x12b9f90_0 .net *"_ivl_48", 0 0, L_0x12d83b0;  1 drivers
v0x12ba070_0 .net *"_ivl_6", 0 0, L_0x12d7180;  1 drivers
v0x12ba220_0 .net "clk", 0 0, L_0x12d6ef0;  alias, 1 drivers
v0x12ba3d0_0 .net "d0", 0 0, L_0x12b9220;  1 drivers
v0x12ba470_0 .net "d1", 0 0, L_0x12d8da0;  1 drivers
v0x12ba510_0 .net "d2", 0 0, L_0x12d8e40;  1 drivers
v0x12ba5b0_0 .net "d3", 0 0, L_0x12d8f30;  1 drivers
v0x12ba650_0 .net "d4", 0 0, L_0x12d9020;  1 drivers
v0x12ba6f0_0 .net "d5", 0 0, L_0x12d9110;  1 drivers
v0x12ba790_0 .net "d6", 0 0, L_0x12d9200;  1 drivers
v0x12ba850_0 .net "d7", 0 0, L_0x12d92f0;  1 drivers
v0x12ba910_0 .net "en", 0 0, L_0x12d7060;  1 drivers
v0x12ba9d0_0 .net "en_bar", 0 0, L_0x7f59d5b502e8;  alias, 1 drivers
v0x12baa90_0 .net "from_d0", 0 0, L_0x12d82f0;  1 drivers
v0x12bab30_0 .net "from_d1", 0 0, L_0x12d81e0;  1 drivers
v0x12bac00_0 .net "from_d2", 0 0, L_0x12d7c60;  1 drivers
v0x12bacd0_0 .net "from_d3", 0 0, L_0x12d7b00;  1 drivers
v0x12bada0_0 .net "from_d4", 0 0, L_0x12d78e0;  1 drivers
v0x12ba140_0 .net "from_d5", 0 0, L_0x12d7630;  1 drivers
v0x12bb050_0 .net "from_d6", 0 0, L_0x12d7340;  1 drivers
v0x12bb120_0 .net "from_d7", 0 0, L_0x12d71f0;  1 drivers
L_0x7f59d5b50330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12bb1f0_0 .net "high", 0 0, L_0x7f59d5b50330;  1 drivers
v0x12bb3a0_0 .net "q0", 0 0, v0x12b5d30_0;  1 drivers
v0x12bb440_0 .net "q1", 0 0, v0x12b6490_0;  1 drivers
v0x12bb4e0_0 .net "q2", 0 0, v0x12b6be0_0;  1 drivers
v0x12bb580_0 .net "q3", 0 0, v0x12b72e0_0;  1 drivers
v0x12bb650_0 .net "q4", 0 0, v0x12b7b00_0;  1 drivers
v0x12bb720_0 .net "q5", 0 0, v0x12b81a0_0;  1 drivers
v0x12bb7f0_0 .net "q6", 0 0, v0x12b8830_0;  1 drivers
v0x12bb8c0_0 .net "q7", 0 0, v0x12b8f10_0;  1 drivers
S_0x12b5790 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x12b5330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d89f0 .functor NOT 1, v0x12b5d30_0, C4<0>, C4<0>, C4<0>;
v0x12b5ac0_0 .net "clk", 0 0, L_0x12d6ef0;  alias, 1 drivers
v0x12b5ba0_0 .net "d", 0 0, L_0x12d82f0;  alias, 1 drivers
v0x12b5c60_0 .net "en", 0 0, L_0x7f59d5b50330;  alias, 1 drivers
v0x12b5d30_0 .var "q", 0 0;
v0x12b5df0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bafbe8;  alias, 8 drivers
E_0x12b5a40 .event posedge, v0x12b5ac0_0;
S_0x12b5fa0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x12b5330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d8940 .functor NOT 1, v0x12b6490_0, C4<0>, C4<0>, C4<0>;
v0x12b6220_0 .net "clk", 0 0, L_0x12d6ef0;  alias, 1 drivers
v0x12b62f0_0 .net "d", 0 0, L_0x12d81e0;  alias, 1 drivers
v0x12b6390_0 .net "en", 0 0, L_0x7f59d5b50330;  alias, 1 drivers
v0x12b6490_0 .var "q", 0 0;
v0x12b6530_0 .net8 "q_bar", 0 0, RS_0x7f59d5bafbe8;  alias, 8 drivers
S_0x12b66b0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x12b5330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d8890 .functor NOT 1, v0x12b6be0_0, C4<0>, C4<0>, C4<0>;
v0x12b6940_0 .net "clk", 0 0, L_0x12d6ef0;  alias, 1 drivers
v0x12b6a30_0 .net "d", 0 0, L_0x12d7c60;  alias, 1 drivers
v0x12b6af0_0 .net "en", 0 0, L_0x7f59d5b50330;  alias, 1 drivers
v0x12b6be0_0 .var "q", 0 0;
v0x12b6c80_0 .net8 "q_bar", 0 0, RS_0x7f59d5bafbe8;  alias, 8 drivers
S_0x12b6e60 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x12b5330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d87e0 .functor NOT 1, v0x12b72e0_0, C4<0>, C4<0>, C4<0>;
v0x12b70c0_0 .net "clk", 0 0, L_0x12d6ef0;  alias, 1 drivers
v0x12b7180_0 .net "d", 0 0, L_0x12d7b00;  alias, 1 drivers
v0x12b7240_0 .net "en", 0 0, L_0x7f59d5b50330;  alias, 1 drivers
v0x12b72e0_0 .var "q", 0 0;
v0x12b7380_0 .net8 "q_bar", 0 0, RS_0x7f59d5bafbe8;  alias, 8 drivers
S_0x12b7510 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x12b5330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d8730 .functor NOT 1, v0x12b7b00_0, C4<0>, C4<0>, C4<0>;
v0x12b77c0_0 .net "clk", 0 0, L_0x12d6ef0;  alias, 1 drivers
v0x12b7910_0 .net "d", 0 0, L_0x12d78e0;  alias, 1 drivers
v0x12b79d0_0 .net "en", 0 0, L_0x7f59d5b50330;  alias, 1 drivers
v0x12b7b00_0 .var "q", 0 0;
v0x12b7ba0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bafbe8;  alias, 8 drivers
S_0x12b7d70 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x12b5330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d86c0 .functor NOT 1, v0x12b81a0_0, C4<0>, C4<0>, C4<0>;
v0x12b7f80_0 .net "clk", 0 0, L_0x12d6ef0;  alias, 1 drivers
v0x12b8040_0 .net "d", 0 0, L_0x12d7630;  alias, 1 drivers
v0x12b8100_0 .net "en", 0 0, L_0x7f59d5b50330;  alias, 1 drivers
v0x12b81a0_0 .var "q", 0 0;
v0x12b8240_0 .net8 "q_bar", 0 0, RS_0x7f59d5bafbe8;  alias, 8 drivers
S_0x12b8380 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x12b5330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d8650 .functor NOT 1, v0x12b8830_0, C4<0>, C4<0>, C4<0>;
v0x12b85e0_0 .net "clk", 0 0, L_0x12d6ef0;  alias, 1 drivers
v0x12b86a0_0 .net "d", 0 0, L_0x12d7340;  alias, 1 drivers
v0x12b8760_0 .net "en", 0 0, L_0x7f59d5b50330;  alias, 1 drivers
v0x12b8830_0 .var "q", 0 0;
v0x12b88d0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bafbe8;  alias, 8 drivers
S_0x12b8a60 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x12b5330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12d85e0 .functor NOT 1, v0x12b8f10_0, C4<0>, C4<0>, C4<0>;
v0x12b8cc0_0 .net "clk", 0 0, L_0x12d6ef0;  alias, 1 drivers
v0x12b8d80_0 .net "d", 0 0, L_0x12d71f0;  alias, 1 drivers
v0x12b8e40_0 .net "en", 0 0, L_0x7f59d5b50330;  alias, 1 drivers
v0x12b8f10_0 .var "q", 0 0;
v0x12b8fb0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bafbe8;  alias, 8 drivers
S_0x12bbe20 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x12b4e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12d6ef0 .functor OR 1, v0x12c9440_0, L_0x12d9a30, C4<0>, C4<0>;
v0x12bc070_0 .net "a", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x12bc130_0 .net "b", 0 0, L_0x12d9a30;  alias, 1 drivers
v0x12bc1f0_0 .net "y", 0 0, L_0x12d6ef0;  alias, 1 drivers
S_0x12bc890 .scope module, "TEMP_REGISTER_B" "register_ab8" 20 66, 33 6 0, S_0x11c7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x12c3d10_0 .net "DATA_IN", 7 0, L_0x12eaac0;  alias, 1 drivers
v0x12c3dd0_0 .net "DATA_OUT", 7 0, L_0x12dc0e0;  alias, 1 drivers
v0x12c3ee0_0 .net "ENABLE_CLK", 0 0, L_0x12dc6e0;  1 drivers
L_0x7f59d5b50378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c3fb0_0 .net "LOW", 0 0, L_0x7f59d5b50378;  1 drivers
v0x12c40a0_0 .net "SYSTEM_CLK", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x12c4190_0 .net "W1", 0 0, L_0x12d9ad0;  1 drivers
S_0x12bcae0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x12bc890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x12d9b40 .functor NOT 1, L_0x7f59d5b50378, C4<0>, C4<0>, C4<0>;
v0x12bcf50_0 .net "CLK", 0 0, L_0x12d9ad0;  alias, 1 drivers
v0x12c34b0_0 .net "D", 7 0, L_0x12eaac0;  alias, 1 drivers
v0x12c3570_0 .net "EN", 0 0, L_0x12d9b40;  1 drivers
v0x12c3640_0 .net "EN_BAR", 0 0, L_0x7f59d5b50378;  alias, 1 drivers
v0x12c3710_0 .net "Q", 7 0, L_0x12dc0e0;  alias, 1 drivers
L_0x12c0c40 .part L_0x12eaac0, 0, 1;
L_0x12d8cb0 .part L_0x12eaac0, 1, 1;
L_0x12dbaf0 .part L_0x12eaac0, 2, 1;
L_0x12dbbe0 .part L_0x12eaac0, 3, 1;
L_0x12dbcd0 .part L_0x12eaac0, 4, 1;
L_0x12dbdc0 .part L_0x12eaac0, 5, 1;
L_0x12dbeb0 .part L_0x12eaac0, 6, 1;
L_0x12dbfa0 .part L_0x12eaac0, 7, 1;
LS_0x12dc0e0_0_0 .concat8 [ 1 1 1 1], v0x12bd750_0, v0x12bdeb0_0, v0x12be600_0, v0x12bed00_0;
LS_0x12dc0e0_0_4 .concat8 [ 1 1 1 1], v0x12bf520_0, v0x12bfbc0_0, v0x12c0250_0, v0x12c0930_0;
L_0x12dc0e0 .concat8 [ 4 4 0 0], LS_0x12dc0e0_0_0, LS_0x12dc0e0_0_4;
S_0x12bcd50 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x12bcae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x12d9c60 .functor NOT 1, L_0x7f59d5b50378, C4<0>, C4<0>, C4<0>;
L_0x12d9cf0 .functor AND 1, L_0x12dbfa0, L_0x12d9c60, C4<1>, C4<1>;
L_0x12d9d80 .functor AND 1, L_0x7f59d5b50378, v0x12c0930_0, C4<1>, C4<1>;
L_0x12d9df0 .functor OR 1, L_0x12d9cf0, L_0x12d9d80, C4<0>, C4<0>;
L_0x12d9e60 .functor AND 1, L_0x12dbeb0, L_0x12d9c60, C4<1>, C4<1>;
L_0x12d9ed0 .functor AND 1, L_0x7f59d5b50378, v0x12c0250_0, C4<1>, C4<1>;
L_0x12d9f40 .functor OR 1, L_0x12d9e60, L_0x12d9ed0, C4<0>, C4<0>;
L_0x12da000 .functor AND 1, L_0x12dbdc0, L_0x12d9c60, C4<1>, C4<1>;
L_0x12da100 .functor AND 1, L_0x7f59d5b50378, v0x12bfbc0_0, C4<1>, C4<1>;
L_0x12da280 .functor OR 1, L_0x12da000, L_0x12da100, C4<0>, C4<0>;
L_0x12da3e0 .functor AND 1, L_0x12dbcd0, L_0x12d9c60, C4<1>, C4<1>;
L_0x12da450 .functor AND 1, L_0x7f59d5b50378, v0x12bf520_0, C4<1>, C4<1>;
L_0x12da530 .functor OR 1, L_0x12da3e0, L_0x12da450, C4<0>, C4<0>;
L_0x12da690 .functor AND 1, L_0x12dbbe0, L_0x12d9c60, C4<1>, C4<1>;
L_0x12da4c0 .functor AND 1, L_0x7f59d5b50378, v0x12bed00_0, C4<1>, C4<1>;
L_0x12da750 .functor OR 1, L_0x12da690, L_0x12da4c0, C4<0>, C4<0>;
L_0x12da940 .functor AND 1, L_0x12dbaf0, L_0x12d9c60, C4<1>, C4<1>;
L_0x12da9b0 .functor AND 1, L_0x7f59d5b50378, v0x12be600_0, C4<1>, C4<1>;
L_0x12da8b0 .functor OR 1, L_0x12da940, L_0x12da9b0, C4<0>, C4<0>;
L_0x12dac00 .functor AND 1, L_0x12d8cb0, L_0x12d9c60, C4<1>, C4<1>;
L_0x12da070 .functor AND 1, L_0x7f59d5b50378, v0x12bdeb0_0, C4<1>, C4<1>;
L_0x12dae30 .functor OR 1, L_0x12dac00, L_0x12da070, C4<0>, C4<0>;
L_0x12dad80 .functor AND 1, L_0x12c0c40, L_0x12d9c60, C4<1>, C4<1>;
L_0x12db000 .functor AND 1, L_0x7f59d5b50378, v0x12bd750_0, C4<1>, C4<1>;
L_0x12daf40 .functor OR 1, L_0x12dad80, L_0x12db000, C4<0>, C4<0>;
RS_0x7f59d5bb11a8 .resolv tri, L_0x12db230, L_0x12db2a0, L_0x12db310, L_0x12db380, L_0x12db430, L_0x12db4e0, L_0x12db590, L_0x12db640;
v0x12c0b60_0 .net8 "NOTHING", 0 0, RS_0x7f59d5bb11a8;  8 drivers
v0x12c0d30_0 .net *"_ivl_10", 0 0, L_0x12d9e60;  1 drivers
v0x12c0dd0_0 .net *"_ivl_12", 0 0, L_0x12d9ed0;  1 drivers
v0x12c0e70_0 .net *"_ivl_16", 0 0, L_0x12da000;  1 drivers
v0x12c0f30_0 .net *"_ivl_18", 0 0, L_0x12da100;  1 drivers
v0x12c1060_0 .net *"_ivl_22", 0 0, L_0x12da3e0;  1 drivers
v0x12c1140_0 .net *"_ivl_24", 0 0, L_0x12da450;  1 drivers
v0x12c1220_0 .net *"_ivl_28", 0 0, L_0x12da690;  1 drivers
v0x12c1300_0 .net *"_ivl_30", 0 0, L_0x12da4c0;  1 drivers
v0x12c1470_0 .net *"_ivl_34", 0 0, L_0x12da940;  1 drivers
v0x12c1550_0 .net *"_ivl_36", 0 0, L_0x12da9b0;  1 drivers
v0x12c1630_0 .net *"_ivl_4", 0 0, L_0x12d9cf0;  1 drivers
v0x12c1710_0 .net *"_ivl_40", 0 0, L_0x12dac00;  1 drivers
v0x12c17f0_0 .net *"_ivl_42", 0 0, L_0x12da070;  1 drivers
v0x12c18d0_0 .net *"_ivl_46", 0 0, L_0x12dad80;  1 drivers
v0x12c19b0_0 .net *"_ivl_48", 0 0, L_0x12db000;  1 drivers
v0x12c1a90_0 .net *"_ivl_6", 0 0, L_0x12d9d80;  1 drivers
v0x12c1c40_0 .net "clk", 0 0, L_0x12d9ad0;  alias, 1 drivers
v0x12c1df0_0 .net "d0", 0 0, L_0x12c0c40;  1 drivers
v0x12c1e90_0 .net "d1", 0 0, L_0x12d8cb0;  1 drivers
v0x12c1f30_0 .net "d2", 0 0, L_0x12dbaf0;  1 drivers
v0x12c1fd0_0 .net "d3", 0 0, L_0x12dbbe0;  1 drivers
v0x12c2070_0 .net "d4", 0 0, L_0x12dbcd0;  1 drivers
v0x12c2110_0 .net "d5", 0 0, L_0x12dbdc0;  1 drivers
v0x12c21b0_0 .net "d6", 0 0, L_0x12dbeb0;  1 drivers
v0x12c2270_0 .net "d7", 0 0, L_0x12dbfa0;  1 drivers
v0x12c2330_0 .net "en", 0 0, L_0x12d9c60;  1 drivers
v0x12c23f0_0 .net "en_bar", 0 0, L_0x7f59d5b50378;  alias, 1 drivers
v0x12c24b0_0 .net "from_d0", 0 0, L_0x12daf40;  1 drivers
v0x12c2550_0 .net "from_d1", 0 0, L_0x12dae30;  1 drivers
v0x12c2620_0 .net "from_d2", 0 0, L_0x12da8b0;  1 drivers
v0x12c26f0_0 .net "from_d3", 0 0, L_0x12da750;  1 drivers
v0x12c27c0_0 .net "from_d4", 0 0, L_0x12da530;  1 drivers
v0x12c1b60_0 .net "from_d5", 0 0, L_0x12da280;  1 drivers
v0x12c2a70_0 .net "from_d6", 0 0, L_0x12d9f40;  1 drivers
v0x12c2b40_0 .net "from_d7", 0 0, L_0x12d9df0;  1 drivers
L_0x7f59d5b503c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12c2c10_0 .net "high", 0 0, L_0x7f59d5b503c0;  1 drivers
v0x12c2dc0_0 .net "q0", 0 0, v0x12bd750_0;  1 drivers
v0x12c2e60_0 .net "q1", 0 0, v0x12bdeb0_0;  1 drivers
v0x12c2f00_0 .net "q2", 0 0, v0x12be600_0;  1 drivers
v0x12c2fa0_0 .net "q3", 0 0, v0x12bed00_0;  1 drivers
v0x12c3070_0 .net "q4", 0 0, v0x12bf520_0;  1 drivers
v0x12c3140_0 .net "q5", 0 0, v0x12bfbc0_0;  1 drivers
v0x12c3210_0 .net "q6", 0 0, v0x12c0250_0;  1 drivers
v0x12c32e0_0 .net "q7", 0 0, v0x12c0930_0;  1 drivers
S_0x12bd1b0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x12bcd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12db640 .functor NOT 1, v0x12bd750_0, C4<0>, C4<0>, C4<0>;
v0x12bd4e0_0 .net "clk", 0 0, L_0x12d9ad0;  alias, 1 drivers
v0x12bd5c0_0 .net "d", 0 0, L_0x12daf40;  alias, 1 drivers
v0x12bd680_0 .net "en", 0 0, L_0x7f59d5b503c0;  alias, 1 drivers
v0x12bd750_0 .var "q", 0 0;
v0x12bd810_0 .net8 "q_bar", 0 0, RS_0x7f59d5bb11a8;  alias, 8 drivers
E_0x12bd460 .event posedge, v0x12bd4e0_0;
S_0x12bd9c0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x12bcd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12db590 .functor NOT 1, v0x12bdeb0_0, C4<0>, C4<0>, C4<0>;
v0x12bdc40_0 .net "clk", 0 0, L_0x12d9ad0;  alias, 1 drivers
v0x12bdd10_0 .net "d", 0 0, L_0x12dae30;  alias, 1 drivers
v0x12bddb0_0 .net "en", 0 0, L_0x7f59d5b503c0;  alias, 1 drivers
v0x12bdeb0_0 .var "q", 0 0;
v0x12bdf50_0 .net8 "q_bar", 0 0, RS_0x7f59d5bb11a8;  alias, 8 drivers
S_0x12be0d0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x12bcd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12db4e0 .functor NOT 1, v0x12be600_0, C4<0>, C4<0>, C4<0>;
v0x12be360_0 .net "clk", 0 0, L_0x12d9ad0;  alias, 1 drivers
v0x12be450_0 .net "d", 0 0, L_0x12da8b0;  alias, 1 drivers
v0x12be510_0 .net "en", 0 0, L_0x7f59d5b503c0;  alias, 1 drivers
v0x12be600_0 .var "q", 0 0;
v0x12be6a0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bb11a8;  alias, 8 drivers
S_0x12be880 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x12bcd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12db430 .functor NOT 1, v0x12bed00_0, C4<0>, C4<0>, C4<0>;
v0x12beae0_0 .net "clk", 0 0, L_0x12d9ad0;  alias, 1 drivers
v0x12beba0_0 .net "d", 0 0, L_0x12da750;  alias, 1 drivers
v0x12bec60_0 .net "en", 0 0, L_0x7f59d5b503c0;  alias, 1 drivers
v0x12bed00_0 .var "q", 0 0;
v0x12beda0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bb11a8;  alias, 8 drivers
S_0x12bef30 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x12bcd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12db380 .functor NOT 1, v0x12bf520_0, C4<0>, C4<0>, C4<0>;
v0x12bf1e0_0 .net "clk", 0 0, L_0x12d9ad0;  alias, 1 drivers
v0x12bf330_0 .net "d", 0 0, L_0x12da530;  alias, 1 drivers
v0x12bf3f0_0 .net "en", 0 0, L_0x7f59d5b503c0;  alias, 1 drivers
v0x12bf520_0 .var "q", 0 0;
v0x12bf5c0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bb11a8;  alias, 8 drivers
S_0x12bf790 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x12bcd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12db310 .functor NOT 1, v0x12bfbc0_0, C4<0>, C4<0>, C4<0>;
v0x12bf9a0_0 .net "clk", 0 0, L_0x12d9ad0;  alias, 1 drivers
v0x12bfa60_0 .net "d", 0 0, L_0x12da280;  alias, 1 drivers
v0x12bfb20_0 .net "en", 0 0, L_0x7f59d5b503c0;  alias, 1 drivers
v0x12bfbc0_0 .var "q", 0 0;
v0x12bfc60_0 .net8 "q_bar", 0 0, RS_0x7f59d5bb11a8;  alias, 8 drivers
S_0x12bfda0 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x12bcd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12db2a0 .functor NOT 1, v0x12c0250_0, C4<0>, C4<0>, C4<0>;
v0x12c0000_0 .net "clk", 0 0, L_0x12d9ad0;  alias, 1 drivers
v0x12c00c0_0 .net "d", 0 0, L_0x12d9f40;  alias, 1 drivers
v0x12c0180_0 .net "en", 0 0, L_0x7f59d5b503c0;  alias, 1 drivers
v0x12c0250_0 .var "q", 0 0;
v0x12c02f0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bb11a8;  alias, 8 drivers
S_0x12c0480 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x12bcd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x12db230 .functor NOT 1, v0x12c0930_0, C4<0>, C4<0>, C4<0>;
v0x12c06e0_0 .net "clk", 0 0, L_0x12d9ad0;  alias, 1 drivers
v0x12c07a0_0 .net "d", 0 0, L_0x12d9df0;  alias, 1 drivers
v0x12c0860_0 .net "en", 0 0, L_0x7f59d5b503c0;  alias, 1 drivers
v0x12c0930_0 .var "q", 0 0;
v0x12c09d0_0 .net8 "q_bar", 0 0, RS_0x7f59d5bb11a8;  alias, 8 drivers
S_0x12c3840 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x12bc890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12d9ad0 .functor OR 1, v0x12c9440_0, L_0x12dc6e0, C4<0>, C4<0>;
v0x12c3a90_0 .net "a", 0 0, v0x12c9440_0;  alias, 1 drivers
v0x12c3b50_0 .net "b", 0 0, L_0x12dc6e0;  alias, 1 drivers
v0x12c3c10_0 .net "y", 0 0, L_0x12d9ad0;  alias, 1 drivers
S_0x12c4270 .scope module, "ZP_BIT1" "zp_bit" 20 112, 38 6 0, S_0x11c7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "F8";
    .port_info 1 /OUTPUT 1 "ZP_BAR";
v0x12c66f0_0 .net "F8", 7 0, L_0x12db8e0;  alias, 1 drivers
v0x12c6820_0 .net "W", 3 0, L_0x12ee000;  1 drivers
v0x12c6900_0 .net "ZP_BAR", 0 0, L_0x12ee3d0;  1 drivers
L_0x12ed590 .part L_0x12db8e0, 0, 1;
L_0x12ed630 .part L_0x12db8e0, 1, 1;
L_0x12ed7b0 .part L_0x12db8e0, 2, 1;
L_0x12ed960 .part L_0x12db8e0, 3, 1;
L_0x12edac0 .part L_0x12db8e0, 4, 1;
L_0x12edbb0 .part L_0x12db8e0, 5, 1;
L_0x12eddd0 .part L_0x12db8e0, 6, 1;
L_0x12edec0 .part L_0x12db8e0, 7, 1;
L_0x12ee000 .concat8 [ 1 1 1 1], L_0x12ed520, L_0x12ed740, L_0x12eda00, L_0x12edd10;
L_0x12ee4e0 .part L_0x12ee000, 0, 1;
L_0x12ee620 .part L_0x12ee000, 1, 1;
L_0x12ee6c0 .part L_0x12ee000, 2, 1;
L_0x12ee8b0 .part L_0x12ee000, 3, 1;
S_0x12c4540 .scope module, "U1" "nor2" 38 14, 39 2 0, S_0x12c4270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12d2380 .functor OR 1, L_0x12ed590, L_0x12ed630, C4<0>, C4<0>;
L_0x12ed520 .functor NOT 1, L_0x12d2380, C4<0>, C4<0>, C4<0>;
v0x12c4760_0 .net *"_ivl_0", 0 0, L_0x12d2380;  1 drivers
v0x12c4860_0 .net "a", 0 0, L_0x12ed590;  1 drivers
v0x12c4920_0 .net "b", 0 0, L_0x12ed630;  1 drivers
v0x12c49c0_0 .net "y", 0 0, L_0x12ed520;  1 drivers
S_0x12c4b00 .scope module, "U2" "nor2" 38 20, 39 2 0, S_0x12c4270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12ed6d0 .functor OR 1, L_0x12ed7b0, L_0x12ed960, C4<0>, C4<0>;
L_0x12ed740 .functor NOT 1, L_0x12ed6d0, C4<0>, C4<0>, C4<0>;
v0x12c4d30_0 .net *"_ivl_0", 0 0, L_0x12ed6d0;  1 drivers
v0x12c4e30_0 .net "a", 0 0, L_0x12ed7b0;  1 drivers
v0x12c4ef0_0 .net "b", 0 0, L_0x12ed960;  1 drivers
v0x12c4f90_0 .net "y", 0 0, L_0x12ed740;  1 drivers
S_0x12c50d0 .scope module, "U3" "nor2" 38 26, 39 2 0, S_0x12c4270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12d1560 .functor OR 1, L_0x12edac0, L_0x12edbb0, C4<0>, C4<0>;
L_0x12eda00 .functor NOT 1, L_0x12d1560, C4<0>, C4<0>, C4<0>;
v0x12c5330_0 .net *"_ivl_0", 0 0, L_0x12d1560;  1 drivers
v0x12c5410_0 .net "a", 0 0, L_0x12edac0;  1 drivers
v0x12c54d0_0 .net "b", 0 0, L_0x12edbb0;  1 drivers
v0x12c55a0_0 .net "y", 0 0, L_0x12eda00;  1 drivers
S_0x12c56e0 .scope module, "U4" "nor2" 38 32, 39 2 0, S_0x12c4270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x12edca0 .functor OR 1, L_0x12eddd0, L_0x12edec0, C4<0>, C4<0>;
L_0x12edd10 .functor NOT 1, L_0x12edca0, C4<0>, C4<0>, C4<0>;
v0x12c5910_0 .net *"_ivl_0", 0 0, L_0x12edca0;  1 drivers
v0x12c5a10_0 .net "a", 0 0, L_0x12eddd0;  1 drivers
v0x12c5ad0_0 .net "b", 0 0, L_0x12edec0;  1 drivers
v0x12c5ba0_0 .net "y", 0 0, L_0x12edd10;  1 drivers
S_0x12c5ce0 .scope module, "U5" "nand4" 38 39, 18 2 0, S_0x12c4270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x12ee1e0 .functor AND 1, L_0x12ee4e0, L_0x12ee620, C4<1>, C4<1>;
L_0x12ee250 .functor AND 1, L_0x12ee1e0, L_0x12ee6c0, C4<1>, C4<1>;
L_0x12ee310 .functor AND 1, L_0x12ee250, L_0x12ee8b0, C4<1>, C4<1>;
L_0x12ee3d0 .functor NOT 1, L_0x12ee310, C4<0>, C4<0>, C4<0>;
v0x12c5f90_0 .net *"_ivl_0", 0 0, L_0x12ee1e0;  1 drivers
v0x12c6070_0 .net *"_ivl_2", 0 0, L_0x12ee250;  1 drivers
v0x12c6150_0 .net *"_ivl_4", 0 0, L_0x12ee310;  1 drivers
v0x12c6240_0 .net "a", 0 0, L_0x12ee4e0;  1 drivers
v0x12c6300_0 .net "b", 0 0, L_0x12ee620;  1 drivers
v0x12c6410_0 .net "c", 0 0, L_0x12ee6c0;  1 drivers
v0x12c64d0_0 .net "d", 0 0, L_0x12ee8b0;  1 drivers
v0x12c6590_0 .net "y", 0 0, L_0x12ee3d0;  alias, 1 drivers
    .scope S_0x1202ab0;
T_0 ;
    %wait E_0x11fb580;
    %load/vec4 v0x119f460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11a1200_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x119f520_0;
    %load/vec4 v0x11a1160_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x11a1200_0;
    %assign/vec4 v0x11a1200_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11a1200_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11a1200_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x11a1200_0;
    %inv;
    %assign/vec4 v0x11a1200_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11fdfb0;
T_1 ;
    %wait E_0x11fb580;
    %load/vec4 v0x11befb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x119c870_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11bec00_0;
    %load/vec4 v0x11beca0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x119c870_0;
    %assign/vec4 v0x119c870_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x119c870_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x119c870_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x119c870_0;
    %inv;
    %assign/vec4 v0x119c870_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1267d90;
T_2 ;
    %wait E_0x11fb580;
    %load/vec4 v0x1265290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125da30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12571b0_0;
    %load/vec4 v0x1257250_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x125da30_0;
    %assign/vec4 v0x125da30_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125da30_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x125da30_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x125da30_0;
    %inv;
    %assign/vec4 v0x125da30_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x126a490;
T_3 ;
    %wait E_0x11fb580;
    %load/vec4 v0x11faec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11dcc20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x11faf80_0;
    %load/vec4 v0x11dcb60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x11dcc20_0;
    %assign/vec4 v0x11dcc20_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11dcc20_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11dcc20_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x11dcc20_0;
    %inv;
    %assign/vec4 v0x11dcc20_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x123c8f0;
T_4 ;
    %wait E_0x11fb580;
    %load/vec4 v0x1241490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fc80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1251e80_0;
    %load/vec4 v0x1233c90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x123fc80_0;
    %assign/vec4 v0x123fc80_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fc80_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123fc80_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x123fc80_0;
    %inv;
    %assign/vec4 v0x123fc80_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x125bc50;
T_5 ;
    %wait E_0x11fb580;
    %load/vec4 v0x125b070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12596d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x125a350_0;
    %load/vec4 v0x125a420_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x12596d0_0;
    %assign/vec4 v0x12596d0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12596d0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12596d0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x12596d0_0;
    %inv;
    %assign/vec4 v0x12596d0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11cb600;
T_6 ;
    %wait E_0x11fb580;
    %load/vec4 v0x11cd550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11d1f90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11d2c10_0;
    %load/vec4 v0x11d2ce0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x11d1f90_0;
    %assign/vec4 v0x11d1f90_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11d1f90_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11d1f90_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x11d1f90_0;
    %inv;
    %assign/vec4 v0x11d1f90_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11eff30;
T_7 ;
    %wait E_0x11fb580;
    %load/vec4 v0x11ef370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ee630_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x11ecd50_0;
    %load/vec4 v0x11ecdf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x11ee630_0;
    %assign/vec4 v0x11ee630_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ee630_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ee630_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x11ee630_0;
    %inv;
    %assign/vec4 v0x11ee630_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11a0440;
T_8 ;
    %wait E_0x11fcdc0;
    %load/vec4 v0x11a3cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11a3490_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x11a33f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x119fcf0_0;
    %assign/vec4 v0x11a3490_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x11a3be0_0;
    %assign/vec4 v0x11a3490_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x11a6f60;
T_9 ;
    %wait E_0x11a67f0;
    %load/vec4 v0x11aa2f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11a9ac0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x11a9a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x11a6830_0;
    %assign/vec4 v0x11a9ac0_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x11aa210_0;
    %assign/vec4 v0x11a9ac0_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12674c0;
T_10 ;
    %wait E_0x126c500;
    %load/vec4 v0x126afb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x126aba0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x126b080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x126c540_0;
    %assign/vec4 v0x126aba0_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x126c600_0;
    %assign/vec4 v0x126aba0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1230570;
T_11 ;
    %wait E_0x11f36f0;
    %load/vec4 v0x11f9e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1268a50_0;
    %load/vec4 v0x120c510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11fcce0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x1269dd0_0;
    %assign/vec4 v0x11d9180_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x126b150_0;
    %assign/vec4 v0x11d9180_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x12676a0_0;
    %assign/vec4 v0x11d9180_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x1266980_0;
    %assign/vec4 v0x11d9180_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x126d300_0;
    %assign/vec4 v0x11d9180_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x11f9a80_0;
    %assign/vec4 v0x11d9180_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x11f96a0_0;
    %assign/vec4 v0x11d9180_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x11f9740_0;
    %assign/vec4 v0x11d9180_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11d9180_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x12a9640;
T_12 ;
    %wait E_0x12a6660;
    %load/vec4 v0x12a9a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12a9960_0;
    %assign/vec4 v0x12a9af0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x12a9af0_0;
    %assign/vec4 v0x12a9af0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12a8f60;
T_13 ;
    %wait E_0x12a6660;
    %load/vec4 v0x12a9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x12a9280_0;
    %assign/vec4 v0x12a9410_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12a9410_0;
    %assign/vec4 v0x12a9410_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12a8920;
T_14 ;
    %wait E_0x12a6660;
    %load/vec4 v0x12a8cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x12a8bf0_0;
    %assign/vec4 v0x12a8d80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x12a8d80_0;
    %assign/vec4 v0x12a8d80_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12a80c0;
T_15 ;
    %wait E_0x12a6660;
    %load/vec4 v0x12a8580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x12a84c0_0;
    %assign/vec4 v0x12a86b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x12a86b0_0;
    %assign/vec4 v0x12a86b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12a7a80;
T_16 ;
    %wait E_0x12a6660;
    %load/vec4 v0x12a7e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x12a7da0_0;
    %assign/vec4 v0x12a7f00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x12a7f00_0;
    %assign/vec4 v0x12a7f00_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12a72d0;
T_17 ;
    %wait E_0x12a6660;
    %load/vec4 v0x12a7710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x12a7650_0;
    %assign/vec4 v0x12a7800_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x12a7800_0;
    %assign/vec4 v0x12a7800_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12a6bc0;
T_18 ;
    %wait E_0x12a6660;
    %load/vec4 v0x12a6fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x12a6f10_0;
    %assign/vec4 v0x12a70b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x12a70b0_0;
    %assign/vec4 v0x12a70b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12a63b0;
T_19 ;
    %wait E_0x12a6660;
    %load/vec4 v0x12a6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x12a67c0_0;
    %assign/vec4 v0x12a6950_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x12a6950_0;
    %assign/vec4 v0x12a6950_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12b1040;
T_20 ;
    %wait E_0x12ae020;
    %load/vec4 v0x12b1420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x12b1360_0;
    %assign/vec4 v0x12b14f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x12b14f0_0;
    %assign/vec4 v0x12b14f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12b0960;
T_21 ;
    %wait E_0x12ae020;
    %load/vec4 v0x12b0d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x12b0c80_0;
    %assign/vec4 v0x12b0e10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x12b0e10_0;
    %assign/vec4 v0x12b0e10_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12b0350;
T_22 ;
    %wait E_0x12ae020;
    %load/vec4 v0x12b06e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x12b0620_0;
    %assign/vec4 v0x12b0780_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x12b0780_0;
    %assign/vec4 v0x12b0780_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12afaf0;
T_23 ;
    %wait E_0x12ae020;
    %load/vec4 v0x12affb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x12afef0_0;
    %assign/vec4 v0x12b00e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x12b00e0_0;
    %assign/vec4 v0x12b00e0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12af440;
T_24 ;
    %wait E_0x12ae020;
    %load/vec4 v0x12af820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x12af760_0;
    %assign/vec4 v0x12af8c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x12af8c0_0;
    %assign/vec4 v0x12af8c0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12aec90;
T_25 ;
    %wait E_0x12ae020;
    %load/vec4 v0x12af0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x12af010_0;
    %assign/vec4 v0x12af1c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x12af1c0_0;
    %assign/vec4 v0x12af1c0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12ae580;
T_26 ;
    %wait E_0x12ae020;
    %load/vec4 v0x12ae970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x12ae8d0_0;
    %assign/vec4 v0x12aea70_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x12aea70_0;
    %assign/vec4 v0x12aea70_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12add70;
T_27 ;
    %wait E_0x12ae020;
    %load/vec4 v0x12ae240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x12ae180_0;
    %assign/vec4 v0x12ae310_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x12ae310_0;
    %assign/vec4 v0x12ae310_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12b8a60;
T_28 ;
    %wait E_0x12b5a40;
    %load/vec4 v0x12b8e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x12b8d80_0;
    %assign/vec4 v0x12b8f10_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x12b8f10_0;
    %assign/vec4 v0x12b8f10_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x12b8380;
T_29 ;
    %wait E_0x12b5a40;
    %load/vec4 v0x12b8760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x12b86a0_0;
    %assign/vec4 v0x12b8830_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x12b8830_0;
    %assign/vec4 v0x12b8830_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x12b7d70;
T_30 ;
    %wait E_0x12b5a40;
    %load/vec4 v0x12b8100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x12b8040_0;
    %assign/vec4 v0x12b81a0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x12b81a0_0;
    %assign/vec4 v0x12b81a0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x12b7510;
T_31 ;
    %wait E_0x12b5a40;
    %load/vec4 v0x12b79d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x12b7910_0;
    %assign/vec4 v0x12b7b00_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x12b7b00_0;
    %assign/vec4 v0x12b7b00_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x12b6e60;
T_32 ;
    %wait E_0x12b5a40;
    %load/vec4 v0x12b7240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x12b7180_0;
    %assign/vec4 v0x12b72e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x12b72e0_0;
    %assign/vec4 v0x12b72e0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x12b66b0;
T_33 ;
    %wait E_0x12b5a40;
    %load/vec4 v0x12b6af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x12b6a30_0;
    %assign/vec4 v0x12b6be0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x12b6be0_0;
    %assign/vec4 v0x12b6be0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12b5fa0;
T_34 ;
    %wait E_0x12b5a40;
    %load/vec4 v0x12b6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x12b62f0_0;
    %assign/vec4 v0x12b6490_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x12b6490_0;
    %assign/vec4 v0x12b6490_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x12b5790;
T_35 ;
    %wait E_0x12b5a40;
    %load/vec4 v0x12b5c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x12b5ba0_0;
    %assign/vec4 v0x12b5d30_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x12b5d30_0;
    %assign/vec4 v0x12b5d30_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x12c0480;
T_36 ;
    %wait E_0x12bd460;
    %load/vec4 v0x12c0860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x12c07a0_0;
    %assign/vec4 v0x12c0930_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x12c0930_0;
    %assign/vec4 v0x12c0930_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x12bfda0;
T_37 ;
    %wait E_0x12bd460;
    %load/vec4 v0x12c0180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x12c00c0_0;
    %assign/vec4 v0x12c0250_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x12c0250_0;
    %assign/vec4 v0x12c0250_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x12bf790;
T_38 ;
    %wait E_0x12bd460;
    %load/vec4 v0x12bfb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x12bfa60_0;
    %assign/vec4 v0x12bfbc0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x12bfbc0_0;
    %assign/vec4 v0x12bfbc0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x12bef30;
T_39 ;
    %wait E_0x12bd460;
    %load/vec4 v0x12bf3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x12bf330_0;
    %assign/vec4 v0x12bf520_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x12bf520_0;
    %assign/vec4 v0x12bf520_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x12be880;
T_40 ;
    %wait E_0x12bd460;
    %load/vec4 v0x12bec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x12beba0_0;
    %assign/vec4 v0x12bed00_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x12bed00_0;
    %assign/vec4 v0x12bed00_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x12be0d0;
T_41 ;
    %wait E_0x12bd460;
    %load/vec4 v0x12be510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x12be450_0;
    %assign/vec4 v0x12be600_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x12be600_0;
    %assign/vec4 v0x12be600_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x12bd9c0;
T_42 ;
    %wait E_0x12bd460;
    %load/vec4 v0x12bddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x12bdd10_0;
    %assign/vec4 v0x12bdeb0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x12bdeb0_0;
    %assign/vec4 v0x12bdeb0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x12bd1b0;
T_43 ;
    %wait E_0x12bd460;
    %load/vec4 v0x12bd680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x12bd5c0_0;
    %assign/vec4 v0x12bd750_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x12bd750_0;
    %assign/vec4 v0x12bd750_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x12a2b70;
T_44 ;
    %wait E_0x12a2e00;
    %load/vec4 v0x12a3070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a3200_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x12a3140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0x12a2e90_0;
    %assign/vec4 v0x12a3200_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x12a2f90_0;
    %assign/vec4 v0x12a3200_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12a33d0;
T_45 ;
    %wait E_0x12a3650;
    %load/vec4 v0x12a38a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a3a70_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x12a39a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0x12a36c0_0;
    %assign/vec4 v0x12a3a70_0, 0;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0x12a37c0_0;
    %assign/vec4 v0x12a3a70_0, 0;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12a4430;
T_46 ;
    %wait E_0x12a46b0;
    %load/vec4 v0x12a4920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a4ab0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x12a49f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0x12a4740_0;
    %assign/vec4 v0x12a4ab0_0, 0;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x12a4840_0;
    %assign/vec4 v0x12a4ab0_0, 0;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12a4c80;
T_47 ;
    %wait E_0x12a4f00;
    %load/vec4 v0x12a5150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a5320_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x12a5250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %jmp T_47.4;
T_47.2 ;
    %load/vec4 v0x12a4f70_0;
    %assign/vec4 v0x12a5320_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %load/vec4 v0x12a5070_0;
    %assign/vec4 v0x12a5320_0, 0;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x129eb20;
T_48 ;
    %wait E_0x12938d0;
    %load/vec4 v0x129ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x129ee40_0;
    %assign/vec4 v0x129efa0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x129efa0_0;
    %assign/vec4 v0x129efa0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x129e470;
T_49 ;
    %wait E_0x12938d0;
    %load/vec4 v0x129e850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x129e790_0;
    %assign/vec4 v0x129e8f0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x129e8f0_0;
    %assign/vec4 v0x129e8f0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x129de60;
T_50 ;
    %wait E_0x12938d0;
    %load/vec4 v0x129e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x129e130_0;
    %assign/vec4 v0x129e290_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x129e290_0;
    %assign/vec4 v0x129e290_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x129d600;
T_51 ;
    %wait E_0x12938d0;
    %load/vec4 v0x129dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x129da00_0;
    %assign/vec4 v0x129dbf0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x129dbf0_0;
    %assign/vec4 v0x129dbf0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x129cf50;
T_52 ;
    %wait E_0x12938d0;
    %load/vec4 v0x129d330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x129d270_0;
    %assign/vec4 v0x129d3d0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x129d3d0_0;
    %assign/vec4 v0x129d3d0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x129c7d0;
T_53 ;
    %wait E_0x12938d0;
    %load/vec4 v0x129cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x129cb20_0;
    %assign/vec4 v0x129ccd0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x129ccd0_0;
    %assign/vec4 v0x129ccd0_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x129c180;
T_54 ;
    %wait E_0x12938d0;
    %load/vec4 v0x129c540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x129c4a0_0;
    %assign/vec4 v0x129c5e0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x129c5e0_0;
    %assign/vec4 v0x129c5e0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x129ba10;
T_55 ;
    %wait E_0x12938d0;
    %load/vec4 v0x129be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x129bdb0_0;
    %assign/vec4 v0x129bf10_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x129bf10_0;
    %assign/vec4 v0x129bf10_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1266230;
T_56 ;
    %wait E_0x11ebc90;
    %load/vec4 v0x12071a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 193, 0, 8;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 194, 0, 8;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 195, 0, 8;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 196, 0, 8;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %dup/vec4;
    %pushi/vec4 197, 0, 8;
    %cmp/u;
    %jmp/1 T_56.15, 6;
    %dup/vec4;
    %pushi/vec4 198, 0, 8;
    %cmp/u;
    %jmp/1 T_56.16, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_56.17, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 8;
    %cmp/u;
    %jmp/1 T_56.18, 6;
    %dup/vec4;
    %pushi/vec4 225, 0, 8;
    %cmp/u;
    %jmp/1 T_56.19, 6;
    %dup/vec4;
    %pushi/vec4 226, 0, 8;
    %cmp/u;
    %jmp/1 T_56.20, 6;
    %dup/vec4;
    %pushi/vec4 227, 0, 8;
    %cmp/u;
    %jmp/1 T_56.21, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 8;
    %cmp/u;
    %jmp/1 T_56.22, 6;
    %dup/vec4;
    %pushi/vec4 229, 0, 8;
    %cmp/u;
    %jmp/1 T_56.23, 6;
    %dup/vec4;
    %pushi/vec4 230, 0, 8;
    %cmp/u;
    %jmp/1 T_56.24, 6;
    %dup/vec4;
    %pushi/vec4 231, 0, 8;
    %cmp/u;
    %jmp/1 T_56.25, 6;
    %dup/vec4;
    %pushi/vec4 232, 0, 8;
    %cmp/u;
    %jmp/1 T_56.26, 6;
    %dup/vec4;
    %pushi/vec4 233, 0, 8;
    %cmp/u;
    %jmp/1 T_56.27, 6;
    %dup/vec4;
    %pushi/vec4 234, 0, 8;
    %cmp/u;
    %jmp/1 T_56.28, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_56.29, 6;
    %dup/vec4;
    %pushi/vec4 236, 0, 8;
    %cmp/u;
    %jmp/1 T_56.30, 6;
    %dup/vec4;
    %pushi/vec4 237, 0, 8;
    %cmp/u;
    %jmp/1 T_56.31, 6;
    %dup/vec4;
    %pushi/vec4 238, 0, 8;
    %cmp/u;
    %jmp/1 T_56.32, 6;
    %dup/vec4;
    %pushi/vec4 239, 0, 8;
    %cmp/u;
    %jmp/1 T_56.33, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 8;
    %cmp/u;
    %jmp/1 T_56.34, 6;
    %dup/vec4;
    %pushi/vec4 241, 0, 8;
    %cmp/u;
    %jmp/1 T_56.35, 6;
    %dup/vec4;
    %pushi/vec4 242, 0, 8;
    %cmp/u;
    %jmp/1 T_56.36, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.1 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.7 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.15 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.18 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.19 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.20 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.22 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.23 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.24 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.25 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.26 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.27 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.28 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.29 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.30 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.31 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.32 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.34 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.35 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.36 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x11f80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f4c50_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x11f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6bd0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x11f6150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f41a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f3610_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x11ec9f0_0, 0;
    %jmp T_56.38;
T_56.38 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x11db940;
T_57 ;
    %vpi_call 3 41 "$dumpfile", "programable-8-bit-microprocessor-tb.vcd" {0 0 0};
    %vpi_call 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11db940 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x11db940;
T_58 ;
    %delay 10, 0;
    %load/vec4 v0x12c9440_0;
    %inv;
    %store/vec4 v0x12c9440_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x11db940;
T_59 ;
    %vpi_call 3 52 "$display", "test start" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c9270_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12c8b70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12c8ce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c8ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c9310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c9000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c9440_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c9310_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c9310_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12c9270_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c8ed0_0, 0, 1;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0x12c8b70_0, 0, 8;
    %pushi/vec4 104, 0, 8;
    %store/vec4 v0x12c8ce0_0, 0, 8;
    %delay 300, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c8ed0_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12c9270_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c8ed0_0, 0, 1;
    %pushi/vec4 104, 0, 8;
    %store/vec4 v0x12c8b70_0, 0, 8;
    %pushi/vec4 104, 0, 8;
    %store/vec4 v0x12c8ce0_0, 0, 8;
    %delay 300, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c8ed0_0, 0, 1;
    %delay 120, 0;
    %vpi_call 3 125 "$display", "test complete" {0 0 0};
    %vpi_call 3 126 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 40;
    "N/A";
    "<interactive>";
    "./../../../basic-code/combinational-logic/not1/not1.v";
    "programable-8-bit-microprocessor-tb.v";
    "./control-store/control-store.v";
    "./programable-8-bit-microprocessor.v";
    "./control/control.v";
    "./core-parts/ta151-bar.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x151/jeff-74x151.v";
    "./core-parts/counter8.v";
    "./core-parts/ta161-bar.v";
    "./../../../sequential-logic/counters/jeff-74x161/jeff-74x161.v";
    "./../../../sequential-logic/counters/jeff-74x161/sections/output-section.v";
    "./../../../basic-code/sequential-logic/jk-flip-flop/jk-flip-flop.v";
    "./core-parts/ta157-8.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x157/jeff-74x157.v";
    "./opcode/opcodedec.v";
    "./core-parts/ta157-4.v";
    "./../../../basic-code/combinational-logic/nand4/nand4.v";
    "./../../../basic-code/combinational-logic/xor2/xor2.v";
    "./processor/processor.v";
    "./alu/alu.v";
    "./../../../basic-code/combinational-logic/and2/and2.v";
    "./core-parts/ta181-bar.v";
    "./../../../combinational-logic/alus/jeff-74x181/jeff-74x181.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/aeqb-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/g-p-carry-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/input-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/invert-m.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f0.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f1.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f2.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f3.v";
    "./core-parts/register-ab8.v";
    "./core-parts/ta377-bar.v";
    "./../../../sequential-logic/registers/jeff-74x377/jeff-74x377.v";
    "./../../../basic-code/sequential-logic/d-flip-flop/d-flip-flop.v";
    "./../../../basic-code/combinational-logic/or2/or2.v";
    "./core-parts/zp-bit.v";
    "./../../../basic-code/combinational-logic/nor2/nor2.v";
