// Seed: 3708831819
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri id_3,
    output wand id_4,
    input tri1 id_5,
    output wire id_6,
    output uwire id_7,
    input uwire id_8,
    input uwire id_9,
    output wire id_10,
    output uwire id_11
);
  assign id_6 = (id_5);
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    output wire id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri id_5,
    input uwire id_6
);
  always id_1 <= id_0 || id_5;
  wire id_8, id_9;
  wire id_10, id_11;
  assign id_9 = id_8;
  genvar id_12;
  module_0(
      id_3, id_2, id_3, id_4, id_4, id_6, id_4, id_2, id_5, id_0, id_2, id_2
  );
endmodule
