{"sha": "878e0c14c4eb4367b849edc896d914b00687aa59", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODc4ZTBjMTRjNGViNDM2N2I4NDllZGM4OTZkOTE0YjAwNjg3YWE1OQ==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1992-04-22T22:48:22Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1992-04-22T22:48:22Z"}, "message": "entered into RCS\n\nFrom-SVN: r818", "tree": {"sha": "e43d3603380f0553d161a38e04c326177473c97b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e43d3603380f0553d161a38e04c326177473c97b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/878e0c14c4eb4367b849edc896d914b00687aa59", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/878e0c14c4eb4367b849edc896d914b00687aa59", "html_url": "https://github.com/Rust-GCC/gccrs/commit/878e0c14c4eb4367b849edc896d914b00687aa59", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/878e0c14c4eb4367b849edc896d914b00687aa59/comments", "author": null, "committer": null, "parents": [{"sha": "2851546aade88a7f30354df9b36498ae6f991c7e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2851546aade88a7f30354df9b36498ae6f991c7e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2851546aade88a7f30354df9b36498ae6f991c7e"}], "stats": {"total": 490, "additions": 245, "deletions": 245}, "files": [{"sha": "8f73f4f95299fe32e77c5223544f68a568442d1b", "filename": "gcc/config/a29k/a29k.c", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/878e0c14c4eb4367b849edc896d914b00687aa59/gcc%2Fconfig%2Fa29k%2Fa29k.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/878e0c14c4eb4367b849edc896d914b00687aa59/gcc%2Fconfig%2Fa29k%2Fa29k.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fa29k%2Fa29k.c?ref=878e0c14c4eb4367b849edc896d914b00687aa59", "patch": "@@ -183,24 +183,24 @@ float_const_operand (op, mode)\n    general-purpose register.  */\n \n int\n-gen_reg_or_float_constant_operand (op, mode)\n+gpc_reg_or_float_constant_operand (op, mode)\n      rtx op;\n      enum machine_mode mode;\n {\n-  return float_const_operand (op, mode) || gen_reg_operand (op, mode);\n+  return float_const_operand (op, mode) || gpc_reg_operand (op, mode);\n }\n \n /* Returns 1 if OP is an integer constant of the proper mode or a\n    general-purpose register.  */\n \n int\n-gen_reg_or_integer_constant_operand (op, mode)\n+gpc_reg_or_integer_constant_operand (op, mode)\n      rtx op;\n      enum machine_mode mode;\n {\n   return ((GET_MODE (op) == VOIDmode\n \t   && (GET_CODE (op) == CONST_INT || GET_CODE (op) == CONST_DOUBLE))\n-\t  || gen_reg_operand (op, mode));\n+\t  || gpc_reg_operand (op, mode));\n }\n \f     \n /* Returns 1 if OP is a special machine register.  */\n@@ -228,7 +228,7 @@ accum_reg_operand (op, mode)\n /* Returns 1 if OP is a normal data register.  */\n \n int\n-gen_reg_operand (op, mode)\n+gpc_reg_operand (op, mode)\n      rtx op;\n      enum machine_mode mode;\n {\n@@ -267,18 +267,18 @@ srcb_operand (op, mode)\n   if (GET_MODE (op) != mode && mode != VOIDmode)\n     return 0;\n \n-  return gen_reg_operand (op, mode);\n+  return gpc_reg_operand (op, mode);\n }\n \n /* Return 1 if OP is either an immediate or a general register.  This is used\n    for the input operand of mtsr/mtrsim.  */\n \n int\n-gen_reg_or_immediate_operand (op, mode)\n+gpc_reg_or_immediate_operand (op, mode)\n      rtx op;\n      enum machine_mode;\n {\n-  return gen_reg_operand (op, mode) || immediate_operand (op, mode);\n+  return gpc_reg_operand (op, mode) || immediate_operand (op, mode);\n }\n \n /* Return 1 if OP can be used as the second operand of and AND insn.  This\n@@ -370,7 +370,7 @@ out_operand (op, mode)\n     op = SUBREG_REG (op);\n \n   if (GET_CODE (op) == REG)\n-    return (mode == SImode || gen_reg_operand (orig_op, mode)\n+    return (mode == SImode || gpc_reg_operand (orig_op, mode)\n \t    || (GET_MODE_CLASS (mode) == MODE_FLOAT\n \t\t&& accum_reg_operand (orig_op, mode)));\n "}, {"sha": "f4694f37c33f585a5ce60b070bc156189bd9c910", "filename": "gcc/config/a29k/a29k.md", "status": "modified", "additions": 236, "deletions": 236, "changes": 472, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/878e0c14c4eb4367b849edc896d914b00687aa59/gcc%2Fconfig%2Fa29k%2Fa29k.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/878e0c14c4eb4367b849edc896d914b00687aa59/gcc%2Fconfig%2Fa29k%2Fa29k.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fa29k%2Fa29k.md?ref=878e0c14c4eb4367b849edc896d914b00687aa59", "patch": "@@ -70,36 +70,36 @@\n \f\n ;; ADD\n (define_insn \"addsi3\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r,r\")\n-\t(plus:SI (match_operand:SI 1 \"gen_reg_operand\" \"%r,r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n+\t(plus:SI (match_operand:SI 1 \"gpc_reg_operand\" \"%r,r\")\n \t\t (match_operand:SI 2 \"add_operand\" \"rI,N\")))]\n   \"\"\n   \"@\n    add %0,%1,%2\n    sub %0,%1,%n2\")\n \n (define_insn \"adddi3\"\n-  [(set (match_operand:DI 0 \"gen_reg_operand\" \"=r\")\n-\t(plus:DI (match_operand:DI 1 \"gen_reg_operand\" \"%r\")\n-\t\t (match_operand:DI 2 \"gen_reg_operand\" \"r\")))]\n+  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r\")\n+\t(plus:DI (match_operand:DI 1 \"gpc_reg_operand\" \"%r\")\n+\t\t (match_operand:DI 2 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"add %L0,%L1,%L2\\;addc %0,%1,%2\"\n   [(set_attr \"type\" \"multi\")])\n \n ;; AND/ANDN\n (define_insn \"andsi3\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r,r\")\n-\t(and:SI (match_operand:SI 1 \"gen_reg_operand\" \"%r,r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n+\t(and:SI (match_operand:SI 1 \"gpc_reg_operand\" \"%r,r\")\n \t\t(match_operand:SI 2 \"and_operand\" \"rI,K\")))]\n   \"\"\n   \"@\n    and %0,%1,%2\n    andn %0,%1,%C2\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(and:SI (not:SI (match_operand:SI 1 \"srcb_operand\" \"rI\"))\n-\t\t(match_operand:SI 2 \"gen_reg_operand\" \"r\")))]\n+\t\t(match_operand:SI 2 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"andn %0,%2,%1\")\n \n@@ -159,7 +159,7 @@\n   [(set_attr \"type\" \"call\")])\n \n (define_expand \"call_value\"\n-  [(parallel [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(parallel [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t\t   (call (match_operand:SI 1 \"\" \"\")\n \t\t\t (match_operand 2 \"\" \"\")))\n \t\t   (clobber (reg:SI 32))])\n@@ -179,7 +179,7 @@\n }\")\n  \n (define_insn \"\"\n-  [(set (match_operand 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand 0 \"gpc_reg_operand\" \"=r\")\n \t(call (match_operand:SI 1 \"memory_operand\" \"m\")\n \t      (match_operand 2 \"\" \"\")))\n    (clobber (reg:SI 32))]\n@@ -198,7 +198,7 @@\n   [(set_attr \"type\" \"call\")])\n \n (define_insn \"\"\n-  [(set (match_operand 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand 0 \"gpc_reg_operand\" \"=r\")\n \t(call (mem:SI (match_operand:SI 1 \"immediate_operand\" \"i\"))\n \t      (match_operand:SI 2 \"general_operand\" \"g\")))\n    (clobber (reg:SI 32))]\n@@ -227,14 +227,14 @@\n ;;\n ;; Many of these are generated from move insns.\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(and:SI (match_operand:SI 1 \"immediate_operand\" \"i\")\n \t\t(const_int 65535)))]\n   \"\"\n   \"const %0,%1\")\n \n (define_insn \"\"\n-  [(set (zero_extract:SI (match_operand:SI 0 \"gen_reg_operand\" \"+r\")\n+  [(set (zero_extract:SI (match_operand:SI 0 \"gpc_reg_operand\" \"+r\")\n \t\t\t (const_int 16)\n \t\t\t (match_operand:SI 1 \"const_0_operand\" \"\"))\n \t(ashiftrt:SI (match_operand:SI 2 \"immediate_operand\" \"i\")\n@@ -243,7 +243,7 @@\n   \"consth %0,%2\")\n \n (define_insn \"\"\n-  [(set (zero_extract:SI (match_operand:SI 0 \"gen_reg_operand\" \"+r\")\n+  [(set (zero_extract:SI (match_operand:SI 0 \"gpc_reg_operand\" \"+r\")\n \t\t\t (const_int 16)\n \t\t\t (match_operand:SI 1 \"const_0_operand\" \"\"))\n \t(match_operand:SI 2 \"cint_16_operand\" \"J\"))]\n@@ -254,16 +254,16 @@\n }\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(ior:SI (and:SI (match_operand:SI 1 \"gen_reg_operand\" \"0\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(ior:SI (and:SI (match_operand:SI 1 \"gpc_reg_operand\" \"0\")\n \t\t\t(const_int 65535))\n \t\t(match_operand:SI 2 \"const_int_operand\" \"n\")))]\n   \"(INTVAL (operands[1]) & 0xffff) == 0\"\n   \"consth %0,%2\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(ior:SI (and:SI (match_operand:SI 1 \"gen_reg_operand\" \"0\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(ior:SI (and:SI (match_operand:SI 1 \"gpc_reg_operand\" \"0\")\n \t\t\t(const_int 65535))\n \t\t(and:SI (match_operand:SI 2 \"immediate_operand\" \"i\")\n \t\t\t(const_int -65536))))]\n@@ -273,25 +273,25 @@\n \f\n ;; CONVERT\n (define_insn \"fix_truncsfsi2\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(fix:SI (match_operand:SF 1 \"register_operand\" \"r\")))]\n   \"\"\n   \"convert %0,%1,0,3,0,1\")\n \n (define_insn \"fix_truncdfsi2\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(fix:SI (match_operand:DF 1 \"register_operand\" \"r\")))]\n   \"\"\n   \"convert %0,%1,0,3,0,2\")\n \n (define_insn \"fixuns_truncsfsi2\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(unsigned_fix:SI (match_operand:SF 1 \"register_operand\" \"r\")))]\n   \"\"\n   \"convert %0,%1,1,3,0,1\")\n \n (define_insn \"fixuns_truncdfsi2\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(unsigned_fix:SI (match_operand:DF 1 \"register_operand\" \"r\")))]\n   \"\"\n   \"convert %0,%1,1,3,0,2\")\n@@ -310,39 +310,39 @@\n \n (define_insn \"floatsisf2\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=r\")\n-\t(float:SF (match_operand:SI 1 \"gen_reg_operand\" \"r\")))]\n+\t(float:SF (match_operand:SI 1 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"convert %0,%1,0,4,1,0\")\n \n (define_insn \"floatsidf2\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=r\")\n-\t(float:DF (match_operand:SI 1 \"gen_reg_operand\" \"r\")))]\n+\t(float:DF (match_operand:SI 1 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"convert %0,%1,0,4,2,0\")\n \n (define_insn \"floatunssisf2\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=r\")\n-\t(unsigned_float:SF (match_operand:SI 1 \"gen_reg_operand\" \"r\")))]\n+\t(unsigned_float:SF (match_operand:SI 1 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"convert %0,%1,1,4,1,0\")\n \n (define_insn \"floatunssidf2\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=r\")\n-\t(unsigned_float:DF (match_operand:SI 1 \"gen_reg_operand\" \"r\")))]\n+\t(unsigned_float:DF (match_operand:SI 1 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"convert %0,%1,1,4,2,0\")\n \f\n ;; CPxxx, DEQ, DGT, DGE, FEQ, FGT, FGE\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(match_operator 3 \"comparison_operator\"\n-\t\t\t[(match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+\t\t\t[(match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t (match_operand:SI 2 \"srcb_operand\" \"rI\")]))]\n   \"\"\n   \"cp%J3 %0,%1,%2\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(match_operator 3 \"fp_comparison_operator\"\n \t\t\t[(match_operand:SF 1 \"register_operand\" \"r\")\n \t\t\t (match_operand:SF 2 \"register_operand\" \"r\")]))]\n@@ -351,7 +351,7 @@\n   [(set_attr \"type\" \"fadd\")])\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(match_operator 3 \"fp_comparison_operator\"\n \t\t\t[(match_operand:DF 1 \"register_operand\" \"r\")\n \t\t\t (match_operand:DF 2 \"register_operand\" \"r\")]))]\n@@ -403,12 +403,12 @@\n ;; 0 and remainder to operand 3.\n (define_expand \"divmodsi4\"\n   [(set (match_dup 4)\n-\t(ashiftrt:SI (match_operand:SI 1 \"gen_reg_operand\" \"\")\n+\t(ashiftrt:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n \t\t     (const_int 31)))\n-   (parallel [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+   (parallel [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t\t   (div:SI (match_dup 1)\n-\t\t\t   (match_operand:SI 2 \"gen_reg_operand\" \"\")))\n-\t      (set (match_operand:SI 3 \"gen_reg_operand\" \"\")\n+\t\t\t   (match_operand:SI 2 \"gpc_reg_operand\" \"\")))\n+\t      (set (match_operand:SI 3 \"gpc_reg_operand\" \"\")\n \t\t   (mod:SI (match_dup 1)\n \t\t\t   (match_dup 2)))\n \t      (use (match_dup 4))])]\n@@ -419,9 +419,9 @@\n }\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(div:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n-\t\t(match_operand:SI 2 \"gen_reg_operand\" \"r\")))\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(div:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n+\t\t(match_operand:SI 2 \"gpc_reg_operand\" \"r\")))\n    (set (match_operand:SI 3 \"register_operand\" \"=q\")\n \t(mod:SI (match_dup 1)\n \t\t(match_dup 2)))\n@@ -433,20 +433,20 @@\n ;;\n ;; Similar to DIVIDE.\n (define_expand \"udivmodsi4\"\n-  [(parallel [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n-\t\t   (udiv:SI (match_operand:SI 1 \"gen_reg_operand\" \"\")\n-\t\t\t    (match_operand:SI 2 \"gen_reg_operand\" \"\")))\n-\t      (set (match_operand:SI 3 \"gen_reg_operand\" \"\")\n+  [(parallel [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n+\t\t   (udiv:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n+\t\t\t    (match_operand:SI 2 \"gpc_reg_operand\" \"\")))\n+\t      (set (match_operand:SI 3 \"gpc_reg_operand\" \"\")\n \t\t   (umod:SI (match_dup 1)\n \t\t\t    (match_dup 2)))\n \t      (use (const_int 0))])]\n   \"\"\n   \"\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(udiv:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n-\t\t (match_operand:SI 2 \"gen_reg_operand\" \"r\")))\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(udiv:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n+\t\t (match_operand:SI 2 \"gpc_reg_operand\" \"r\")))\n    (set (match_operand:SI 3 \"register_operand\" \"=q\")\n \t(umod:SI (match_dup 1)\n \t\t (match_dup 2)))\n@@ -583,39 +583,39 @@\n \f\n ;; EXBYTE\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(ior:SI (and:SI (match_operand:SI 1 \"srcb_operand\" \"rI\")\n \t\t\t(const_int -256))\n-\t\t(zero_extract:SI (match_operand:SI 2 \"gen_reg_operand\" \"r\")\n+\t\t(zero_extract:SI (match_operand:SI 2 \"gpc_reg_operand\" \"r\")\n \t\t\t\t (const_int 8)\n \t\t\t\t (ashift:SI (match_operand:SI 3 \"register_operand\" \"b\")\n \t\t\t\t\t    (const_int 3)))))]\n   \"\"\n   \"exbyte %0,%2,%1\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(zero_extract:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(zero_extract:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t (const_int 8)\n \t\t\t (ashift:SI (match_operand:SI 2 \"register_operand\" \"b\")\n \t\t\t\t    (const_int 3))))]\n   \"\"\n   \"exbyte %0,%1,0\")\n \n (define_insn \"\"\n-  [(set (zero_extract:SI (match_operand:SI 0 \"gen_reg_operand\" \"+r\")\n+  [(set (zero_extract:SI (match_operand:SI 0 \"gpc_reg_operand\" \"+r\")\n \t\t\t (const_int 8)\n \t\t\t (match_operand:SI 1 \"const_24_operand\" \"\"))\n-\t(zero_extract:SI (match_operand:SI 2 \"gen_reg_operand\" \"r\")\n+\t(zero_extract:SI (match_operand:SI 2 \"gpc_reg_operand\" \"r\")\n \t\t\t (const_int 8)\n \t\t\t (ashift:SI (match_operand:SI 3 \"register_operand\" \"b\")\n \t\t\t\t    (const_int 3))))]\n   \"\"\n   \"exbyte %0,%2,%0\")\n \n (define_expand \"extzv\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n-\t(zero_extract:SI (match_operand:SI 1 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n+\t(zero_extract:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n \t\t\t (match_operand:SI 2 \"general_operand\" \"\")\n \t\t\t (match_operand:SI 3 \"general_operand\" \"\")))]\n   \"\"\n@@ -639,8 +639,8 @@\n }\")\n \n (define_expand \"extv\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n-\t(zero_extract:SI (match_operand:SI 1 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n+\t(zero_extract:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n \t\t\t (match_operand:SI 2 \"general_operand\" \"\")\n \t\t\t (match_operand:SI 3 \"general_operand\" \"\")))]\n   \"\"\n@@ -664,30 +664,30 @@\n \n ;; EXHW\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(ior:SI (and:SI (match_operand:SI 1 \"srcb_operand\" \"rI\")\n \t\t(const_int -65536))\n-\t\t(zero_extract:SI (match_operand:SI 2 \"gen_reg_operand\" \"r\")\n+\t\t(zero_extract:SI (match_operand:SI 2 \"gpc_reg_operand\" \"r\")\n \t\t\t\t (const_int 16)\n \t\t\t\t (ashift:SI (match_operand:SI 3 \"register_operand\" \"b\")\n \t\t\t\t\t    (const_int 3)))))]\n   \"\"\n   \"exhw %0,%2,%1\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(zero_extract:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(zero_extract:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t (const_int 16)\n \t\t\t (ashift:SI (match_operand:SI 2 \"register_operand\" \"b\")\n \t\t\t\t    (const_int 3))))]\n   \"\"\n   \"exhw %0,%1,0\")\n \n (define_insn \"\"\n-  [(set (zero_extract:SI (match_operand:SI 0 \"gen_reg_operand\" \"+r\")\n+  [(set (zero_extract:SI (match_operand:SI 0 \"gpc_reg_operand\" \"+r\")\n \t\t\t (const_int 16)\n \t\t\t (match_operand:SI 1 \"const_16_operand\" \"\"))\n-\t(zero_extract:SI (match_operand:SI 2 \"gen_reg_operand\" \"r\")\n+\t(zero_extract:SI (match_operand:SI 2 \"gpc_reg_operand\" \"r\")\n \t\t\t (const_int 16)\n \t\t\t (ashift:SI (match_operand:SI 3 \"register_operand\" \"b\")\n \t\t\t\t    (const_int 3))))]\n@@ -696,8 +696,8 @@\n \n ;; EXHWS\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(sign_extract:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(sign_extract:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t (const_int 16)\n \t\t\t (ashift:SI (match_operand:SI 2 \"register_operand\" \"b\")\n \t\t\t\t    (const_int 3))))]\n@@ -706,17 +706,17 @@\n \f\n ;; EXTRACT\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(rotate:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(rotate:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t   (reg:QI 178)))]\n   \"\"\n   \"extract %0,%1,%1\")\n \n (define_expand \"rotlsi3\"\n   [(set (reg:QI 178)\n-\t(match_operand: SI 2 \"gen_reg_or_immediate_operand\" \"\"))\n-   (set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n-\t(rotate:SI (match_operand:SI 1 \"gen_reg_operand\" \"\")\n+\t(match_operand: SI 2 \"gpc_reg_or_immediate_operand\" \"\"))\n+   (set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n+\t(rotate:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n \t\t   (reg:QI 178)))]\n   \"\"\n   \"\n@@ -893,7 +893,7 @@\n \f\n ;; INBYTE\n (define_insn \"\"\n-  [(set (zero_extract:SI (match_operand:SI 0 \"gen_reg_operand\" \"+r\")\n+  [(set (zero_extract:SI (match_operand:SI 0 \"gpc_reg_operand\" \"+r\")\n \t\t\t (const_int 8)\n \t\t\t (ashift:SI (match_operand:SI 2 \"register_operand\" \"b\")\n \t\t\t\t    (const_int 3)))\n@@ -902,31 +902,31 @@\n   \"inbyte %0,%0,%1\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(ior:SI (and:SI (not:SI (ashift:SI (const_int 255)\n \t\t\t\t\t   (ashift:SI (match_operand:SI 3 \"register_operand\" \"b\")\n \t\t\t\t\t\t      (const_int 3))))\n-\t\t\t(match_operand:SI 1 \"gen_reg_operand\" \"r\"))\n+\t\t\t(match_operand:SI 1 \"gpc_reg_operand\" \"r\"))\n \t\t(ashift:SI (and:SI (match_operand:SI 2 \"srcb_operand\" \"rI\")\n \t\t\t\t   (const_int 255))\n \t\t\t   (match_operand:SI 4 \"const_24_operand\" \"\"))))]\n   \"\"\n   \"inbyte %0,%1,%2\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(ior:SI (and:SI (not:SI (ashift:SI (const_int 255)\n \t\t\t\t\t   (ashift:SI (match_operand:SI 3 \"register_operand\" \"b\")\n \t\t\t\t\t\t      (const_int 3))))\n-\t\t\t(match_operand:SI 1 \"gen_reg_operand\" \"r\"))\n+\t\t\t(match_operand:SI 1 \"gpc_reg_operand\" \"r\"))\n \t\t(ashift:SI (match_operand:SI 2 \"srcb_operand\" \"rI\")\n \t\t\t   (match_operand:SI 4 \"const_24_operand\" \"\"))))]\n   \"\"\n   \"inbyte %0,%1,%2\")\n \n ;; INHW\n (define_insn \"\"\n-  [(set (zero_extract:SI (match_operand:SI 0 \"gen_reg_operand\" \"+r\")\n+  [(set (zero_extract:SI (match_operand:SI 0 \"gpc_reg_operand\" \"+r\")\n \t\t\t (const_int 16)\n \t\t\t (ashift:SI (match_operand:SI 2 \"register_operand\" \"b\")\n \t\t\t\t    (const_int 3)))\n@@ -935,30 +935,30 @@\n   \"inhw %0,%0,%1\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(ior:SI (and:SI (not:SI (ashift:SI (const_int 65535)\n \t\t\t\t\t   (ashift:SI (match_operand:SI 3 \"register_operand\" \"b\")\n \t\t\t\t\t\t      (const_int 3))))\n-\t\t\t(match_operand:SI 1 \"gen_reg_operand\" \"r\"))\n+\t\t\t(match_operand:SI 1 \"gpc_reg_operand\" \"r\"))\n \t\t(ashift:SI (and:SI (match_operand:SI 2 \"srcb_operand\" \"rI\")\n \t\t\t\t   (const_int 65535))\n \t\t\t   (match_operand:SI 4 \"const_24_operand\" \"\"))))]\n   \"\"\n   \"inhw %0,%1,%2\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(ior:SI (and:SI (not:SI (ashift:SI (const_int 65535)\n \t\t\t\t\t   (ashift:SI (match_operand:SI 3 \"register_operand\" \"b\")\n \t\t\t\t\t\t      (const_int 3))))\n-\t\t\t(match_operand:SI 1 \"gen_reg_operand\" \"r\"))\n+\t\t\t(match_operand:SI 1 \"gpc_reg_operand\" \"r\"))\n \t\t(ashift:SI (match_operand:SI 2 \"srcb_operand\" \"rI\")\n \t\t\t   (match_operand:SI 4 \"const_24_operand\" \"\"))))]\n   \"\"\n   \"inhw %0,%1,%2\")\n \n (define_expand \"insv\"\n-  [(set (zero_extract:SI (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (zero_extract:SI (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t\t\t (match_operand:SI 1 \"general_operand\" \"\")\n \t\t\t (match_operand:SI 2 \"general_operand\" \"\"))\n \t(match_operand:SI 3 \"srcb_operand\" \"\"))]\n@@ -984,8 +984,8 @@\n \f\n ;; LOAD (also used by move insn).\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(mem:SI (and:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(mem:SI (and:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t(const_int -4))))\n    (set (reg:SI 177)\n \t(and:SI (match_dup 1)\n@@ -995,8 +995,8 @@\n   [(set_attr \"type\" \"load\")])\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(mem:SI (and:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(mem:SI (and:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t(const_int -4))))\n    (set (reg:SI 177)\n \t(and:SI (match_dup 1)\n@@ -1006,7 +1006,7 @@\n   [(set_attr \"type\" \"load\")])\n \n (define_insn \"\"\n-  [(set (match_operand 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand 0 \"gpc_reg_operand\" \"=r\")\n \t(match_operator 2 \"extend_operator\"\n \t\t\t[(match_operand 1 \"memory_operand\" \"m\")]))]\n   \"TARGET_DW_ENABLE && GET_MODE (operands[0]) == GET_MODE (operands[2])\"\n@@ -1059,7 +1059,7 @@\n \n ;; Indicate that CR is used and is then clobbered.\n (define_insn \"\"\n-  [(set (match_operand 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand 0 \"gpc_reg_operand\" \"=r\")\n \t(match_operand 1 \"memory_operand\" \"m\"))\n    (use (reg:SI 179))\n    (clobber (reg:SI 179))]\n@@ -1070,7 +1070,7 @@\n   [(set_attr \"type\" \"load\")])\n \n (define_insn \"\"\n-  [(set (match_operand 0 \"gen_reg_operand\" \"=&r\")\n+  [(set (match_operand 0 \"gpc_reg_operand\" \"=&r\")\n \t(match_operand 1 \"memory_operand\" \"m\"))\n    (use (reg:SI 179))\n    (clobber (reg:SI 179))]\n@@ -1082,7 +1082,7 @@\n \n (define_insn \"\"\n   [(match_parallel 0 \"load_multiple_operation\"\n-\t\t   [(set (match_operand:SI 1 \"gen_reg_operand\" \"=r\")\n+\t\t   [(set (match_operand:SI 1 \"gpc_reg_operand\" \"=r\")\n \t\t\t (match_operand:SI 2 \"memory_operand\" \"m\"))\n \t\t    (use (reg:SI 179))\n \t\t    (clobber (reg:SI 179))])]\n@@ -1092,7 +1092,7 @@\n \n (define_insn \"\"\n   [(match_parallel 0 \"load_multiple_operation\"\n-\t\t   [(set (match_operand:SI 1 \"gen_reg_operand\" \"=&r\")\n+\t\t   [(set (match_operand:SI 1 \"gpc_reg_operand\" \"=&r\")\n \t\t\t (match_operand:SI 2 \"memory_operand\" \"m\"))\n \t\t    (use (reg:SI 179))\n \t\t    (clobber (reg:SI 179))])]\n@@ -1103,7 +1103,7 @@\n ;; MTSR (used also by move insn)\n (define_insn \"\"\n   [(set (match_operand:SI 0 \"spec_reg_operand\" \"=*h,*h\")\n-\t(and:SI (match_operand:SI 1 \"gen_reg_or_immediate_operand\" \"r,i\")\n+\t(and:SI (match_operand:SI 1 \"gpc_reg_or_immediate_operand\" \"r,i\")\n \t\t(match_operand:SI 2 \"const_int_operand\" \"n,n\")))]\n   \"masks_bits_for_special (operands[0], operands[2])\"\n   \"@\n@@ -1112,42 +1112,42 @@\n \f\n ;; MULTIPLY, MULTM, MULTMU\n (define_insn \"mulsi3\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(mult:SI (match_operand:SI 1 \"gen_reg_operand\" \"%r\")\n-\t\t (match_operand:SI 2 \"gen_reg_operand\" \"r\")))]\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(mult:SI (match_operand:SI 1 \"gpc_reg_operand\" \"%r\")\n+\t\t (match_operand:SI 2 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"multiply %0,%1,%2\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(subreg:SI\n \t (mult:DI\n-\t  (sign_extend:DI (match_operand:SI 1 \"gen_reg_operand\" \"%r\"))\n-\t  (sign_extend:DI (match_operand:SI 2 \"gen_reg_operand\" \"r\"))) 0))]\n+\t  (sign_extend:DI (match_operand:SI 1 \"gpc_reg_operand\" \"%r\"))\n+\t  (sign_extend:DI (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))) 0))]\n   \"\"\n   \"multm %0,%1,%2\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(subreg:SI\n \t (mult:DI\n-\t  (zero_extend:DI (match_operand:SI 1 \"gen_reg_operand\" \"%r\"))\n-\t  (zero_extend:DI (match_operand:SI 2 \"gen_reg_operand\" \"r\"))) 0))]\n+\t  (zero_extend:DI (match_operand:SI 1 \"gpc_reg_operand\" \"%r\"))\n+\t  (zero_extend:DI (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))) 0))]\n   \"\"\n   \"multmu %0,%1,%2\")\n \n (define_insn \"mulsidi3\"\n-  [(set (match_operand:DI 0 \"gen_reg_operand\" \"=r\")\n-\t(mult:DI (sign_extend:DI (match_operand:SI 1 \"gen_reg_operand\" \"r\"))\n-\t\t (sign_extend:DI (match_operand:SI 2 \"gen_reg_operand\" \"r\"))))]\n+  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r\")\n+\t(mult:DI (sign_extend:DI (match_operand:SI 1 \"gpc_reg_operand\" \"r\"))\n+\t\t (sign_extend:DI (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))))]\n   \"\"\n   \"multiply %L0,%1,%2\\;multm %0,%1,%2\"\n   [(set_attr \"type\" \"multi\")])\n \n (define_split\n-  [(set (match_operand:DI 0 \"gen_reg_operand\" \"\")\n-\t(mult:DI (sign_extend:DI (match_operand:SI 1 \"gen_reg_operand\" \"\"))\n-\t\t (sign_extend:DI (match_operand:SI 2 \"gen_reg_operand\" \"\"))))]\n+  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"\")\n+\t(mult:DI (sign_extend:DI (match_operand:SI 1 \"gpc_reg_operand\" \"\"))\n+\t\t (sign_extend:DI (match_operand:SI 2 \"gpc_reg_operand\" \"\"))))]\n   \"reload_completed\"\n   [(set (match_dup 3)\n \t(mult:SI (match_dup 1) (match_dup 2)))\n@@ -1160,17 +1160,17 @@\n   operands[4] = operand_subword (operands[1], 0, 1, DImode); } \")\n \t\t\t    \n (define_insn \"umulsidi3\"\n-  [(set (match_operand:DI 0 \"gen_reg_operand\" \"=r\")\n-\t(mult:DI (zero_extend:DI (match_operand:SI 1 \"gen_reg_operand\" \"r\"))\n-\t\t (zero_extend:DI (match_operand:SI 2 \"gen_reg_operand\" \"r\"))))]\n+  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r\")\n+\t(mult:DI (zero_extend:DI (match_operand:SI 1 \"gpc_reg_operand\" \"r\"))\n+\t\t (zero_extend:DI (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))))]\n   \"\"\n   \"multiplu %L0,%1,%2\\;multmu %0,%1,%2\"\n   [(set_attr \"type\" \"multi\")])\n \n (define_split\n-  [(set (match_operand:DI 0 \"gen_reg_operand\" \"\")\n-\t(mult:DI (zero_extend:DI (match_operand:SI 1 \"gen_reg_operand\" \"\"))\n-\t\t (zero_extend:DI (match_operand:SI 2 \"gen_reg_operand\" \"\"))))]\n+  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"\")\n+\t(mult:DI (zero_extend:DI (match_operand:SI 1 \"gpc_reg_operand\" \"\"))\n+\t\t (zero_extend:DI (match_operand:SI 2 \"gpc_reg_operand\" \"\"))))]\n   \"reload_completed\"\n   [(set (match_dup 3)\n \t(mult:SI (match_dup 1) (match_dup 2)))\n@@ -1183,58 +1183,58 @@\n \t\t\t    \n ;; NAND\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(ior:SI (not:SI (match_operand:SI 1 \"gen_reg_operand\" \"%r\"))\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(ior:SI (not:SI (match_operand:SI 1 \"gpc_reg_operand\" \"%r\"))\n \t\t(not:SI (match_operand:SI 2 \"srcb_operand\" \"rI\"))))]\n   \"\"\n   \"nand %0,%1,%2\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(ior:SI (not:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\"))\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(ior:SI (not:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\"))\n \t\t(match_operand:SI 2 \"const_int_operand\" \"K\")))]\n   \"((unsigned) ~ INTVAL (operands[2])) < 256\"\n   \"nand %0,%1,%C2\")\n \n ;; NOR\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(and:SI (not:SI (match_operand:SI 1 \"gen_reg_operand\" \"%r\"))\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(and:SI (not:SI (match_operand:SI 1 \"gpc_reg_operand\" \"%r\"))\n \t\t(not:SI (match_operand:SI 2 \"srcb_operand\" \"rI\"))))]\n   \"\"\n   \"nor %0,%1,%2\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(and:SI (not:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\"))\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(and:SI (not:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\"))\n \t\t(match_operand:SI 2 \"const_int_operand\" \"K\")))]\n   \"((unsigned) ~ INTVAL (operands[2])) < 256\"\n   \"nor %0,%1,%C2\")\n \n (define_insn \"one_cmplsi2\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(not:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")))]\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(not:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"nor %0,%1,0\")\n \f\n ;; OR/ORN\n (define_expand \"iorsi3\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n-\t(ior:SI (match_operand:SI 1 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n+\t(ior:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n \t\t(match_operand:SI 2 \"srcb_operand\" \"\")))]\n   \"\"\n   \"\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(ior:SI (match_operand:SI 1 \"gen_reg_operand\" \"%r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(ior:SI (match_operand:SI 1 \"gpc_reg_operand\" \"%r\")\n \t\t(match_operand:SI 2 \"srcb_operand\" \"rI\")))]\n   \"! TARGET_29050\"\n   \"or %0,%1,%2\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r,r\")\n-\t(ior:SI (match_operand:SI 1 \"gen_reg_operand\" \"%r,r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n+\t(ior:SI (match_operand:SI 1 \"gpc_reg_operand\" \"%r,r\")\n \t\t(match_operand:SI 2 \"srcb_operand\" \"rI,K\")))]\n   \"TARGET_29050\"\n   \"@\n@@ -1249,24 +1249,24 @@\n   \"aseq 0x40,gr1,gr1\")\n \n (define_insn \"ashlsi3\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(ashift:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(ashift:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t   (match_operand:QI 2 \"srcb_operand\" \"rn\")))]\n   \"\"\n   \"sll %0,%1,%Q2\")\n \n ;; SRA\n (define_insn \"ashrsi3\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(ashiftrt:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(ashiftrt:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t     (match_operand:QI 2 \"srcb_operand\" \"rn\")))]\n   \"\"\n   \"sra %0,%1,%Q2\")\n \n ;; SRL\n (define_insn \"lshrsi3\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(lshiftrt:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(lshiftrt:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t     (match_operand:QI 2 \"srcb_operand\" \"rn\")))]\n   \"\"\n   \"srl %0,%1,%Q2\")\n@@ -1276,17 +1276,17 @@\n ;; These somewhat bogus patterns exist to set OPT = 001/010 for partial-word\n ;; stores on systems with DW not set.\n (define_insn \"\"\n-  [(set (mem:SI (and:SI (match_operand:SI 0 \"gen_reg_operand\" \"r\")\n+  [(set (mem:SI (and:SI (match_operand:SI 0 \"gpc_reg_operand\" \"r\")\n \t\t\t(const_int -4)))\n-\t(match_operand:SI 1 \"gen_reg_operand\" \"r\"))]\n+\t(match_operand:SI 1 \"gpc_reg_operand\" \"r\"))]\n   \"! TARGET_DW_ENABLE\"\n   \"store 0,1,%1,%0\"\n   [(set_attr \"type\" \"store\")])\n \n (define_insn \"\"\n-  [(set (mem:SI (and:SI (match_operand:SI 0 \"gen_reg_operand\" \"r\")\n+  [(set (mem:SI (and:SI (match_operand:SI 0 \"gpc_reg_operand\" \"r\")\n \t\t\t(const_int -3)))\n-\t(match_operand:SI 1 \"gen_reg_operand\" \"r\"))]\n+\t(match_operand:SI 1 \"gpc_reg_operand\" \"r\"))]\n   \"! TARGET_DW_ENABLE\"\n   \"store 0,2,%1,%0\"\n   [(set_attr \"type\" \"store\")])\n@@ -1396,7 +1396,7 @@\n \n (define_insn \"\"\n   [(set (match_operand 0 \"memory_operand\" \"=m\")\n-\t(match_operand 1 \"gen_reg_operand\" \"r\"))\n+\t(match_operand 1 \"gpc_reg_operand\" \"r\"))\n    (clobber (reg:SI 179))]\n   \"!TARGET_NO_STOREM_BUG\n    && GET_MODE (operands[0]) == GET_MODE (operands[1])\n@@ -1407,15 +1407,15 @@\n (define_insn \"\"\n   [(match_parallel 0 \"store_multiple_operation\"\n \t\t   [(set (match_operand:SI 1 \"memory_operand\" \"=m\")\n-\t\t\t (match_operand:SI 2 \"gen_reg_operand\" \"r\"))\n+\t\t\t (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))\n \t\t    (clobber (reg:SI 179))])]\n   \"!TARGET_NO_STOREM_BUG\"\n   \"mtsrim cr,%V0\\;storem 0,0,%2,%1\"\n   [(set_attr \"type\" \"multi\")])\n \n (define_insn \"\"\n   [(set (match_operand 0 \"memory_operand\" \"=m\")\n-\t(match_operand 1 \"gen_reg_operand\" \"r\"))\n+\t(match_operand 1 \"gpc_reg_operand\" \"r\"))\n    (use (reg:SI 179))\n    (clobber (reg:SI 179))]\n   \"TARGET_NO_STOREM_BUG\n@@ -1427,7 +1427,7 @@\n (define_insn \"\"\n   [(match_parallel 0 \"store_multiple_operation\"\n \t\t   [(set (match_operand:SI 1 \"memory_operand\" \"=m\")\n-\t\t\t (match_operand:SI 2 \"gen_reg_operand\" \"r\"))\n+\t\t\t (match_operand:SI 2 \"gpc_reg_operand\" \"r\"))\n \t\t    (use (reg:SI 179))\n \t\t    (clobber (reg:SI 179))])]\n   \"TARGET_NO_STOREM_BUG\"\n@@ -1439,7 +1439,7 @@\n ;; Either operand can be a register or an 8-bit constant, but both cannot be\n ;; constants (can't usually occur anyway).\n (define_expand \"subsi3\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(minus:SI (match_operand:SI 1 \"srcb_operand\" \"\")\n \t\t  (match_operand:SI 2 \"srcb_operand\" \"\")))]\n   \"\"\n@@ -1451,7 +1451,7 @@\n }\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r,r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n \t(minus:SI (match_operand:SI 1 \"srcb_operand\" \"r,I\")\n \t\t  (match_operand:SI 2 \"srcb_operand\" \"rI,r\")))]\n   \"register_operand (operands[1], SImode)\n@@ -1461,39 +1461,39 @@\n    subr %0,%2,%1\")\n \n (define_insn \"subdi3\"\n-  [(set (match_operand:DI 0 \"gen_reg_operand\" \"=r\")\n-\t(minus:DI (match_operand:DI 1 \"gen_reg_operand\" \"r\")\n-\t\t  (match_operand:DI 2 \"gen_reg_operand\" \"r\")))]\n+  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r\")\n+\t(minus:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r\")\n+\t\t  (match_operand:DI 2 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"sub %L0,%L1,%L2\\;subc %0,%1,%2\"\n   [(set_attr \"type\" \"multi\")])\n \n ;; SUBR (also used above in SUB)\n (define_insn \"negdi2\"\n-  [(set (match_operand:DI 0 \"gen_reg_operand\" \"=r\")\n-\t(neg:DI (match_operand:DI 1 \"gen_reg_operand\" \"r\")))]\n+  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r\")\n+\t(neg:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"subr %L0,%L1,0\\;subrc %0,%1,0\"\n   [(set_attr \"type\" \"multi\")])\n \n (define_insn \"negsi2\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(neg:SI (match_operand:SI 1 \"gen_reg_operand\" \"r\")))]\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(neg:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"subr %0,%1,0\")\n \f\n ;; XNOR\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(not:SI (xor:SI (match_operand:SI 1 \"gen_reg_operand\" \"%r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(not:SI (xor:SI (match_operand:SI 1 \"gpc_reg_operand\" \"%r\")\n \t\t\t(match_operand:SI 2 \"srcb_operand\" \"rI\"))))]\n   \"\"\n   \"xnor %0,%1,%2\")\n \n ;; XOR\n (define_insn \"xorsi3\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(xor:SI (match_operand:SI 1 \"gen_reg_operand\" \"%r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(xor:SI (match_operand:SI 1 \"gpc_reg_operand\" \"%r\")\n \t\t(match_operand:SI 2 \"srcb_operand\" \"rI\")))]\n   \"\"\n   \"xor %0,%1,%2\")\n@@ -1567,28 +1567,28 @@\n \f\n ;; Sign extend and truncation operations.\n (define_insn \"zero_extendqihi2\"\n-  [(set (match_operand:HI 0 \"gen_reg_operand\" \"=r\")\n-\t(zero_extend:HI (match_operand:QI 1 \"gen_reg_operand\" \"r\")))]\n+  [(set (match_operand:HI 0 \"gpc_reg_operand\" \"=r\")\n+\t(zero_extend:HI (match_operand:QI 1 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"and %0,%1,255\")\n \n (define_insn \"zero_extendqisi2\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(zero_extend:SI (match_operand:QI 1 \"gen_reg_operand\" \"r\")))]\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(zero_extend:SI (match_operand:QI 1 \"gpc_reg_operand\" \"r\")))]\n   \"\"\n   \"and %0,%1,255\")\n \n (define_insn \"zero_extendhisi2\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"=r\")\n-\t(zero_extend:SI (match_operand:HI 1 \"gen_reg_operand\" \"0\")))]\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(zero_extend:SI (match_operand:HI 1 \"gpc_reg_operand\" \"0\")))]\n   \"\"\n   \"consth %0,0\")\n \n (define_expand \"extendqihi2\"\n   [(set (match_dup 2)\n-\t(ashift:SI (match_operand:QI 1 \"gen_reg_operand\" \"\")\n+\t(ashift:SI (match_operand:QI 1 \"gpc_reg_operand\" \"\")\n \t\t   (const_int 24)))\n-   (set (match_operand:HI 0 \"gen_reg_operand\" \"\")\n+   (set (match_operand:HI 0 \"gpc_reg_operand\" \"\")\n \t(ashiftrt:SI (match_dup 2)\n \t\t     (const_int 24)))]\n   \"\"\n@@ -1599,9 +1599,9 @@\n \n (define_expand \"extendqisi2\"\n   [(set (match_dup 2)\n-\t(ashift:SI (match_operand:QI 1 \"gen_reg_operand\" \"\")\n+\t(ashift:SI (match_operand:QI 1 \"gpc_reg_operand\" \"\")\n \t\t   (const_int 24)))\n-   (set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+   (set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(ashiftrt:SI (match_dup 2)\n \t\t     (const_int 24)))]\n   \"\"\n@@ -1611,9 +1611,9 @@\n \n (define_expand \"extendhisi2\"\n   [(set (match_dup 2)\n-\t(ashift:SI (match_operand:HI 1 \"gen_reg_operand\" \"\")\n+\t(ashift:SI (match_operand:HI 1 \"gpc_reg_operand\" \"\")\n \t\t   (const_int 16)))\n-   (set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+   (set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(ashiftrt:SI (match_dup 2)\n \t\t     (const_int 16)))]\n   \"\"\n@@ -1632,7 +1632,7 @@\n   \"\"\n   \"\n {\n-  if (GET_CODE (operands[0]) == MEM && ! gen_reg_operand (operands[1], SImode))\n+  if (GET_CODE (operands[0]) == MEM && ! gpc_reg_operand (operands[1], SImode))\n     operands[1] = copy_to_mode_reg (SImode, operands[1]);\n   else if (spec_reg_operand (operands[0], SImode)\n \t   && ! (register_operand (operands[1], SImode)\n@@ -1641,7 +1641,7 @@\n }\")\n \n (define_split\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(match_operand:SI 1 \"long_const_operand\" \"\"))]\n   \"\"\n   [(set (match_dup 0)\n@@ -1659,12 +1659,12 @@\n ;; where they aren't.\n (define_expand \"loadhi\"\n   [(parallel [(set (match_dup 2)\n-\t\t   (mem:SI (and:SI (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+\t\t   (mem:SI (and:SI (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t\t\t\t   (const_int -4))))\n \t      (set (reg:SI 177)\n \t\t   (and:SI (match_dup 0)\n \t\t\t   (const_int 2)))])\n-   (set (match_operand:HI 1 \"gen_reg_operand\" \"\")\n+   (set (match_operand:HI 1 \"gpc_reg_operand\" \"\")\n \t(zero_extract:SI (match_dup 2)\n \t\t\t (const_int 16)\n \t\t\t (ashift:SI (reg:SI 177)\n@@ -1681,7 +1681,7 @@\n \n (define_expand \"storehinhww\"\n   [(parallel [(set (match_dup 2)\n-\t\t   (mem:SI (and:SI (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+\t\t   (mem:SI (and:SI (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t\t\t\t   (const_int -4))))\n \t      (set (reg:SI 177)\n \t\t   (and:SI (match_dup 0)\n@@ -1690,7 +1690,7 @@\n \t\t\t (const_int 8)\n \t\t\t (ashift:SI (reg:SI 177)\n \t\t\t\t    (const_int 3)))\n-\t(match_operand:HI 1 \"gen_reg_operand\" \"\"))\n+\t(match_operand:HI 1 \"gpc_reg_operand\" \"\"))\n    (set (mem:SI (match_dup 0))\n \t(match_dup 2))]\n   \"\"\n@@ -1705,13 +1705,13 @@\n \n (define_expand \"storehihww\"\n   [(set (reg:SI 177)\n-\t(and:SI (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+\t(and:SI (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t\t(const_int 3)))\n    (set (match_dup 2)\n \t(ior:SI (and:SI (not:SI (ashift:SI (const_int 65535)\n \t\t\t\t\t   (ashift:SI (reg:SI 177)\n \t\t\t\t\t\t      (const_int 3))))\n-\t\t\t(match_operand:HI 1 \"gen_reg_operand\" \"\"))\n+\t\t\t(match_operand:HI 1 \"gpc_reg_operand\" \"\"))\n \t\t(ashift:SI (and:SI (match_dup 1)\n \t\t\t\t   (const_int 65535))\n \t\t\t   (ashift:SI (reg:SI 177)\n@@ -1736,7 +1736,7 @@\n   \"\n { if (GET_CODE (operands[0]) == MEM) \n     {\n-      if (! gen_reg_operand (operands[1], HImode))\n+      if (! gpc_reg_operand (operands[1], HImode))\n \toperands[1] = copy_to_mode_reg (HImode, operands[1]);\n       if (! TARGET_DW_ENABLE)\n \t{\n@@ -1760,12 +1760,12 @@\n ;; Subroutines to load/store bytes.  Use TAV (gr121) as scratch.\n (define_expand \"loadqi\"\n   [(parallel [(set (match_dup 2)\n-\t\t   (mem:SI (and:SI (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+\t\t   (mem:SI (and:SI (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t\t\t\t   (const_int -4))))\n \t      (set (reg:SI 177)\n \t\t   (and:SI (match_dup 0)\n \t\t\t   (const_int 3)))])\n-   (set (match_operand:QI 1 \"gen_reg_operand\" \"\")\n+   (set (match_operand:QI 1 \"gpc_reg_operand\" \"\")\n \t(zero_extract:SI (match_dup 2)\n \t\t\t (const_int 8)\n \t\t\t (ashift:SI (reg:SI 177)\n@@ -1782,7 +1782,7 @@\n \n (define_expand \"storeqinhww\"\n   [(parallel [(set (match_dup 2)\n-\t\t   (mem:SI (and:SI (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+\t\t   (mem:SI (and:SI (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t\t\t\t   (const_int -4))))\n \t      (set (reg:SI 177)\n \t\t   (and:SI (match_dup 0)\n@@ -1791,7 +1791,7 @@\n \t\t\t (const_int 8)\n \t\t\t (ashift:SI (reg:SI 177)\n \t\t\t\t    (const_int 3)))\n-\t(match_operand:QI 1 \"gen_reg_operand\" \"\"))\n+\t(match_operand:QI 1 \"gpc_reg_operand\" \"\"))\n    (set (mem:SI (match_dup 0))\n \t(match_dup 2))]\n   \"\"\n@@ -1806,13 +1806,13 @@\n \n (define_expand \"storeqihww\"\n   [(set (reg:SI 177)\n-\t(and:SI (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+\t(and:SI (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t\t(const_int 3)))\n    (set (match_dup 2)\n \t(ior:SI (and:SI (not:SI (ashift:SI (const_int 255)\n \t\t\t\t\t   (ashift:SI (reg:SI 177)\n \t\t\t\t\t\t      (const_int 3))))\n-\t\t\t(match_operand:HI 1 \"gen_reg_operand\" \"\"))\n+\t\t\t(match_operand:HI 1 \"gpc_reg_operand\" \"\"))\n \t\t(ashift:SI (and:SI (match_dup 1)\n \t\t\t\t   (const_int 255))\n \t\t\t   (ashift:SI (reg:SI 177)\n@@ -1837,7 +1837,7 @@\n   \"\n { if (GET_CODE (operands[0]) == MEM)\n     {\n-      if (! gen_reg_operand (operands[1], QImode))\n+      if (! gpc_reg_operand (operands[1], QImode))\n \toperands[1] = copy_to_mode_reg (QImode, operands[1]);\n       if (! TARGET_DW_ENABLE)\n \t{\n@@ -1865,8 +1865,8 @@\n (define_insn \"\"\n   [(set (match_operand:SF 0 \"out_operand\" \"=r,r,r,r,m\")\n \t(match_operand:SF 1 \"in_operand\" \"r,E,F,m,r\"))]\n-  \"(gen_reg_operand (operands[0], SFmode)\n-    || gen_reg_operand (operands[1], SFmode))\n+  \"(gpc_reg_operand (operands[0], SFmode)\n+    || gpc_reg_operand (operands[1], SFmode))\n    && ! TARGET_29050\"\n   \"@\n    sll %0,%1,0\n@@ -1879,8 +1879,8 @@\n (define_insn \"\"\n   [(set (match_operand:SF 0 \"out_operand\" \"=r,r,r,r,m,*a,r\")\n \t(match_operand:SF 1 \"in_operand\" \"r,E,F,m,r,r,*a\"))]\n-  \"(gen_reg_operand (operands[0], SFmode)\n-    || gen_reg_operand (operands[1], SFmode))\n+  \"(gpc_reg_operand (operands[0], SFmode)\n+    || gpc_reg_operand (operands[1], SFmode))\n    && TARGET_29050\"\n   \"@\n    sll %0,%1,0\n@@ -1911,8 +1911,8 @@\n   [(set (match_operand:DF 0 \"out_operand\" \"=r,r,r,m\")\n \t(match_operand:DF 1 \"in_operand\" \"rE,F,m,r\"))\n    (clobber (reg:SI 179))]\n-  \"(gen_reg_operand (operands[0], DFmode)\n-    || gen_reg_operand (operands[1], DFmode))\n+  \"(gpc_reg_operand (operands[0], DFmode)\n+    || gpc_reg_operand (operands[1], DFmode))\n    && ! TARGET_29050\"\n   \"@\n    #\n@@ -1925,8 +1925,8 @@\n   [(set (match_operand:DF 0 \"out_operand\" \"=r,r,&r,m,*a,r\")\n \t(match_operand:DF 1 \"in_operand\" \"rE,F,m,r,r,*a\"))\n    (clobber (reg:SI 179))]\n-  \"(gen_reg_operand (operands[0], DFmode)\n-    || gen_reg_operand (operands[1], DFmode))\n+  \"(gpc_reg_operand (operands[0], DFmode)\n+    || gpc_reg_operand (operands[1], DFmode))\n    && TARGET_29050\"\n   \"@\n    #\n@@ -1945,8 +1945,8 @@\n ;; the lowest register of the first operand is the highest register of the\n ;; second operand.\n (define_split\n-  [(set (match_operand:DF 0 \"gen_reg_operand\" \"\")\n-\t(match_operand:DF 1 \"gen_reg_or_float_constant_operand\" \"\"))\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"\")\n+\t(match_operand:DF 1 \"gpc_reg_or_float_constant_operand\" \"\"))\n    (clobber (reg:SI 179))]\n   \"reload_completed\"\n   [(set (match_dup 2) (match_dup 3))\n@@ -1992,8 +1992,8 @@\n   [(set (match_operand:DI 0 \"out_operand\" \"=r,r,m\")\n \t(match_operand:DI 1 \"in_operand\" \"rn,m,r\"))\n    (clobber (reg:SI 179))]\n-  \"(gen_reg_operand (operands[0], DImode)\n-     || gen_reg_operand (operands[1], DImode))\n+  \"(gpc_reg_operand (operands[0], DImode)\n+     || gpc_reg_operand (operands[1], DImode))\n    && ! TARGET_29050\"\n   \"@\n    #\n@@ -2005,8 +2005,8 @@\n   [(set (match_operand:DI 0 \"out_operand\" \"=r,&r,m\")\n \t(match_operand:DI 1 \"in_operand\" \"rn,m,r\"))\n    (clobber (reg:SI 179))]\n-  \"(gen_reg_operand (operands[0], DImode)\n-     || gen_reg_operand (operands[1], DImode))\n+  \"(gpc_reg_operand (operands[0], DImode)\n+     || gpc_reg_operand (operands[1], DImode))\n    && TARGET_29050\"\n   \"@\n    #\n@@ -2015,8 +2015,8 @@\n   [(set_attr \"type\" \"multi\")])\n \n (define_split\n-  [(set (match_operand:DI 0 \"gen_reg_operand\" \"\")\n-\t(match_operand:DI 1 \"gen_reg_or_integer_constant_operand\" \"\"))\n+  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"\")\n+\t(match_operand:DI 1 \"gpc_reg_or_integer_constant_operand\" \"\"))\n    (clobber (reg:SI 179))]\n   \"reload_completed\"\n   [(set (match_dup 2) (match_dup 3))\n@@ -2058,8 +2058,8 @@\n   [(set (match_operand:TI 0 \"out_operand\" \"=r,r,m\")\n \t(match_operand:TI 1 \"in_operand\" \"r,m,r\"))\n    (clobber (reg:SI 179))]\n-  \"(gen_reg_operand (operands[0], TImode)\n-    || gen_reg_operand (operands[1], TImode))\n+  \"(gpc_reg_operand (operands[0], TImode)\n+    || gpc_reg_operand (operands[1], TImode))\n    && ! TARGET_29050\"\n   \"@\n    #\n@@ -2071,8 +2071,8 @@\n   [(set (match_operand:TI 0 \"out_operand\" \"=r,&r,m\")\n \t(match_operand:TI 1 \"in_operand\" \"r,m,r\"))\n    (clobber (reg:SI 179))]\n-  \"(gen_reg_operand (operands[0], TImode)\n-    || gen_reg_operand (operands[1], TImode))\n+  \"(gpc_reg_operand (operands[0], TImode)\n+    || gpc_reg_operand (operands[1], TImode))\n    && TARGET_29050\"\n   \"@\n    #\n@@ -2081,8 +2081,8 @@\n   [(set_attr \"type\" \"multi,multi,multi\")])\n \n (define_split\n-  [(set (match_operand:TI 0 \"gen_reg_operand\" \"\")\n-\t(match_operand:TI 1 \"gen_reg_operand\" \"\"))\n+  [(set (match_operand:TI 0 \"gpc_reg_operand\" \"\")\n+\t(match_operand:TI 1 \"gpc_reg_operand\" \"\"))\n    (clobber (reg:SI 179))]\n   \"reload_completed\"\n   [(set (match_dup 2) (match_dup 3))\n@@ -2132,8 +2132,8 @@\n (define_insn \"\"\n   [(set (match_operand:SI 0 \"out_operand\" \"=r,r,r,r,r,r,r,m,*h,*h\")\n         (match_operand:SI 1 \"in_operand\" \"r,J,M,O,i,m,*h,r,r,J\"))]\n-  \"(gen_reg_operand (operands[0], SImode)\n-    || gen_reg_operand (operands[1], SImode)\n+  \"(gpc_reg_operand (operands[0], SImode)\n+    || gpc_reg_operand (operands[1], SImode)\n     || (spec_reg_operand (operands[0], SImode)\n         && cint_16_operand (operands[1], SImode)))\n    && ! TARGET_29050\"\n@@ -2153,8 +2153,8 @@\n (define_insn \"\"\n   [(set (match_operand:SI 0 \"out_operand\" \"=r,r,r,r,r,r,r,m,*h,*h\")\n         (match_operand:SI 1 \"in_operand\" \"r,J,M,O,i,m,*h,r,r,J\"))]\n-  \"(gen_reg_operand (operands[0], SImode)\n-    || gen_reg_operand (operands[1], SImode)\n+  \"(gpc_reg_operand (operands[0], SImode)\n+    || gpc_reg_operand (operands[1], SImode)\n     || (spec_reg_operand (operands[0], SImode)\n         && cint_16_operand (operands[1], SImode)))\n    && TARGET_29050\"\n@@ -2174,8 +2174,8 @@\n (define_insn \"\"\n   [(set (match_operand:HI 0 \"out_operand\" \"=r,r,r,m,r,*h,*h\")\n         (match_operand:HI 1 \"in_operand\" \"r,i,m,r,*h,r,i\"))]\n-  \"gen_reg_operand (operands[0], HImode)\n-   || gen_reg_operand (operands[1], HImode)\"\n+  \"gpc_reg_operand (operands[0], HImode)\n+   || gpc_reg_operand (operands[1], HImode)\"\n   \"@\n    sll %0,%1,0\n    const %0,%1\n@@ -2189,8 +2189,8 @@\n (define_insn \"\"\n   [(set (match_operand:QI 0 \"out_operand\" \"=r,r,r,m,r,*h,*h\")\n         (match_operand:QI 1 \"in_operand\" \"r,i,m,r,*h,r,i\"))]\n-  \"gen_reg_operand (operands[0], QImode)\n-   || gen_reg_operand (operands[1], QImode)\"\n+  \"gpc_reg_operand (operands[0], QImode)\n+   || gpc_reg_operand (operands[1], QImode)\"\n   \"@\n    sll %0,%1,0\n    const %0,%1\n@@ -2257,7 +2257,7 @@\n ;; is needed.\n (define_expand \"cmpsi\"\n   [(set (cc0)\n-\t(compare (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+\t(compare (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t\t (match_operand:SI 1 \"srcb_operand\" \"\")))]\n   \"\"\n   \"\n@@ -2270,8 +2270,8 @@\n \n (define_expand \"cmpsf\"\n   [(set (cc0)\n-\t(compare (match_operand:SF 0 \"gen_reg_operand\" \"\")\n-\t\t (match_operand:SF 1 \"gen_reg_operand\" \"\")))]\n+\t(compare (match_operand:SF 0 \"gpc_reg_operand\" \"\")\n+\t\t (match_operand:SF 1 \"gpc_reg_operand\" \"\")))]\n   \"\"\n   \"\n {\n@@ -2283,8 +2283,8 @@\n \n (define_expand \"cmpdf\"\n   [(set (cc0)\n-\t(compare (match_operand:DF 0 \"gen_reg_operand\" \"\")\n-\t\t (match_operand:DF 1 \"gen_reg_operand\" \"\")))]\n+\t(compare (match_operand:DF 0 \"gpc_reg_operand\" \"\")\n+\t\t (match_operand:DF 1 \"gpc_reg_operand\" \"\")))]\n   \"\"\n   \"\n {\n@@ -2487,7 +2487,7 @@\n }\")\n \f\n (define_expand \"seq\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(eq:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n   \"\n@@ -2501,17 +2501,17 @@\n ;; compare and then write an insn to reverse the test.\n (define_expand \"sne_fp\"\n   [(set (match_dup 3)\n-\t(eq:SI (match_operand 1 \"gen_reg_operand\" \"\")\n-\t       (match_operand 2 \"gen_reg_operand\" \"\")))\n-   (set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+\t(eq:SI (match_operand 1 \"gpc_reg_operand\" \"\")\n+\t       (match_operand 2 \"gpc_reg_operand\" \"\")))\n+   (set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(ge:SI (match_dup 3) (const_int 0)))]\n   \"\"\n   \"\n { operands[3] = gen_reg_rtx (SImode);\n }\");\n \n (define_expand \"sne\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(ne:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n   \"\n@@ -2529,7 +2529,7 @@\n ;; We don't have a floating-point \"lt\" insn, so use \"gt\" and swap the\n ;; operands, the same as we do \"blt\".\n (define_expand \"slt\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(match_dup 1))]\n   \"\"\n   \"\n@@ -2542,7 +2542,7 @@\n \n ;; Similarly for \"le\"\n (define_expand \"sle\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(match_dup 1))]\n   \"\"\n   \"\n@@ -2554,7 +2554,7 @@\n }\")\n \n (define_expand \"sltu\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(ltu:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n   \"\n@@ -2564,7 +2564,7 @@\n }\")\n \n (define_expand \"sleu\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(leu:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n   \"\n@@ -2574,7 +2574,7 @@\n }\")\n \n (define_expand \"sgt\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(gt:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n   \"\n@@ -2584,7 +2584,7 @@\n }\")\n \n (define_expand \"sge\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(ge:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n   \"\n@@ -2594,7 +2594,7 @@\n }\")\n \t\t \n (define_expand \"sgtu\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(gtu:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n   \"\n@@ -2604,7 +2604,7 @@\n }\")\n \n (define_expand \"sgeu\"\n-  [(set (match_operand:SI 0 \"gen_reg_operand\" \"\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n \t(geu:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n   \"\n@@ -2617,7 +2617,7 @@\n (define_insn \"\"\n   [(set (pc)\n \t(if_then_else (match_operator 0 \"branch_operator\"\n-\t\t\t\t      [(match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+\t\t\t\t      [(match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t\t       (const_int 0)])\n \t\t      (label_ref (match_operand 2 \"\" \"\"))\n \t\t      (pc)))]\n@@ -2628,7 +2628,7 @@\n (define_insn \"\"\n   [(set (pc)\n \t(if_then_else (match_operator 0 \"branch_operator\"\n-\t\t\t\t      [(match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+\t\t\t\t      [(match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t\t       (const_int 0)])\n \t\t      (return)\n \t\t      (pc)))]\n@@ -2639,7 +2639,7 @@\n (define_insn \"\"\n   [(set (pc)\n \t(if_then_else (match_operator 0 \"branch_operator\"\n-\t\t\t\t      [(match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+\t\t\t\t      [(match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t\t       (const_int 0)])\n \t\t      (pc)\n \t\t      (label_ref (match_operand 2 \"\" \"\"))))]\n@@ -2650,7 +2650,7 @@\n (define_insn \"\"\n   [(set (pc)\n \t(if_then_else (match_operator 0 \"branch_operator\"\n-\t\t\t\t      [(match_operand:SI 1 \"gen_reg_operand\" \"r\")\n+\t\t\t\t      [(match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t\t       (const_int 0)])\n \t\t      (pc)\n \t\t      (return)))]\n@@ -2673,14 +2673,14 @@\n \n (define_insn \"indirect_jump\"\n   [(set (pc)\n-\t(match_operand:SI 0 \"gen_reg_operand\" \"r\"))]\n+\t(match_operand:SI 0 \"gpc_reg_operand\" \"r\"))]\n   \"\"\n   \"jmpi %0%#\"\n   [(set_attr \"type\" \"branch\")])\n \n (define_insn \"tablejump\"\n   [(set (pc)\n-\t(match_operand:SI 0 \"gen_reg_operand\" \"r\"))\n+\t(match_operand:SI 0 \"gpc_reg_operand\" \"r\"))\n    (use (label_ref (match_operand 1 \"\" \"\")))]\n   \"\"\n   \"jmpi %0%#\"\n@@ -2689,7 +2689,7 @@\n ;; JMPFDEC\n (define_insn \"\"\n   [(set (pc)\n-\t(if_then_else (ge (match_operand:SI 0 \"gen_reg_operand\" \"r\")\n+\t(if_then_else (ge (match_operand:SI 0 \"gpc_reg_operand\" \"r\")\n \t\t\t  (const_int 0))\n \t\t      (label_ref (match_operand 1 \"\" \"\"))\n \t\t      (pc)))"}]}