{"index": 194, "svad": "This property verifies that when the reset signal grst is inactive (0) and the enable signal gena is active (1), the register rMXDST is assigned the previous value of signal xMXDST after exactly one clock cycle on the positive edge of clock gclk. The assertion is disabled during active reset (grst == 1).", "reference_sva": "property p_rMXDST_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && gena == 1) |-> ##1 rMXDST == $past(xMXDST);\nendproperty\nassert_p_rMXDST_assignment: assert property (p_rMXDST_assignment) else $error(\"Assertion failed: rMXDST does not match the past value of xMXDST after one clock cycle when grst is 0 and gena is 1\");", "generated_sva": "property p_mxdst_register_update;\n  @(posedge gclk) disable iff (grst)\n  (gena) |=> (rMXDST == $past(xMXDST));\nendproperty\n\nassert property (p_mxdst_register_update);", "relationship": "generated_implies_reference", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_rMXDST_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `gena`, `rMXDST`, `xMXDST`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(grst == 0 && gena == 1)`\n    * Response condition: `##1 rMXDST == $past(xMXDST)`\n\n* **Edge/Change Detection & Built-in Functions:**\n    * `$past(xMXDST)`: Reference to signal value from previous cycles\n\n* **Past Values:**\n    * Reference to previous value of `xMXDST`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(grst == 0 && gena == 1)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 rMXDST == $past(xMXDST)`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) (grst == 0 && gena == 1) |-> ##1 rMXDST == $past(xMXDST)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_rMXDST_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (grst == 0 && gena == 1) |-> ##1 rMXDST == $past(xMXDST);\nendproperty\nassert_p_rMXDST_assignment: assert property (p_rMXDST_assignment) else $error(\"Assertion failed: rMXDST does not match the past value of xMXDST after one clock cycle when grst is 0 and gena is 1\");\n```\n\n**Summary:**\nProperty `p_rMXDST_assignment` uses overlapping implication synchronized to `gclk` using built-in functions: $past.", "error_message": null, "generation_time": 32.39092969894409, "verification_time": 0.03143477439880371, "from_cache": false}