/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.23
Hash     : 55e3ad8
Date     : Jul  7 2024
Type     : Engineering
Log Time   : Mon Jul  8 09:51:57 2024 GMT

INFO: Created design: primitive_example_design_13. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./sim/co_sim_tb/co_sim_primitive_example_design_13.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: primitive_example_design_13
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/analysis/primitive_example_design_13_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/analysis/primitive_example_design_13_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/analysis/primitive_example_design_13_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v' to AST representation.
Generating RTLIL representation for module `\primitive_example_design_13'.
Warning: reg '\data_in' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:38.8-38.23.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top primitive_example_design_13' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_13

3.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_13
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "O_BUF"
 Process module "O_BUFT"
 Process module "O_SERDES"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: e9372bf7bd, CPU: user 0.03s system 0.02s, MEM: 15.88 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 91% 4x read_verilog (0 sec), 5% 1x analyze (0 sec), ...
INFO: ANL: Design primitive_example_design_13 is analyzed
INFO: ANL: Top Modules: primitive_example_design_13

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: primitive_example_design_13
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/yosys -s primitive_example_design_13.ys -l primitive_example_design_13_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/yosys -s primitive_example_design_13.ys -l primitive_example_design_13_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `primitive_example_design_13.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v' to AST representation.
Generating RTLIL representation for module `\primitive_example_design_13'.
Warning: reg '\data_in' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:38.8-38.23.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_13

3.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_13
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_13

4.17.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_13
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:44$2 in module primitive_example_design_13.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:44$2'.

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:44$2'.
     1/2: $0\pll_lock[0:0]
     2/2: $0\output_enable[0:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\primitive_example_design_13.\output_enable' using process `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:44$2'.
  created $adff cell `$procdff$4' with positive edge clock and negative level reset.
Creating register for signal `\primitive_example_design_13.\pll_lock' using process `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:44$2'.
  created $adff cell `$procdff$5' with positive edge clock and negative level reset.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `primitive_example_design_13.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:44$2'.
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.19. Executing FLATTEN pass (flatten design).

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 19
   Number of wire bits:             31
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            1
     $adff                           2
     $logic_not                      1
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module primitive_example_design_13...
Found and reported 0 problems.

4.30. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 15
   Number of wire bits:             24
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $adff                           2
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.36. Executing OPT_SHARE pass.

4.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.40. Executing FSM pass (extract and optimize FSM).

4.40.1. Executing FSM_DETECT pass (finding FSMs in design).

4.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.41. Executing WREDUCE pass (reducing word size of cells).

4.42. Executing PEEPOPT pass (run peephole optimizers).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.49. Executing OPT_SHARE pass.

4.50. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.58. Executing OPT_SHARE pass.

4.59. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.67. Executing OPT_SHARE pass.

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.72. Executing WREDUCE pass (reducing word size of cells).

4.73. Executing PEEPOPT pass (run peephole optimizers).

4.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.75. Executing DEMUXMAP pass.

4.76. Executing SPLITNETS pass (splitting up multi-bit signals).

4.77. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 15
   Number of wire bits:             24
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $adff                           1
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.78. Executing RS_DSP_MULTADD pass.

4.79. Executing WREDUCE pass (reducing word size of cells).

4.80. Executing RS_DSP_MACC pass.

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.82. Executing TECHMAP pass (map to technology primitives).

4.82.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.82.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.83. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 15
   Number of wire bits:             24
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $adff                           1
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 15
   Number of wire bits:             24
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $adff                           1
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Executing RS_DSP_SIMD pass.

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.92. Executing rs_pack_dsp_regs pass.

4.93. Executing RS_DSP_IO_REGS pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 15
   Number of wire bits:             24
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $adff                           1
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.97. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module primitive_example_design_13:
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:38$1 ($add).
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:38$1.
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:38$1: $auto$alumacc.cc:491:replace_alu$6
  created 1 $alu and 0 $macc cells.

4.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.101. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.103. Executing OPT_SHARE pass.

4.104. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.107. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 17
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff                           1
     $alu                            1
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.108. Executing MEMORY pass.

4.108.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.108.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.108.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.108.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.108.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.108.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.108.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.108.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.108.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.108.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.109. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 17
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $adff                           1
     $alu                            1
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.110. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.114. Executing Rs_BRAM_Split pass.

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.116. Executing TECHMAP pass (map to technology primitives).

4.116.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.116.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.117. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.123. Executing OPT_SHARE pass.

4.124. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.127. Executing PMUXTREE pass.

4.128. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.129. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.130. Executing TECHMAP pass (map to technology primitives).

4.130.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.130.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.130.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~251 debug messages>

4.131. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 49
   Number of wire bits:           1207
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_AND_                         10
     $_DFF_PN0_                      1
     $_MUX_                          4
     $_NOT_                          4
     $_OR_                           5
     $_XOR_                          9
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.
<suppressed ~8 debug messages>

4.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.137. Executing OPT_SHARE pass.

4.138. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 10 unused cells and 29 unused wires.
<suppressed ~11 debug messages>

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.144. Executing OPT_SHARE pass.

4.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 2

4.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.149. Executing TECHMAP pass (map to technology primitives).

4.149.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.149.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.150. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 20
   Number of wire bits:             38
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_AND_                          5
     $_DFF_PN0_                      1
     $_OR_                           2
     $_XOR_                          7
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.170. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.173. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.176. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 20
   Number of wire bits:             38
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_AND_                          5
     $_DFF_PN0_                      1
     $_OR_                           2
     $_XOR_                          7
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

   Number of Generic REGs:          1

ABC-DFF iteration : 1

4.177. Executing ABC pass (technology mapping using ABC).

4.177.1. Summary of detected clock domains:
  18 cells in clk=\clk_in, en={ }, arst=!\reset, srst={ }

  #logic partitions = 1

4.177.2. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_in, asynchronously reset by !\reset
Extracted 15 gates and 24 wires to a netlist network with 8 inputs and 5 outputs (dfl=1).

4.177.2.1. Executing ABC.
[Time = 0.07 sec.]

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.183. Executing OPT_SHARE pass.

4.184. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.187. Executing ABC pass (technology mapping using ABC).

4.187.1. Summary of detected clock domains:
  18 cells in clk=\clk_in, en={ }, arst=!\reset, srst={ }

  #logic partitions = 1

4.187.2. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_in, asynchronously reset by !\reset
Extracted 15 gates and 24 wires to a netlist network with 8 inputs and 5 outputs (dfl=1).

4.187.2.1. Executing ABC.
[Time = 0.07 sec.]

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.190. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.191. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.193. Executing OPT_SHARE pass.

4.194. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.195. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

4.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.197. Executing ABC pass (technology mapping using ABC).

4.197.1. Summary of detected clock domains:
  18 cells in clk=\clk_in, en={ }, arst=!\reset, srst={ }

  #logic partitions = 1

4.197.2. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_in, asynchronously reset by !\reset
Extracted 15 gates and 24 wires to a netlist network with 8 inputs and 5 outputs (dfl=2).

4.197.2.1. Executing ABC.
[Time = 0.08 sec.]

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.201. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.203. Executing OPT_SHARE pass.

4.204. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.205. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

4.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.207. Executing ABC pass (technology mapping using ABC).

4.207.1. Summary of detected clock domains:
  18 cells in clk=\clk_in, en={ }, arst=!\reset, srst={ }

  #logic partitions = 1

4.207.2. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_in, asynchronously reset by !\reset
Extracted 15 gates and 24 wires to a netlist network with 8 inputs and 5 outputs (dfl=2).

4.207.2.1. Executing ABC.
[Time = 0.06 sec.]

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.210. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.211. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.213. Executing OPT_SHARE pass.

4.214. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.215. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

4.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.217. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.221. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.223. Executing OPT_SHARE pass.

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.225. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.228. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.229. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.230. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.231. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.232. Executing OPT_SHARE pass.

4.233. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.234. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.238. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.239. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.240. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.241. Executing OPT_SHARE pass.

4.242. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.243. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.244. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.245. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.246. Executing BMUXMAP pass.

4.247. Executing DEMUXMAP pass.

4.248. Executing SPLITNETS pass (splitting up multi-bit signals).

4.249. Executing ABC pass (technology mapping using ABC).

4.249.1. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 4 outputs (dfl=1).

4.249.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.10 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.15 sec. at Pass 2]{map}[9]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.21 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.41 sec. at Pass 4]{map}[54]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.92 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.90 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.90 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.89 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.79 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    5.53 sec.
[Time = 7.61 sec.]

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.251. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.253. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.255. Executing OPT_SHARE pass.

4.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.257. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.259. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.265. Executing OPT_SHARE pass.

4.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.272. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.274. Executing OPT_SHARE pass.

4.275. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.276. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.277. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.279. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 16
   Number of wire bits:             25
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_PN0_                      1
     $lut                            5
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.280. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.281. Executing RS_DFFSR_CONV pass.

4.282. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 16
   Number of wire bits:             25
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_PN0_                      1
     $lut                            5
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.283. Executing TECHMAP pass (map to technology primitives).

4.283.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.283.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.283.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~128 debug messages>

4.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.
<suppressed ~65 debug messages>

4.285. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

4.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.
<suppressed ~2 debug messages>

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.292. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.293. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.295. Executing OPT_SHARE pass.

4.296. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.299. Executing TECHMAP pass (map to technology primitives).

4.299.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.299.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.300. Executing ABC pass (technology mapping using ABC).

4.300.1. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Extracted 31 gates and 41 wires to a netlist network with 8 inputs and 4 outputs (dfl=1).

4.300.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.11 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.15 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.14 sec. at Pass 2]{map}[9]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.22 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.36 sec. at Pass 4]{map}[54]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.94 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.86 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.87 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.89 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.84 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    5.51 sec.
[Time = 7.58 sec.]

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.303. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.304. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.306. Executing OPT_SHARE pass.

4.307. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

4.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.310. Executing HIERARCHY pass (managing design hierarchy).

4.310.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_13

4.310.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_13
Removed 0 unused modules.

4.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.312. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.313. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-682.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.1-706.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.1-733.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.1-782.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.1-831.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.1-847.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857.1-863.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:873.1-881.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.1-899.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.1-962.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.1-1001.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1036.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.1-1051.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1089.1-1095.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.1-1150.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1155.1-1189.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1194.1-1240.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.314. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on primitive_example_design_13.clk_in[0].

4.315. Executing TECHMAP pass (map to technology primitives).

4.315.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.315.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.317. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Marking already mapped port: O_BUF.O[0].
Marking already mapped port: O_BUFT.O[0].
Marking already mapped port: primitive_example_design_13.CHANNEL_BOND_SYNC_OUT[0].
Marking already mapped port: primitive_example_design_13.data_out[0].
Mapping port primitive_example_design_13.channel_bond_sync_in using rs__I_BUF.
Mapping port primitive_example_design_13.clk_in using rs__I_BUF.
Mapping port primitive_example_design_13.i1 using rs__I_BUF.
Mapping port primitive_example_design_13.i2 using rs__I_BUF.
Mapping port primitive_example_design_13.load_word using rs__I_BUF.
Mapping port primitive_example_design_13.pll_clk using rs__I_BUF.
Mapping port primitive_example_design_13.reset using rs__I_BUF.

4.318. Executing TECHMAP pass (map to technology primitives).

4.318.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.318.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~19 debug messages>

4.319. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

4.320. Executing SPLITNETS pass (splitting up multi-bit signals).

4.321. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 23
   Number of wire bits:             38
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $lut                            5
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                          13
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.322. Executing TECHMAP pass (map to technology primitives).

4.322.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.322.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.323. Executing TECHMAP pass (map to technology primitives).

4.323.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/gen3_techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/gen3_techmap.v' to AST representation.
Generating RTLIL representation for module `\I_SERDES_rs'.
Generating RTLIL representation for module `\O_SERDES_rs'.
Generating RTLIL representation for module `\PLL_rs'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE_rs'.
Generating RTLIL representation for module `\O_SERDES_CLK_rs'.
Generating RTLIL representation for module `\O_DELAY_rs'.
Generating RTLIL representation for module `\O_BUFT_DS_rs'.
Generating RTLIL representation for module `\BOOT_CLOCK_rs'.
/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/gen3_techmap.v:197: Warning: Replacing floating point parameter _TECHMAP_REPLACE_.PERIOD = 25.000000 with string.
Generating RTLIL representation for module `\I_BUF_DS_rs'.
Successfully finished Verilog frontend.

4.323.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~25 debug messages>

4.324. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

4.325. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 23
   Number of wire bits:             38
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                          13
     LUT2                            1
     LUT3                            1
     LUT4                            1
     LUT6                            2
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

Post design clean up ... 
Split to bits ... 

4.326. Executing SPLITNETS pass (splitting up multi-bit signals).

4.327. Executing Verilog backend.
Dumping module `\primitive_example_design_13'.

Split into bits ...     [0.01 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.327.1. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 32
   Number of wire bits:             38
   Number of public wires:          17
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                          13
     LUT2                            1
     LUT3                            1
     LUT4                            1
     LUT6                            2
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

 --------------------------
   Removed assigns : 0
   Removed wires   : 0
   Removed cells   : 0
 --------------------------
After cleanup :

4.327.2. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 32
   Number of wire bits:             38
   Number of public wires:          17
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                          13
     LUT2                            1
     LUT3                            1
     LUT4                            1
     LUT6                            2
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

4.327.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.327.4. Executing HIERARCHY pass (managing design hierarchy).

4.327.4.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_13

4.327.4.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_13
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.327.5. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 32
   Number of wire bits:             38
   Number of public wires:          17
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                          13
     LUT2                            1
     LUT3                            1
     LUT4                            1
     LUT6                            2
     O_BUF                           1
     O_BUFT                          1
     O_SERDES                        1

   Number of LUTs:                   5
   Number of REGs:                   1
   Number of CARRY ADDERs:           0

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.328. Executing Verilog backend.
Dumping module `\primitive_example_design_13'.

4.328.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.328.2. Executing RTLIL backend.
Output filename: design.rtlil

4.328.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.328.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_primitive_example_design_13.
<suppressed ~1 debug messages>

4.328.5. Executing Verilog backend.
Dumping module `\primitive_example_design_13'.

4.328.5.1. Executing BLIF backend.
Run Script

4.328.5.2. Executing Verilog backend.
Dumping module `\primitive_example_design_13'.

4.328.5.2.1. Executing BLIF backend.

4.328.5.2.2. Executing Verilog backend.
Dumping module `\fabric_primitive_example_design_13'.

4.328.5.2.2.1. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 425d57b89a, CPU: user 0.99s system 0.08s, MEM: 22.27 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (197 sec), 0% 45x read_verilog (0 sec), ...
INFO: SYN: Design primitive_example_design_13 is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: primitive_example_design_13
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_primitive_example_design_13 -I../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./sim/co_sim_tb -y ../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./sim/co_sim_tb/co_sim_primitive_example_design_13.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/primitive_example_design_13_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
 ... done, ELABORATING DESIGN
0.04 seconds.
 ... done, 0.01 seconds.
 -F cprop ...
RUNNING FUNCTORS
 ... Iteration detected 13 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 104 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 104 dangling signals and 30 events.
 ... done
CALCULATING ISLANDS
 ... done, 0CODE GENERATION
 seconds.
 ... invoking target_design
 ... done, 0.01 seconds.STATISTICS
lex_string: add_count=4762 hit_count=29551

Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2106cf460" -f"/tmp/ivrlg106cf460" -p"/tmp/ivrli106cf460" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh106cf460" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile primitive_example_design_13.vcd opened for output.
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 30000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 32000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 34000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 36000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 38000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 40000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 42000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 44000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 46000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 48000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 50000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 52000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 54000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 56000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 58000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 60000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 62000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 64000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 66000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 68000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 70000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 72000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 74000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 76000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 78000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 80000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 82000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 84000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 86000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 88000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 90000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 92000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 94000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 96000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 98000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 100000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 102000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 104000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 106000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 108000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 110000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 112000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 114000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 116000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 118000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 120000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 122000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 124000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 126000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 128000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 130000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 132000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 134000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 136000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 138000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 140000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 142000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 144000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 146000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 148000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 150000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 152000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 154000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 156000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 158000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 160000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 162000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 164000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 166000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 168000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 170000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 172000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 174000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 176000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 178000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 180000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 182000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 184000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 186000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 188000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 190000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 192000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 194000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 196000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 198000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 200000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 202000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 204000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 206000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 208000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 210000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 212000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 214000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 216000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 218000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 220000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 222000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 224000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 226000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 228000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 230000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 236000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 238000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 240000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 242000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 244000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 246000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 248000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 250000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 252000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 254000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 256000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 258000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 260000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 262000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 264000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 266000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 268000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 270000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 272000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 274000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 276000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 278000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 280000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 282000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 284000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 286000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 288000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 290000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 292000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 294000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 296000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 298000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 300000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 302000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 304000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 306000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 308000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 310000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 312000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 314000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 316000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 318000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 320000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 322000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 324000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 326000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 328000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 330000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 332000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 334000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 336000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 338000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 340000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 342000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 344000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 346000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 348000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 350000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 352000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 354000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 356000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 358000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 360000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 362000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 364000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 366000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 368000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 370000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 372000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 374000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 376000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 378000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 380000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 382000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 384000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 386000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 388000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 390000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 392000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 394000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 396000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 398000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 400000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 402000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 404000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 406000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 408000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 410000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 412000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 414000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 416000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 418000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 420000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 422000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 424000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 426000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 428000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 430000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 432000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 434000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 440000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 442000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 444000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 446000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 448000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 450000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 452000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 454000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 456000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 458000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 460000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 462000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 464000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 466000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 468000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 470000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 472000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 474000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 476000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 478000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 480000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 482000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 484000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 486000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 488000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 490000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 492000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 494000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 496000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 498000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 500000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 502000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 504000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 506000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 508000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 510000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 512000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 514000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 516000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 518000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 520000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 522000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 524000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 526000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 528000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 530000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 532000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 534000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 536000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 538000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 540000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 542000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 544000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 546000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 548000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 550000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 552000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 554000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 556000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 558000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 560000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 562000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 564000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 566000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 568000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 570000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 572000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 574000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 576000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 578000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 580000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 582000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 584000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 586000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 588000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 590000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 592000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 594000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 596000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 598000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 600000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 602000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 604000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 606000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 608000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 610000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 612000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 614000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 616000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 618000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 620000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 622000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 624000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 626000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 628000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 630000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 632000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 634000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 636000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 638000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 640000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 642000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 644000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 646000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 648000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 650000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 652000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 654000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 656000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 658000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 660000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 662000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 664000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 666000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 668000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 670000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 672000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 674000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 676000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 678000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 680000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 682000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 684000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 686000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 688000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 690000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 692000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 694000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 696000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 698000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 700000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 702000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 704000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 706000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 708000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 710000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 712000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 714000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 716000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 718000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 720000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 722000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 724000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 726000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 728000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 730000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 732000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 734000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 736000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 738000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 740000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 742000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 744000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 746000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 748000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 750000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 752000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 754000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 756000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 758000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 760000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 762000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 764000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 766000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 768000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 770000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 772000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 774000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 776000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 778000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 780000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 782000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 784000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 786000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 788000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 790000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 792000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 794000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 796000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 798000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 800000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 802000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 804000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 806000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 808000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 810000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 812000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 814000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 816000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 818000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 820000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 822000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 824000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 826000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 828000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 830000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 832000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 834000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 836000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 838000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 840000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 842000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 844000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 846000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 848000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 850000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 852000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 854000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 856000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 858000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 860000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 862000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 864000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 866000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 868000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 870000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 872000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 874000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 876000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 878000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 880000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 882000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 884000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 886000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 888000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 890000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 892000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 894000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 896000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 898000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 900000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 902000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 904000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 906000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 908000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 910000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 912000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 914000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 916000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 918000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 920000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 922000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 924000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 926000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 928000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 930000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 932000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 934000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 936000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 938000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 940000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 942000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 944000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 946000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 948000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 950000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 952000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 954000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 956000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 958000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 960000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 962000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 964000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 966000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 968000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 970000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 972000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 974000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 976000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 978000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 980000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 982000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 984000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 986000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 988000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 990000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 992000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 994000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 996000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 998000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1000000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1002000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1004000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1006000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1008000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1010000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1012000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1014000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1016000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1018000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1020000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1022000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1024000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1026000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1028000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1030000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1032000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1034000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1036000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1038000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1040000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1042000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1044000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1046000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1048000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1050000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1052000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1054000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1056000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1058000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1060000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1062000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1064000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1066000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1068000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1070000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1072000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1074000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1076000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1078000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1080000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1082000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1084000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1086000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1088000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1090000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1092000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1094000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1096000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1098000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1100000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1102000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1104000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1106000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1108000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1110000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1112000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1114000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1116000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1118000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1120000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1122000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1124000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1126000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1128000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1130000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1132000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1134000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1136000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1138000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1140000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1142000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1144000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1146000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1148000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1150000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1152000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1154000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1156000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1158000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1160000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1162000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1164000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1166000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1168000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1170000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1172000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1174000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1176000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1178000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1180000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1182000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1184000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1186000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1188000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1190000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1192000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1194000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1196000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1198000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1200000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1202000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1204000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1206000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1208000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1210000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1212000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1214000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1216000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1218000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1220000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1222000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1224000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1226000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1228000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1230000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1232000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1234000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1236000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1238000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1240000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1242000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1244000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1246000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1248000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1250000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1252000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1254000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1256000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1258000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1260000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1262000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1264000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1266000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1268000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1270000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1272000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1274000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1276000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1278000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1280000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1282000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1284000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1286000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1288000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1290000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1292000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1294000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1296000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1298000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1300000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1302000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1304000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1306000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1308000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1310000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1312000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1314000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1316000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1318000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1320000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1322000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1324000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1326000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1328000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1330000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1332000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1334000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1336000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1338000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1340000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1342000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1344000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1346000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1348000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1350000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1352000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1354000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1356000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1358000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1360000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1362000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1364000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1366000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1368000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1370000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1372000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1374000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1376000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1378000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1380000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1382000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1384000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1386000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1388000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1390000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1392000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1394000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1396000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1398000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1400000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1402000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1404000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1406000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1408000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1410000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1412000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1414000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1416000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1418000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1420000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1422000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1424000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1426000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1428000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1430000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1432000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1434000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1436000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1438000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1440000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1442000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1444000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1446000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1448000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1450000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1452000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1454000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1456000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1458000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1460000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1462000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1464000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1466000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1468000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1470000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1472000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1474000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1476000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1478000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1480000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1482000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1484000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1486000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1488000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1490000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1492000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1494000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1496000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1498000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1500000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1502000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1504000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1506000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1508000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1510000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1512000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1514000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1516000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1518000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1520000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1522000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1524000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1526000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1528000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1530000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1532000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1534000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1536000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1538000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1540000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1542000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1544000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1546000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1548000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1550000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1552000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1554000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1556000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1558000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1560000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1562000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1564000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1566000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1568000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1570000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1572000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1574000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1576000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1578000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1580000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1582000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1584000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1586000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1588000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1590000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1592000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1594000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1596000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1598000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1600000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1602000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1604000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1606000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1608000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1610000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1612000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1614000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1616000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1618000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1620000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1622000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1624000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1626000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1628000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1630000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1632000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1634000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1636000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1638000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1640000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1642000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1644000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1646000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1648000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1650000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1652000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1654000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1656000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1658000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1660000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1662000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1664000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1666000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1668000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1670000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1672000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1674000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1676000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1678000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1680000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1682000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1684000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1686000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1688000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1690000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1692000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1694000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1696000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1698000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1700000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1702000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1704000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1706000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1708000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1710000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1712000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1714000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1716000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1718000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1720000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1722000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1724000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1726000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1728000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1730000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1732000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1734000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1736000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1738000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1740000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1742000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1744000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1746000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1748000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1750000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1752000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1754000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1756000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1758000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1760000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1762000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1764000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1766000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1768000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1770000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1772000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1774000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1776000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1778000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1780000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1782000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1784000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1786000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1788000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1790000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1792000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1794000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1796000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1798000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1800000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1802000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1804000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1806000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1808000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1810000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1812000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1814000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1816000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1818000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1820000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1822000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1824000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1826000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1828000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1830000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1832000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1834000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1836000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1838000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1840000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1842000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1844000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1846000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1848000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1850000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1852000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1854000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1856000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1858000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1860000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1862000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1864000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1866000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1868000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1870000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1872000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1874000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1876000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1878000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1880000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1882000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1884000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1886000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1888000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1890000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1892000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1894000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1896000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1898000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1900000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1902000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1904000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1906000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1908000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1910000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1912000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1914000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1916000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1918000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1920000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1922000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1924000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1926000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1928000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1930000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1932000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1934000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1936000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1938000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1940000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1942000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1944000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1946000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1948000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1950000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1952000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1954000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1956000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1958000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1960000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1962000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1964000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1966000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1968000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1970000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1972000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1974000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1976000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1978000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1980000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1982000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1984000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1986000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1988000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1990000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 1992000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1994000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1996000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 1998000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2000000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2002000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2004000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2006000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2008000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2010000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2012000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2014000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2016000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2018000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2020000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2022000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2024000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2026000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2028000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2030000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2032000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2034000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2036000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2038000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2040000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2042000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2044000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2046000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2048000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2050000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2052000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2054000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2056000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2058000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2060000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2062000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2064000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2066000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2068000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2070000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2072000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2074000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2076000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2078000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2080000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2082000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2084000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2086000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2088000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2090000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2092000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2094000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2096000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2098000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2100000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2102000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2104000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2106000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2108000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2110000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2112000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2114000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2116000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2118000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2120000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2122000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2124000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2126000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2128000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2130000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2132000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2134000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2136000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2138000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2140000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2142000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2144000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2146000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2148000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2150000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2152000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2154000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2156000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2158000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2160000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2162000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2164000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2166000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2168000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2170000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2172000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2174000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2176000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2178000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2180000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2182000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2184000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2186000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2188000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2190000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2192000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2194000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2196000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2198000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2200000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2202000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2204000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2206000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2208000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2210000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2212000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2214000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2216000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2218000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2220000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2222000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2224000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2226000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2228000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2230000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2232000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2234000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2236000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2238000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2240000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2242000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2244000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2246000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2248000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2250000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2252000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2254000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2256000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2258000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2260000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2262000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2264000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2266000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2268000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2270000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2272000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2274000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2276000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2278000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2280000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2282000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2284000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2286000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2288000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2290000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2292000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2294000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2296000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2298000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2300000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2302000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2304000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2306000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2308000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2310000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2312000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2314000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2316000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2318000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2320000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2322000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2324000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2326000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2328000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2330000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2332000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2334000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2336000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2338000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2340000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2342000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2344000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2346000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2348000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2350000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2352000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2354000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2356000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2358000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2360000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2362000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2364000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2366000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2368000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2370000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2372000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2374000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2376000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2378000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2380000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2382000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2384000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2386000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2388000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2390000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2392000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2394000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2396000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2398000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2400000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2402000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2404000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2406000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2408000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2410000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2412000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2414000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2416000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2418000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2420000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2422000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2424000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2426000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2428000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2430000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2432000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2434000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2436000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2438000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2444000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2446000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2448000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2450000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2452000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2454000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2456000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2458000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2460000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2462000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2464000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2466000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2468000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2470000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2472000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2474000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2476000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2478000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2480000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2482000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2484000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2486000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2488000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2490000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2492000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2494000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2496000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2498000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2500000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2502000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2504000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2506000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2508000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2510000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2512000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2514000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2516000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2518000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2520000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2522000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2524000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2526000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2528000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2530000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2532000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2534000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2536000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2538000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2540000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2542000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2544000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2546000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2548000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2550000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2552000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2554000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2556000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2558000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2560000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2562000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2564000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2566000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2568000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2570000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2572000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2574000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2576000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2578000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2580000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2582000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2584000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2586000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2588000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2590000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2592000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2594000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2596000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2598000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2600000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2602000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2604000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2606000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2608000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2610000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2612000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2614000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2616000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2618000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2620000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2622000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2624000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2626000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2628000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2630000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2632000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2634000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2636000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2638000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2640000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2642000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2648000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2650000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2652000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2654000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2656000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2658000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2660000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2662000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2664000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2666000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2668000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2670000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2672000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2674000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2676000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2678000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2680000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2682000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2684000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2686000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2688000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2690000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2692000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2694000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2696000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2698000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2700000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2702000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2704000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2706000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2708000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2710000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2712000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2714000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2716000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2718000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2720000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2722000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2724000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2726000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2728000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2730000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2732000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2734000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2736000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2738000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2740000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2742000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2744000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2746000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2748000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2750000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2752000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2754000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2756000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2758000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2760000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2762000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2764000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2766000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2768000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2770000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2772000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2774000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2776000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2778000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2780000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2782000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2784000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2786000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2788000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2790000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2792000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2794000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2796000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2798000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2800000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2802000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2804000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2806000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2808000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2810000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2812000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2814000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2816000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2818000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2820000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2822000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2824000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2826000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2828000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2830000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2832000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2834000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2836000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2838000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2840000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2842000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 2844000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2846000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2852000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2854000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2856000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2858000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2860000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2862000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2864000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2866000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2868000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2870000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2872000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2874000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2876000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2878000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2880000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2882000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2884000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2886000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2888000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2890000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2892000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2894000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2896000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2898000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2900000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2902000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2904000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2906000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2908000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2910000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2912000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2914000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2916000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2918000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2920000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2922000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2924000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2926000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2928000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2930000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2932000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2934000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2936000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2938000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2940000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2942000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2944000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2946000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2948000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2950000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2952000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2954000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2956000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2958000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2960000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2962000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2964000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2966000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2968000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2970000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2972000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2974000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2976000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2978000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2980000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2982000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2984000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2986000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2988000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2990000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2992000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2994000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2996000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 2998000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3000000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3002000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3004000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3006000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3008000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3010000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3012000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3014000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3016000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3018000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3020000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3022000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3024000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3026000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3028000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3030000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3032000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3034000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3036000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3038000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3040000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3042000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3044000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3046000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3048000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3050000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3056000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3058000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3060000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3062000
Data Mismatch. Golden data_out: z, Netlist data_out: z, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3064000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3066000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3068000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3070000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3072000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3074000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3076000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3078000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3080000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3082000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3084000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3086000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3088000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3090000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3092000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3094000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3096000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3098000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3100000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3102000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3104000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3106000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3108000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3110000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3112000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3114000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3116000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3118000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3120000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3122000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3124000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3126000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3128000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3130000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3132000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3134000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3136000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3138000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3140000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3142000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3144000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3146000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3148000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3150000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3152000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3154000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3156000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3158000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3160000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3162000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3164000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3166000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3168000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3170000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3172000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3174000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3176000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3178000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3180000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3182000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3184000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3186000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3188000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3190000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3192000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3194000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3196000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3198000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3200000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3202000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3204000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3206000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3208000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3210000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3212000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3214000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3216000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3218000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3220000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3222000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3224000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3226000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3228000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3230000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3232000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3234000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3236000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3238000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3240000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3242000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3244000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3246000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3248000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3250000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3252000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3254000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3256000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3258000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3260000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3262000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3264000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3266000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3268000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3270000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3272000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3274000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3276000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3278000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3280000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3282000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3284000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3286000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3288000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3290000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3292000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3294000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3296000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3298000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3300000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3302000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3304000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3306000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3308000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3310000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3312000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3314000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3316000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3318000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3320000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3322000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3324000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3326000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3328000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3330000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3332000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3334000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3336000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3338000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3340000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3342000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3344000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3346000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3348000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3350000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3352000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3354000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3356000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3358000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3360000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3362000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3364000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3366000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3368000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3370000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3372000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3374000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3376000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3378000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3380000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3382000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3384000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3386000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3388000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3390000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3392000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3394000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3396000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3398000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3400000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3402000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3404000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3406000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3408000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3410000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3412000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3414000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3416000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3418000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3420000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3422000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3424000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3426000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3428000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3430000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3432000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3434000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3436000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3438000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3440000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3442000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3444000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3446000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3448000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3450000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3452000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3454000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3456000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3458000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3460000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3462000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3464000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3466000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3468000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3470000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3472000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3474000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3476000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3478000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3480000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3482000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3484000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3486000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3488000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3490000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3492000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3494000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3496000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3498000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3500000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3502000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3504000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3506000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3508000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3510000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3512000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3514000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3516000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3518000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3520000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3522000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3524000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3526000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3528000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3530000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3532000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3534000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3536000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3538000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3540000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3542000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3544000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3546000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3548000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3550000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3552000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3554000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3556000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3558000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3560000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3562000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3564000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3566000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3568000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3570000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3572000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3574000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3576000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3578000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3580000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3582000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3584000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3586000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3588000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3590000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3592000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3594000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3596000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3598000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3600000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3602000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3604000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3606000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3608000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3610000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3612000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3614000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3616000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3618000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3620000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3622000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3624000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3626000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3628000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3630000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3632000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3634000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3636000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3638000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3640000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3642000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3644000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3646000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3648000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3650000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3652000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3654000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3656000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3658000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3660000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3662000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3664000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3666000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3668000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3670000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3672000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3674000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3676000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3678000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3680000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3682000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3684000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3686000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3688000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3690000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3692000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3694000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3696000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3698000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3700000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3702000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3704000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3706000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3708000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3710000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3712000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3714000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3716000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3718000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3720000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3722000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3724000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3726000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3728000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3730000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3732000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3734000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3736000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3738000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3740000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3742000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3744000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3746000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3748000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3750000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3752000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3754000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3756000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3758000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3760000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3762000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3764000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3766000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3768000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3770000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3772000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3774000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3776000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3778000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3780000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3782000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3784000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3786000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3788000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3790000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3792000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3794000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3796000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3798000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3800000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3802000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3804000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3806000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3808000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3810000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3812000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3814000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3816000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3818000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3820000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3822000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3824000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3826000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3828000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3830000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3832000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3834000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3836000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3838000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3840000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3842000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3844000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3846000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3848000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3850000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3852000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3854000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3856000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3858000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3860000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3862000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3864000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3866000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3868000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3870000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3872000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3874000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3876000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3878000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3880000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3882000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3884000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3886000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3888000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3890000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3892000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3894000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3896000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3898000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3900000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3902000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3904000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3906000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3908000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3910000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3912000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3914000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3916000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3918000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3920000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3922000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3924000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3926000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3928000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3930000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3932000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3934000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3936000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3938000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3940000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3942000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3944000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3946000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3948000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3950000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3952000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3954000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3956000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3958000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3960000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3962000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3964000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3966000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3968000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3970000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3972000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3974000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3976000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3978000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3980000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3982000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3984000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3986000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3988000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3990000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3992000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3994000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 3996000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 3998000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4000000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4002000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4004000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4006000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4008000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4010000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4012000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4014000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4016000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4018000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4020000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4022000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4024000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4026000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4028000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4030000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4032000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4034000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4036000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4038000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4040000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4042000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4044000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4046000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4048000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4050000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4052000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4054000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4056000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4058000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4060000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4062000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4064000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4066000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4068000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4070000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4072000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4074000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4076000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4078000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4080000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4082000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4084000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4086000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4088000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4090000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4092000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4094000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4096000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4098000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4100000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4102000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4104000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4106000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4108000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4110000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4112000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4114000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4116000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4118000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4120000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4122000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4124000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4126000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4128000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4130000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4132000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4134000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4136000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4138000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4140000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4142000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4144000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4146000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4148000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4150000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4152000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4154000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4156000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4158000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4160000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4162000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4164000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4166000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4168000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4170000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4172000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4174000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4176000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4178000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4180000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4182000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4184000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4186000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4188000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4190000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4192000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4194000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4196000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4198000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4200000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4202000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4204000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4206000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4208000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4210000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4212000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4214000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4216000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4218000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4220000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4222000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4224000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4226000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4228000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4230000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4232000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4234000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4236000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4238000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4240000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4242000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4244000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4246000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4248000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4250000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4252000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4254000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4256000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4258000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4260000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4262000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4264000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4266000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4268000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4270000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4272000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4274000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4276000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4278000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4280000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4282000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4284000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4286000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4288000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4290000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4292000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4294000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4296000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4298000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4300000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4302000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4304000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4306000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4308000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4310000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4312000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4314000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4316000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4318000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4320000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4322000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4324000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4326000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4328000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4330000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4332000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4334000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4336000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4338000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4340000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4342000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4344000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4346000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4348000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4350000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4352000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4354000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4356000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4358000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4360000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4362000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4364000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4366000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4368000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4370000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4372000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4374000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4376000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4378000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4380000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4382000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4384000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4386000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4388000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4390000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4392000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4394000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4396000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4398000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4400000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4402000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4404000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4406000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4408000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4410000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4412000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4414000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4416000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4418000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4420000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4422000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4424000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4426000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4428000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4430000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4432000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4434000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4436000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4438000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4440000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4442000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4444000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4446000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4448000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4450000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4452000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4454000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4456000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4458000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4460000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4462000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4464000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4466000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4468000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4470000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4472000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4474000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4476000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4478000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4480000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4482000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4484000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4486000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4488000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4490000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4492000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4494000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4496000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4498000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4500000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4502000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4504000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4506000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4508000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4510000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4512000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4514000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4516000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4518000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4520000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4522000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4524000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4526000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4528000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4530000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4532000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4534000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4536000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4538000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4540000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4542000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4544000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4546000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4548000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4550000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4552000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4554000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4556000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4558000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4560000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4562000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4564000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4566000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4568000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4570000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4572000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4574000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4576000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4578000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4580000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4582000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4584000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4586000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4588000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4590000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4592000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4594000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4596000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4598000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4600000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4602000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4604000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4606000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4608000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4610000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4612000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4614000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4616000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4618000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4620000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4622000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4624000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4626000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4628000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4630000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4632000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4634000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4636000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4638000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4640000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4642000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4644000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4646000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4648000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4650000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4652000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4654000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4656000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4658000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4660000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4662000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4664000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4666000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4668000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4670000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4672000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4674000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4676000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4678000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4680000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4682000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4684000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4686000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4688000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4690000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4692000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4694000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4696000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4698000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4700000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4702000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4704000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4706000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4708000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4710000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4712000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4714000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4716000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4718000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4720000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4722000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4724000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4726000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4728000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4730000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4732000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4734000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4736000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4738000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4740000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4742000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4744000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4746000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4748000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4750000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4752000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4754000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4756000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4758000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4760000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4762000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4764000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4766000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4768000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4770000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4772000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4774000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4776000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4778000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4780000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4782000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4784000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4786000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4788000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4790000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4792000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4794000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4796000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4798000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4800000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4802000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4804000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4806000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4808000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4810000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4812000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4814000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4816000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4818000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4820000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4822000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4824000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4826000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4828000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4830000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4832000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4834000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4836000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4838000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4840000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4842000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4844000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4846000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4848000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4850000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4852000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4854000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4856000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4858000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4860000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4862000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4864000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4866000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4868000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4870000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4872000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4874000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4876000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4878000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4880000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4882000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4884000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4886000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4888000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4890000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4892000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4894000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4896000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4898000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4900000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4902000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4904000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4906000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4908000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4910000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4912000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4914000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4916000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4918000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4920000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4922000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4924000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4926000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4928000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4930000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4932000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4934000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4936000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4938000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4940000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4942000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4944000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4946000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4948000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4950000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4952000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4954000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4956000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4958000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4960000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4962000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4964000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4966000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4968000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4970000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4972000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4974000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4976000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4978000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4980000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4982000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4984000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4986000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4988000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4990000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 4992000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4994000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4996000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 4998000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5000000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5002000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5004000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5006000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5008000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5010000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5012000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5014000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5016000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5018000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5020000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5022000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5024000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5026000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5028000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5030000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5032000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5034000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5036000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5038000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5040000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5042000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5044000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5046000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5048000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5050000
Data Mismatch. Golden data_out: 0, Netlist data_out: 0, Golden Channel_bond_sync_out: 1, Netlist Channel_bond_sync_out: z, Time: 5052000
Data Mismatch. Golden data_out: 1, Netlist data_out: 1, Golden Channel_bond_sync_out: 0, Netlist Channel_bond_sync_out: z, Time: 5054000
2501 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./sim/co_sim_tb/co_sim_primitive_example_design_13.v:92: $finish called at 5074000 (1ps)
INFO: SGT: Gate simulation for design: primitive_example_design_13 had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: primitive_example_design_13
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_13_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_13 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_13_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_13 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_primitive_example_design_13_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.11 seconds (max_rss 17.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.9 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.5 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   13 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 1 (1 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 2
Constant Pins Marked: 13
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 63
    .input :      13
    .output:      24
    0-LUT  :       1
    6-LUT  :      24
    dffre  :       1
  Nets  : 39
    Avg Fanout:     1.7
    Max Fanout:    15.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 107
  Timing Graph Edges: 112
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:339:execute$717' Fanout: 1 pins (0.9%), 1 blocks (1.6%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:339:execute$717'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:339:execute$717' Source: '$auto$clkbufmap.cc:339:execute$717.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif'.

After removing unused inputs...
	total blocks: 63, total nets: 39, total inputs: 13, total outputs: 24
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/63        3%                            1    64 x 46    
     4/63        6%                            1    64 x 46    
     6/63        9%                            1    64 x 46    
     8/63       12%                            1    64 x 46    
    10/63       15%                            1    64 x 46    
    12/63       19%                            1    64 x 46    
    14/63       22%                            1    64 x 46    
    16/63       25%                            2    64 x 46    
    18/63       28%                            2    64 x 46    
    20/63       31%                            2    64 x 46    
    22/63       34%                            2    64 x 46    
    24/63       38%                            2    64 x 46    
    26/63       41%                            2    64 x 46    
    28/63       44%                            3    64 x 46    
    30/63       47%                            5    64 x 46    
    32/63       50%                            7    64 x 46    
    34/63       53%                            9    64 x 46    
    36/63       57%                           11    64 x 46    
    38/63       60%                           13    64 x 46    
    40/63       63%                           15    64 x 46    
    42/63       66%                           17    64 x 46    
    44/63       69%                           19    64 x 46    
    46/63       73%                           21    64 x 46    
    48/63       76%                           23    64 x 46    
    50/63       79%                           25    64 x 46    
    52/63       82%                           27    64 x 46    
    54/63       85%                           29    64 x 46    
    56/63       88%                           31    64 x 46    
    58/63       92%                           33    64 x 46    
    60/63       95%                           35    64 x 46    
    62/63       98%                           37    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 14
  LEs used for logic and registers    : 0
  LEs used for logic only             : 14
  LEs used for registers only         : 0

Incr Slack updates 1 in 3.73e-06 sec
Full Max Req/Worst Slack updates 1 in 7.741e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.087e-06 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         37                               0.648649                     0.351351   
       clb          2                                      9                           13   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 39 nets, 39 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 20.9 MiB, delta_rss +1.7 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.07 seconds (max_rss 59.0 MiB, delta_rss +38.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 39
Netlist num_blocks: 39
Netlist EMPTY blocks: 0.
Netlist io blocks: 37.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 13
Netlist output pins: 24

Pb types usage...
  io             : 37
   io_output     : 24
    outpad       : 24
   io_input      : 13
    inpad        : 13
  clb            : 2
   clb_lr        : 2
    fle          : 14
     fast6       : 2
      lut6       : 2
       lut       : 2
     ble5        : 24
      lut5       : 23
       lut       : 23
      ff         : 1
       DFFRE     : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		37	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 14.65 seconds (max_rss 477.4 MiB, delta_rss +418.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 15.37 seconds (max_rss 477.4 MiB, delta_rss +418.3 MiB)


Flow timing analysis took 0.00341225 seconds (0.00337463 STA, 3.7613e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 16.02 seconds (max_rss 477.4 MiB)
INFO: PAC: Design primitive_example_design_13 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: primitive_example_design_13
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --output primitive_example_design_13_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map primitive_example_design_13.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml --write_repack primitive_example_design_13_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/config.json









Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_13_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_13 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route --place --fix_clusters primitive_example_design_13_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_13_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_13 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route --place --fix_clusters primitive_example_design_13_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_primitive_example_design_13_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 17.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'primitive_example_design_13_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: primitive_example_design_13_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.9 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.5 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   13 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 1 (1 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 2
Constant Pins Marked: 13
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 63
    .input :      13
    .output:      24
    0-LUT  :       1
    6-LUT  :      24
    dffre  :       1
  Nets  : 39
    Avg Fanout:     1.7
    Max Fanout:    15.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 107
  Timing Graph Edges: 112
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:339:execute$717' Fanout: 1 pins (0.9%), 1 blocks (1.6%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:339:execute$717'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:339:execute$717' Source: '$auto$clkbufmap.cc:339:execute$717.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.07 seconds (max_rss 57.9 MiB, delta_rss +38.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 39
Netlist num_blocks: 39
Netlist EMPTY blocks: 0.
Netlist io blocks: 37.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 13
Netlist output pins: 24

Pb types usage...
  io             : 37
   io_output     : 24
    outpad       : 24
   io_input      : 13
    inpad        : 13
  clb            : 2
   clb_lr        : 2
    fle          : 14
     fast6       : 2
      lut6       : 2
       lut       : 2
     ble5        : 24
      lut5       : 23
       lut       : 23
      ff         : 1
       DFFRE     : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		37	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 14.95 seconds (max_rss 476.6 MiB, delta_rss +418.5 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 15.67 seconds (max_rss 476.6 MiB, delta_rss +418.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 34.15 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for OPIN in dsp
Warning 185: Found no more sample locations for SOURCE in bram
Warning 186: Found no more sample locations for OPIN in bram
## Computing src/opin lookahead took 0.13 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 34.39 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 187: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 700: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 701: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 41.73 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 41.76 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading primitive_example_design_13_pin_loc.place.

Warning 702: Block out:channel_sync_out_wire has an invalid name and it is going to be skipped.
Successfully read constraints file primitive_example_design_13_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)

There are 41 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 491

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 3.06875 td_cost: 1.39512e-08
Initial placement estimated Critical Path Delay (CPD): 3.92292 ns
Initial placement estimated setup Total Negative Slack (sTNS): -33.3444 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -3.92292 ns

Initial placement estimated setup slack histogram:
[ -3.9e-09: -3.6e-09) 2 ( 16.7%) |**************
[ -3.6e-09: -3.3e-09) 2 ( 16.7%) |**************
[ -3.3e-09:   -3e-09) 0 (  0.0%) |
[   -3e-09: -2.7e-09) 0 (  0.0%) |
[ -2.7e-09: -2.4e-09) 7 ( 58.3%) |*************************************************
[ -2.4e-09: -2.1e-09) 0 (  0.0%) |
[ -2.1e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -9.3e-10) 1 (  8.3%) |*******
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 66
Warning 703: Starting t: 0 of 39 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00   1.000       3.07 1.3951e-08   3.923      -33.3   -3.923   0.000  0.0000   63.0     1.00        66  0.200
   2    0.0 0.0e+00   0.414       1.01 6.9714e-09   3.923      -33.3   -3.923   0.061  0.0290   63.0     1.00       132  0.950
## Placement Quench took 0.00 seconds (max_rss 476.6 MiB)
post-quench CPD = 2.85584 (ns) 

BB estimate of min-dist (placement) wire length: 147

Completed placement consistency check successfully.

Swaps called: 171

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.85584 ns, Fmax: 350.159 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.85584 ns
Placement estimated setup Total Negative Slack (sTNS): -27.8352 ns

Placement estimated setup slack histogram:
[ -2.9e-09: -2.6e-09) 1 (  8.3%) |*****
[ -2.6e-09: -2.4e-09) 9 ( 75.0%) |*************************************************
[ -2.4e-09: -2.1e-09) 0 (  0.0%) |
[ -2.1e-09: -1.9e-09) 1 (  8.3%) |*****
[ -1.9e-09: -1.7e-09) 0 (  0.0%) |
[ -1.7e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -9.4e-10) 0 (  0.0%) |
[ -9.4e-10:   -7e-10) 0 (  0.0%) |
[   -7e-10: -4.6e-10) 1 (  8.3%) |*****

Placement estimated geomean non-virtual intra-domain period: 2.85584 ns (350.159 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 2.85584 ns (350.159 MHz)

Placement cost: 0.386141, bb_cost: 0.91875, td_cost: 7.14493e-09, 

Placement resource usage:
  io  implemented as io_top: 37
  clb implemented as clb   : 2

Placement number of temperatures: 2
Placement total # of swap attempts: 171
	Swaps accepted:   4 ( 2.3 %)
	Swaps rejected:  61 (35.7 %)
	Swaps aborted: 106 (62.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                14.37            0.00            0.00           100.00       
                   Median                 13.17            0.00            0.00           100.00       
                   Centroid               14.97            0.00            0.00           100.00       
                   W. Centroid            18.56            0.00            0.00           100.00       

clb                Uniform                2.99             0.00            100.00         0.00         
                   Median                 29.94            4.00            96.00          0.00         
                   Centroid               2.40             25.00           75.00          0.00         
                   W. Centroid            1.80             0.00            100.00         0.00         
                   W. Median              0.60             0.00            100.00         0.00         
                   Feasible Region        1.20             50.00           50.00          0.00         


Placement Quench timing analysis took 0.000101489 seconds (9.2172e-05 STA, 9.317e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0059128 seconds (0.0058329 STA, 7.9902e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.02 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0059128 seconds (0.0058329 STA, 7.9902e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 92.44 seconds (max_rss 476.6 MiB)
Incr Slack updates 4 in 1.495e-05 sec
Full Max Req/Worst Slack updates 2 in 1.2397e-05 sec
Incr Max Req/Worst Slack updates 2 in 5.098e-06 sec
Incr Criticality updates 2 in 8.486e-06 sec
Full Criticality updates 2 in 1.4933e-05 sec
INFO: PLC: Design primitive_example_design_13 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: primitive_example_design_13
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_13_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_13 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_13_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_13 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_primitive_example_design_13_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: primitive_example_design_13_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.8 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.5 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   13 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 1 (1 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 2
Constant Pins Marked: 13
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 63
    .input :      13
    .output:      24
    0-LUT  :       1
    6-LUT  :      24
    dffre  :       1
  Nets  : 39
    Avg Fanout:     1.7
    Max Fanout:    15.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 107
  Timing Graph Edges: 112
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:339:execute$717' Fanout: 1 pins (0.9%), 1 blocks (1.6%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:339:execute$717'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:339:execute$717' Source: '$auto$clkbufmap.cc:339:execute$717.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 57.9 MiB, delta_rss +38.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 39
Netlist num_blocks: 39
Netlist EMPTY blocks: 0.
Netlist io blocks: 37.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 13
Netlist output pins: 24

Pb types usage...
  io             : 37
   io_output     : 24
    outpad       : 24
   io_input      : 13
    inpad        : 13
  clb            : 2
   clb_lr        : 2
    fle          : 14
     fast6       : 2
      lut6       : 2
       lut       : 2
     ble5        : 24
      lut5       : 23
       lut       : 23
      ff         : 1
       DFFRE     : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		37	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 14.06 seconds (max_rss 476.6 MiB, delta_rss +418.5 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.76 seconds (max_rss 476.6 MiB, delta_rss +418.5 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place.

# Load Placement took 0.04 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 35.66 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for OPIN in dsp
Warning 185: Found no more sample locations for SOURCE in bram
Warning 186: Found no more sample locations for OPIN in bram
## Computing src/opin lookahead took 0.11 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 35.88 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 16 ( 38.1%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  1 (  2.4%) |***
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  1 (  2.4%) |***
[      0.8:      0.9) 12 ( 28.6%) |************************************
[      0.9:        1) 12 ( 28.6%) |************************************
## Initializing router criticalities took 0.00 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   11810      38      41       9 ( 0.001%)     312 ( 0.0%)    3.210     -29.84     -3.210      0.000      0.000      N/A
   2    0.0     0.5    1    2502      11      13       5 ( 0.000%)     306 ( 0.0%)    3.210     -29.84     -3.210      0.000      0.000      N/A
   3    0.0     0.6    0    2013       8       9       3 ( 0.000%)     312 ( 0.0%)    3.210     -29.90     -3.210      0.000      0.000      N/A
   4    0.0     0.8    0    1411       6       6       2 ( 0.000%)     315 ( 0.0%)    3.210     -29.90     -3.210      0.000      0.000      N/A
   5    0.0     1.1    0     193       3       3       2 ( 0.000%)     315 ( 0.0%)    3.210     -29.90     -3.210      0.000      0.000      N/A
   6    0.0     1.4    0     193       3       3       2 ( 0.000%)     315 ( 0.0%)    3.210     -29.90     -3.210      0.000      0.000      N/A
   7    0.0     1.9    0     198       3       3       1 ( 0.000%)     316 ( 0.0%)    3.210     -29.90     -3.210      0.000      0.000      N/A
   8    0.0     2.4    0      36       1       1       0 ( 0.000%)     316 ( 0.0%)    3.210     -29.90     -3.210      0.000      0.000      N/A
Restoring best routing
Critical path: 3.20952 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 16 ( 38.1%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  1 (  2.4%) |***
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  3 (  7.1%) |*********
[      0.8:      0.9) 11 ( 26.2%) |*********************************
[      0.9:        1) 11 ( 26.2%) |*********************************
Router Stats: total_nets_routed: 73 total_connections_routed: 79 total_heap_pushes: 18356 total_heap_pops: 7008 
# Routing took 0.18 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.05 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -2123262
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 39 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
Found 28 mismatches between routing and packing results.
Fixed 15 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 39 blocks
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 476.6 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         37                               0.648649                     0.351351   
       clb          2                                      9                           13   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 39 nets, 39 nets not absorbed.


Average number of bends per net: 2.39474  Maximum # of bends: 5

Number of global nets: 1
Number of routed nets (nonglobal): 38
Wire length results (in units of 1 clb segments)...
	Total wirelength: 316, average net length: 8.31579
	Maximum net length: 14

Wire length results in terms of physical segments...
	Total wiring segments used: 139, average wire segments per net: 3.65789
	Maximum segments used by a net: 7
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    4 (  0.1%) |
[        0:      0.1) 5666 ( 99.9%) |**********************************************
Maximum routing channel utilization:      0.17 at (49,43)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       0   0.000      160
                        36       0   0.000      160
                        37       0   0.000      160
                        38       0   0.000      160
                        39       0   0.000      160
                        40       1   0.031      160
                        41       3   0.094      160
                        42       5   0.359      160
                        43      27   1.594      160
                        44       8   0.641      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       0   0.000      160
                        36       0   0.000      160
                        37       0   0.000      160
                        38       0   0.000      160
                        39       0   0.000      160
                        40       0   0.000      160
                        41       0   0.000      160
                        42       0   0.000      160
                        43       0   0.000      160
                        44       0   0.000      160
                        45       1   0.022      160
                        46       1   0.022      160
                        47       0   0.000      160
                        48      13   0.913      160
                        49      19   0.891      160
                        50       5   0.326      160
                        51      15   0.848      160
                        52       2   0.043      160
                        53       1   0.022      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1    0.000336
                                             4    0.000385

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1    0.000327
                                             4    0.000464

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1        0.000331
                             L4        0.000425

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0    0.000331
                             L4    1    0.000425

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  5.5e-10:  7.4e-10) 1 (  8.3%) |******
[  7.4e-10:  9.2e-10) 0 (  0.0%) |
[  9.2e-10:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.5e-09) 0 (  0.0%) |
[  1.5e-09:  1.7e-09) 0 (  0.0%) |
[  1.7e-09:  1.8e-09) 1 (  8.3%) |******
[  1.8e-09:    2e-09) 2 ( 16.7%) |************
[    2e-09:  2.2e-09) 0 (  0.0%) |
[  2.2e-09:  2.4e-09) 8 ( 66.7%) |*************************************************

Final critical path delay (least slack): 3.20952 ns, Fmax: 311.573 MHz
Final setup Worst Negative Slack (sWNS): -3.20952 ns
Final setup Total Negative Slack (sTNS): -29.8964 ns

Final setup slack histogram:
[ -3.2e-09: -2.9e-09) 1 (  8.3%) |**********
[ -2.9e-09: -2.7e-09) 5 ( 41.7%) |*************************************************
[ -2.7e-09: -2.4e-09) 2 ( 16.7%) |********************
[ -2.4e-09: -2.2e-09) 3 ( 25.0%) |*****************************
[ -2.2e-09: -1.9e-09) 0 (  0.0%) |
[ -1.9e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -8.4e-10) 0 (  0.0%) |
[ -8.4e-10: -5.7e-10) 1 (  8.3%) |**********

Final geomean non-virtual intra-domain period: 3.20952 ns (311.573 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 3.20952 ns (311.573 MHz)

Writing Implementation Netlist: fabric_primitive_example_design_13_post_synthesis.v
Writing Implementation Netlist: fabric_primitive_example_design_13_post_synthesis.blif
Writing Implementation SDF    : fabric_primitive_example_design_13_post_synthesis.sdf
Incr Slack updates 1 in 8.187e-06 sec
Full Max Req/Worst Slack updates 1 in 5.643e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.2486e-05 sec
Flow timing analysis took 0.00741879 seconds (0.00693781 STA, 0.000480977 slack) (10 full updates: 0 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 51.75 seconds (max_rss 476.6 MiB)
Incr Slack updates 9 in 3.6732e-05 sec
Full Max Req/Worst Slack updates 1 in 7.941e-06 sec
Incr Max Req/Worst Slack updates 8 in 7.0796e-05 sec
Incr Criticality updates 7 in 5.1616e-05 sec
Full Criticality updates 2 in 2.1404e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synthesis.v_
INFO: RTE: Design primitive_example_design_13 is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: primitive_example_design_13
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_primitive_example_design_13 -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./sim/co_sim_tb/co_sim_primitive_example_design_13.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/post_pnr_wrapper_primitive_example_design_13_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:279: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:280: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.05 seconds.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/post_pnr_wrapper_primitive_example_design_13_post_synth.v:154: error: port ``channel_sync_out_wire'' is not a port of $auto$rs_design_edit.cc:1145:execute$757.
1 error(s) during elaboration.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg26985fded" -f"/tmp/ivrlg6985fded" -p"/tmp/ivrli6985fded" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh6985fded" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
ERROR: SPR: Design primitive_example_design_13 simulation compilation failed!

ERROR: SPR: Design primitive_example_design_13 Post-PnR simulation failed!

Design primitive_example_design_13 simulation compilation failed!
Design primitive_example_design_13 Post-PnR simulation failed!

    while executing
"simulate pnr icarus"
    (file "raptor_tcl.tcl" line 46)
