
vrs_zadanie8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007094  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  08007228  08007228  00017228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076c8  080076c8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080076c8  080076c8  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080076c8  080076c8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076c8  080076c8  000176c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076cc  080076cc  000176cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080076d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00000084  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000260  20000260  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009ebf  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e8e  00000000  00000000  0002a0cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008b8  00000000  00000000  0002bf60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000007c0  00000000  00000000  0002c818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018128  00000000  00000000  0002cfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007668  00000000  00000000  00045100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007c0ac  00000000  00000000  0004c768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000c8814  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000366c  00000000  00000000  000c8868  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800720c 	.word	0x0800720c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800720c 	.word	0x0800720c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <hts221_write_byte>:
static float H1rh = 0;
static float H0T0out = 0;
static float H1T0out = 0;

void hts221_write_byte(uint8_t reg_addr, uint8_t value)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	460a      	mov	r2, r1
 8000c52:	71fb      	strb	r3, [r7, #7]
 8000c54:	4613      	mov	r3, r2
 8000c56:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, address, 0);
 8000c58:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <hts221_write_byte+0x28>)
 8000c5a:	781a      	ldrb	r2, [r3, #0]
 8000c5c:	79f9      	ldrb	r1, [r7, #7]
 8000c5e:	79b8      	ldrb	r0, [r7, #6]
 8000c60:	2300      	movs	r3, #0
 8000c62:	f000 fe79 	bl	8001958 <i2c_master_write>
}
 8000c66:	bf00      	nop
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	20000000 	.word	0x20000000

08000c74 <hts221_read_byte>:

uint8_t  hts221_read_byte(uint8_t reg_addr)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b086      	sub	sp, #24
 8000c78:	af02      	add	r7, sp, #8
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, address, 0));
 8000c82:	4b08      	ldr	r3, [pc, #32]	; (8000ca4 <hts221_read_byte+0x30>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	79fa      	ldrb	r2, [r7, #7]
 8000c88:	f107 000f 	add.w	r0, r7, #15
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	9100      	str	r1, [sp, #0]
 8000c90:	2101      	movs	r1, #1
 8000c92:	f000 fea5 	bl	80019e0 <i2c_master_read>
 8000c96:	4603      	mov	r3, r0
 8000c98:	781b      	ldrb	r3, [r3, #0]
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3710      	adds	r7, #16
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000000 	.word	0x20000000

08000ca8 <hts221_init>:

uint8_t hts221_init(void) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b088      	sub	sp, #32
 8000cac:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	77fb      	strb	r3, [r7, #31]

	LL_mDelay(100);
 8000cb2:	2064      	movs	r0, #100	; 0x64
 8000cb4:	f002 fbfa 	bl	80034ac <LL_mDelay>

	uint8_t val = hts221_read_byte(HTS221_REG_WHO_AM_I_ADDR);
 8000cb8:	200f      	movs	r0, #15
 8000cba:	f7ff ffdb 	bl	8000c74 <hts221_read_byte>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	77bb      	strb	r3, [r7, #30]

	if(val == HTS221_WHO_AM_I_VALUE)
 8000cc2:	7fbb      	ldrb	r3, [r7, #30]
 8000cc4:	2bbc      	cmp	r3, #188	; 0xbc
 8000cc6:	d102      	bne.n	8000cce <hts221_init+0x26>
	{
		status = 1;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	77fb      	strb	r3, [r7, #31]
 8000ccc:	e001      	b.n	8000cd2 <hts221_init+0x2a>
	}
	else			//if the device is not found on one address, try another one
	{
		status = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	77fb      	strb	r3, [r7, #31]

	}
	//nastavenie registrov
	uint8_t ctrl1 = 0b10000011; //PD active mode, reserved, BDU cont update, 12.5Hz rate
 8000cd2:	2383      	movs	r3, #131	; 0x83
 8000cd4:	777b      	strb	r3, [r7, #29]
	hts221_write_byte(HTS221_ADDRESS_CTRL1, ctrl1);
 8000cd6:	7f7b      	ldrb	r3, [r7, #29]
 8000cd8:	4619      	mov	r1, r3
 8000cda:	2020      	movs	r0, #32
 8000cdc:	f7ff ffb4 	bl	8000c48 <hts221_write_byte>



	//nastavenie kalibracnych registrov
	uint8_t H0rHx2 = hts221_read_byte(HTS221_ADDRESS_H0rHx2);
 8000ce0:	2030      	movs	r0, #48	; 0x30
 8000ce2:	f7ff ffc7 	bl	8000c74 <hts221_read_byte>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	773b      	strb	r3, [r7, #28]
	uint8_t H1rHx2 = hts221_read_byte(HTS221_ADDRESS_H1rHx2);
 8000cea:	2031      	movs	r0, #49	; 0x31
 8000cec:	f7ff ffc2 	bl	8000c74 <hts221_read_byte>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	76fb      	strb	r3, [r7, #27]



	uint8_t T0degCx8 = hts221_read_byte(HTS221_ADDRESS_T0degCx8);
 8000cf4:	2032      	movs	r0, #50	; 0x32
 8000cf6:	f7ff ffbd 	bl	8000c74 <hts221_read_byte>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	76bb      	strb	r3, [r7, #26]
	uint8_t T1degCx8 = hts221_read_byte(HTS221_ADDRESS_T1degCx8);
 8000cfe:	2033      	movs	r0, #51	; 0x33
 8000d00:	f7ff ffb8 	bl	8000c74 <hts221_read_byte>
 8000d04:	4603      	mov	r3, r0
 8000d06:	767b      	strb	r3, [r7, #25]

	uint8_t T1T0MSB = hts221_read_byte(HTS221_ADDRESS_T1T0MSB);
 8000d08:	2035      	movs	r0, #53	; 0x35
 8000d0a:	f7ff ffb3 	bl	8000c74 <hts221_read_byte>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	763b      	strb	r3, [r7, #24]

	uint16_t T0degCx8MSB =  T1T0MSB & 0x3;
 8000d12:	7e3b      	ldrb	r3, [r7, #24]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	f003 0303 	and.w	r3, r3, #3
 8000d1a:	82fb      	strh	r3, [r7, #22]
	uint16_t T1degCx8MSB =  (T1T0MSB & (0x3 << 2)) >> 2;
 8000d1c:	7e3b      	ldrb	r3, [r7, #24]
 8000d1e:	109b      	asrs	r3, r3, #2
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	f003 0303 	and.w	r3, r3, #3
 8000d26:	82bb      	strh	r3, [r7, #20]

	int16_t T0degCx8_final = T0degCx8  | (T0degCx8MSB << 8);
 8000d28:	7ebb      	ldrb	r3, [r7, #26]
 8000d2a:	b21a      	sxth	r2, r3
 8000d2c:	8afb      	ldrh	r3, [r7, #22]
 8000d2e:	021b      	lsls	r3, r3, #8
 8000d30:	b21b      	sxth	r3, r3
 8000d32:	4313      	orrs	r3, r2
 8000d34:	827b      	strh	r3, [r7, #18]
	int16_t T1degCx8_final = T1degCx8  | (T1degCx8MSB << 8);
 8000d36:	7e7b      	ldrb	r3, [r7, #25]
 8000d38:	b21a      	sxth	r2, r3
 8000d3a:	8abb      	ldrh	r3, [r7, #20]
 8000d3c:	021b      	lsls	r3, r3, #8
 8000d3e:	b21b      	sxth	r3, r3
 8000d40:	4313      	orrs	r3, r2
 8000d42:	823b      	strh	r3, [r7, #16]




	uint8_t H0T0OUTLOW = hts221_read_byte(HTS221_ADDRESS_H0T0OUTL);
 8000d44:	2036      	movs	r0, #54	; 0x36
 8000d46:	f7ff ff95 	bl	8000c74 <hts221_read_byte>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	73fb      	strb	r3, [r7, #15]
	uint8_t H0T0OUTHIGH = hts221_read_byte(HTS221_ADDRESS_H0T0OUTH);
 8000d4e:	2037      	movs	r0, #55	; 0x37
 8000d50:	f7ff ff90 	bl	8000c74 <hts221_read_byte>
 8000d54:	4603      	mov	r3, r0
 8000d56:	73bb      	strb	r3, [r7, #14]

	int16_t H0T0OUT = H0T0OUTLOW | (H0T0OUTHIGH << 8);
 8000d58:	7bfb      	ldrb	r3, [r7, #15]
 8000d5a:	b21a      	sxth	r2, r3
 8000d5c:	7bbb      	ldrb	r3, [r7, #14]
 8000d5e:	021b      	lsls	r3, r3, #8
 8000d60:	b21b      	sxth	r3, r3
 8000d62:	4313      	orrs	r3, r2
 8000d64:	81bb      	strh	r3, [r7, #12]



	uint8_t H1T0OUTLOW = hts221_read_byte(HTS221_ADDRESS_H1T0OUTL);
 8000d66:	203a      	movs	r0, #58	; 0x3a
 8000d68:	f7ff ff84 	bl	8000c74 <hts221_read_byte>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	72fb      	strb	r3, [r7, #11]
	uint8_t H1T0OUTHIGH = hts221_read_byte(HTS221_ADDRESS_H1T0OUTH);
 8000d70:	203b      	movs	r0, #59	; 0x3b
 8000d72:	f7ff ff7f 	bl	8000c74 <hts221_read_byte>
 8000d76:	4603      	mov	r3, r0
 8000d78:	72bb      	strb	r3, [r7, #10]

	int16_t H1TOUT = H1T0OUTLOW  | (H1T0OUTHIGH << 8);
 8000d7a:	7afb      	ldrb	r3, [r7, #11]
 8000d7c:	b21a      	sxth	r2, r3
 8000d7e:	7abb      	ldrb	r3, [r7, #10]
 8000d80:	021b      	lsls	r3, r3, #8
 8000d82:	b21b      	sxth	r3, r3
 8000d84:	4313      	orrs	r3, r2
 8000d86:	813b      	strh	r3, [r7, #8]




	uint8_t T0OUTLOW = hts221_read_byte(HTS221_ADDRESS_T0OUTL);
 8000d88:	203c      	movs	r0, #60	; 0x3c
 8000d8a:	f7ff ff73 	bl	8000c74 <hts221_read_byte>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	71fb      	strb	r3, [r7, #7]
	uint8_t T0OUTHIGH = hts221_read_byte(HTS221_ADDRESS_T0OUTH);
 8000d92:	203d      	movs	r0, #61	; 0x3d
 8000d94:	f7ff ff6e 	bl	8000c74 <hts221_read_byte>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	71bb      	strb	r3, [r7, #6]

	int16_t T0OUT = T0OUTLOW | (T0OUTHIGH << 8);
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	b21a      	sxth	r2, r3
 8000da0:	79bb      	ldrb	r3, [r7, #6]
 8000da2:	021b      	lsls	r3, r3, #8
 8000da4:	b21b      	sxth	r3, r3
 8000da6:	4313      	orrs	r3, r2
 8000da8:	80bb      	strh	r3, [r7, #4]




	uint8_t T1OUTLOW = hts221_read_byte(HTS221_ADDRESS_T1OUTL);
 8000daa:	203e      	movs	r0, #62	; 0x3e
 8000dac:	f7ff ff62 	bl	8000c74 <hts221_read_byte>
 8000db0:	4603      	mov	r3, r0
 8000db2:	70fb      	strb	r3, [r7, #3]
	uint8_t T1OUTHIGH = hts221_read_byte(HTS221_ADDRESS_T1OUTH);
 8000db4:	203f      	movs	r0, #63	; 0x3f
 8000db6:	f7ff ff5d 	bl	8000c74 <hts221_read_byte>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	70bb      	strb	r3, [r7, #2]

	int16_t T1OUT =  T1OUTLOW | (T1OUTHIGH << 8);
 8000dbe:	78fb      	ldrb	r3, [r7, #3]
 8000dc0:	b21a      	sxth	r2, r3
 8000dc2:	78bb      	ldrb	r3, [r7, #2]
 8000dc4:	021b      	lsls	r3, r3, #8
 8000dc6:	b21b      	sxth	r3, r3
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	803b      	strh	r3, [r7, #0]


	//HODNOTY POTREBNE PRE KALIBRACIU VYSLEDNEJ HODNOTY TEPLOTY (TEMPETATURE)
	T0deg = T0degCx8_final/8.0f;
 8000dcc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000dd0:	ee07 3a90 	vmov	s15, r3
 8000dd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dd8:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8000ddc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000de0:	4b28      	ldr	r3, [pc, #160]	; (8000e84 <hts221_init+0x1dc>)
 8000de2:	edc3 7a00 	vstr	s15, [r3]
	T1deg = T1degCx8_final/8.0f;
 8000de6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000dea:	ee07 3a90 	vmov	s15, r3
 8000dee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000df2:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8000df6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dfa:	4b23      	ldr	r3, [pc, #140]	; (8000e88 <hts221_init+0x1e0>)
 8000dfc:	edc3 7a00 	vstr	s15, [r3]

	T0out = T0OUT;
 8000e00:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e04:	ee07 3a90 	vmov	s15, r3
 8000e08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e0c:	4b1f      	ldr	r3, [pc, #124]	; (8000e8c <hts221_init+0x1e4>)
 8000e0e:	edc3 7a00 	vstr	s15, [r3]
	T1out = T1OUT;
 8000e12:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000e16:	ee07 3a90 	vmov	s15, r3
 8000e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e1e:	4b1c      	ldr	r3, [pc, #112]	; (8000e90 <hts221_init+0x1e8>)
 8000e20:	edc3 7a00 	vstr	s15, [r3]

	//HODNOTY POTREBNE PRE KALIBRACIU VYSLEDNEJ HODNOTY VLHKOSTI (RELATIVE HUMIDITY)
	H0rh = H0rHx2/2.0f;
 8000e24:	7f3b      	ldrb	r3, [r7, #28]
 8000e26:	ee07 3a90 	vmov	s15, r3
 8000e2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e2e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000e32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e36:	4b17      	ldr	r3, [pc, #92]	; (8000e94 <hts221_init+0x1ec>)
 8000e38:	edc3 7a00 	vstr	s15, [r3]
	H1rh = H1rHx2/2.0f;
 8000e3c:	7efb      	ldrb	r3, [r7, #27]
 8000e3e:	ee07 3a90 	vmov	s15, r3
 8000e42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e46:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000e4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e4e:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <hts221_init+0x1f0>)
 8000e50:	edc3 7a00 	vstr	s15, [r3]

	H0T0out = H0T0OUT;
 8000e54:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e58:	ee07 3a90 	vmov	s15, r3
 8000e5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e60:	4b0e      	ldr	r3, [pc, #56]	; (8000e9c <hts221_init+0x1f4>)
 8000e62:	edc3 7a00 	vstr	s15, [r3]
	H1T0out = H1TOUT;
 8000e66:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000e6a:	ee07 3a90 	vmov	s15, r3
 8000e6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e72:	4b0b      	ldr	r3, [pc, #44]	; (8000ea0 <hts221_init+0x1f8>)
 8000e74:	edc3 7a00 	vstr	s15, [r3]

	return status;
 8000e78:	7ffb      	ldrb	r3, [r7, #31]
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3720      	adds	r7, #32
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	200001f8 	.word	0x200001f8
 8000e88:	200001fc 	.word	0x200001fc
 8000e8c:	20000200 	.word	0x20000200
 8000e90:	20000204 	.word	0x20000204
 8000e94:	20000208 	.word	0x20000208
 8000e98:	2000020c 	.word	0x2000020c
 8000e9c:	20000210 	.word	0x20000210
 8000ea0:	20000214 	.word	0x20000214

08000ea4 <hts221_get_temperature>:

float hts221_get_temperature()  {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
	//LINEARNA INTERPOLACIA VZOREC: y = y1 + ((x  x1) / (x2  x1)) * (y2  y1)

	//TEPLOTA: x = temperature out(measured), x1 = T0out, x2 = T1out
	// y = temperature deg(measured), y1 = T0deg, y2 = T1deg

	uint8_t l_temperature = hts221_read_byte(HTS221_ADDRESS_TEMPOUTL);
 8000eaa:	202a      	movs	r0, #42	; 0x2a
 8000eac:	f7ff fee2 	bl	8000c74 <hts221_read_byte>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	71fb      	strb	r3, [r7, #7]
	uint8_t h_temperature = hts221_read_byte(HTS221_ADDRESS_TEMPOUTH);
 8000eb4:	202b      	movs	r0, #43	; 0x2b
 8000eb6:	f7ff fedd 	bl	8000c74 <hts221_read_byte>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71bb      	strb	r3, [r7, #6]

	int16_t temperature = l_temperature | (h_temperature << 8);
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	b21a      	sxth	r2, r3
 8000ec2:	79bb      	ldrb	r3, [r7, #6]
 8000ec4:	021b      	lsls	r3, r3, #8
 8000ec6:	b21b      	sxth	r3, r3
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	80bb      	strh	r3, [r7, #4]

	float final_temperature = T0deg + ((temperature - T0out) / (T1out-T0out)) * (T1deg - T0deg);
 8000ecc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000ed0:	ee07 3a90 	vmov	s15, r3
 8000ed4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ed8:	4b13      	ldr	r3, [pc, #76]	; (8000f28 <hts221_get_temperature+0x84>)
 8000eda:	edd3 7a00 	vldr	s15, [r3]
 8000ede:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000ee2:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <hts221_get_temperature+0x88>)
 8000ee4:	ed93 7a00 	vldr	s14, [r3]
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <hts221_get_temperature+0x84>)
 8000eea:	edd3 7a00 	vldr	s15, [r3]
 8000eee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	; (8000f30 <hts221_get_temperature+0x8c>)
 8000ef8:	edd3 6a00 	vldr	s13, [r3]
 8000efc:	4b0d      	ldr	r3, [pc, #52]	; (8000f34 <hts221_get_temperature+0x90>)
 8000efe:	edd3 7a00 	vldr	s15, [r3]
 8000f02:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f0a:	4b0a      	ldr	r3, [pc, #40]	; (8000f34 <hts221_get_temperature+0x90>)
 8000f0c:	edd3 7a00 	vldr	s15, [r3]
 8000f10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f14:	edc7 7a00 	vstr	s15, [r7]

	return final_temperature;
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	ee07 3a90 	vmov	s15, r3
}
 8000f1e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000200 	.word	0x20000200
 8000f2c:	20000204 	.word	0x20000204
 8000f30:	200001fc 	.word	0x200001fc
 8000f34:	200001f8 	.word	0x200001f8

08000f38 <hts221_get_relative_humidity>:

float hts221_get_relative_humidity() {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
	//LINEARNA INTERPOLACIA VZOREC: y = y1 + ((x  x1) / (x2  x1)) * (y2  y1)

	//VLHKOST: x = humidity out(measured), x1 = H0T0out, x2 = H1T0out
    // y = humidity rh(measured), y1 = H0rh, y2 = H1rh

	uint8_t l_humidity = hts221_read_byte(HTS221_ADDRESS_HUMIDITYOUTL);
 8000f3e:	2028      	movs	r0, #40	; 0x28
 8000f40:	f7ff fe98 	bl	8000c74 <hts221_read_byte>
 8000f44:	4603      	mov	r3, r0
 8000f46:	71fb      	strb	r3, [r7, #7]
	uint8_t h_humidity = hts221_read_byte(HTS221_ADDRESS_HUMIDITYOUTH);
 8000f48:	2029      	movs	r0, #41	; 0x29
 8000f4a:	f7ff fe93 	bl	8000c74 <hts221_read_byte>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71bb      	strb	r3, [r7, #6]

	int16_t humidity = l_humidity | (h_humidity  << 8);
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	b21a      	sxth	r2, r3
 8000f56:	79bb      	ldrb	r3, [r7, #6]
 8000f58:	021b      	lsls	r3, r3, #8
 8000f5a:	b21b      	sxth	r3, r3
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	80bb      	strh	r3, [r7, #4]

	float final_humidity = H0rh + ((humidity - H0T0out) / (H1T0out-H0T0out)) * (H1rh - H0rh);
 8000f60:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f64:	ee07 3a90 	vmov	s15, r3
 8000f68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f6c:	4b13      	ldr	r3, [pc, #76]	; (8000fbc <hts221_get_relative_humidity+0x84>)
 8000f6e:	edd3 7a00 	vldr	s15, [r3]
 8000f72:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <hts221_get_relative_humidity+0x88>)
 8000f78:	ed93 7a00 	vldr	s14, [r3]
 8000f7c:	4b0f      	ldr	r3, [pc, #60]	; (8000fbc <hts221_get_relative_humidity+0x84>)
 8000f7e:	edd3 7a00 	vldr	s15, [r3]
 8000f82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <hts221_get_relative_humidity+0x8c>)
 8000f8c:	edd3 6a00 	vldr	s13, [r3]
 8000f90:	4b0d      	ldr	r3, [pc, #52]	; (8000fc8 <hts221_get_relative_humidity+0x90>)
 8000f92:	edd3 7a00 	vldr	s15, [r3]
 8000f96:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <hts221_get_relative_humidity+0x90>)
 8000fa0:	edd3 7a00 	vldr	s15, [r3]
 8000fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fa8:	edc7 7a00 	vstr	s15, [r7]

	return final_humidity;
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	ee07 3a90 	vmov	s15, r3
}
 8000fb2:	eeb0 0a67 	vmov.f32	s0, s15
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000210 	.word	0x20000210
 8000fc0:	20000214 	.word	0x20000214
 8000fc4:	2000020c 	.word	0x2000020c
 8000fc8:	20000208 	.word	0x20000208

08000fcc <lps25hb_write_byte>:
#include "math.h"

static uint8_t address = LPS25HB_I2C_ADDRESS_1;

void lps25hb_write_byte(uint8_t reg_addr, uint8_t value)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	460a      	mov	r2, r1
 8000fd6:	71fb      	strb	r3, [r7, #7]
 8000fd8:	4613      	mov	r3, r2
 8000fda:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, address, 0);
 8000fdc:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <lps25hb_write_byte+0x28>)
 8000fde:	781a      	ldrb	r2, [r3, #0]
 8000fe0:	79f9      	ldrb	r1, [r7, #7]
 8000fe2:	79b8      	ldrb	r0, [r7, #6]
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	f000 fcb7 	bl	8001958 <i2c_master_write>
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000001 	.word	0x20000001

08000ff8 <lps25hb_read_byte>:


uint8_t  lps25hb_read_byte(uint8_t reg_addr)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	4603      	mov	r3, r0
 8001000:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	73fb      	strb	r3, [r7, #15]
	(i2c_master_read(&data, 1, reg_addr, address, 0));
 8001006:	4b07      	ldr	r3, [pc, #28]	; (8001024 <lps25hb_read_byte+0x2c>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	79fa      	ldrb	r2, [r7, #7]
 800100c:	f107 000f 	add.w	r0, r7, #15
 8001010:	2100      	movs	r1, #0
 8001012:	9100      	str	r1, [sp, #0]
 8001014:	2101      	movs	r1, #1
 8001016:	f000 fce3 	bl	80019e0 <i2c_master_read>
	return data;
 800101a:	7bfb      	ldrb	r3, [r7, #15]
}
 800101c:	4618      	mov	r0, r3
 800101e:	3710      	adds	r7, #16
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000001 	.word	0x20000001

08001028 <lps25hb_init>:

uint8_t lps25hb_init(void) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 800102e:	2301      	movs	r3, #1
 8001030:	71fb      	strb	r3, [r7, #7]

	LL_mDelay(100);
 8001032:	2064      	movs	r0, #100	; 0x64
 8001034:	f002 fa3a 	bl	80034ac <LL_mDelay>

	uint8_t val = lps25hb_read_byte(LPS25HB_REG_WHO_AM_I_ADDR);
 8001038:	200f      	movs	r0, #15
 800103a:	f7ff ffdd 	bl	8000ff8 <lps25hb_read_byte>
 800103e:	4603      	mov	r3, r0
 8001040:	71bb      	strb	r3, [r7, #6]

	if(val == LPS25HB_WHO_AM_I_VALUE)
 8001042:	79bb      	ldrb	r3, [r7, #6]
 8001044:	2bbd      	cmp	r3, #189	; 0xbd
 8001046:	d102      	bne.n	800104e <lps25hb_init+0x26>
	{
		status = 1;
 8001048:	2301      	movs	r3, #1
 800104a:	71fb      	strb	r3, [r7, #7]
 800104c:	e00f      	b.n	800106e <lps25hb_init+0x46>
	}
	else			//if the device is not found on one address, try another one
	{
		address = LPS25HB_I2C_ADDRESS_1;
 800104e:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <lps25hb_init+0x60>)
 8001050:	22ba      	movs	r2, #186	; 0xba
 8001052:	701a      	strb	r2, [r3, #0]
		val = lps25hb_read_byte(LPS25HB_WHO_AM_I_VALUE);
 8001054:	20bd      	movs	r0, #189	; 0xbd
 8001056:	f7ff ffcf 	bl	8000ff8 <lps25hb_read_byte>
 800105a:	4603      	mov	r3, r0
 800105c:	71bb      	strb	r3, [r7, #6]
		if(val == LPS25HB_REG_WHO_AM_I_ADDR)
 800105e:	79bb      	ldrb	r3, [r7, #6]
 8001060:	2b0f      	cmp	r3, #15
 8001062:	d102      	bne.n	800106a <lps25hb_init+0x42>
		{
			status = 1;
 8001064:	2301      	movs	r3, #1
 8001066:	71fb      	strb	r3, [r7, #7]
 8001068:	e001      	b.n	800106e <lps25hb_init+0x46>
		}
		else
		{
			status = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	71fb      	strb	r3, [r7, #7]
		}
	}
	//nastavenie registrov

	uint8_t ctrl1 = 0b11000000; // power enable,  ODR 25Hz, interupt off, BDU off, autozero off
 800106e:	23c0      	movs	r3, #192	; 0xc0
 8001070:	717b      	strb	r3, [r7, #5]
	lps25hb_write_byte(LPS25HB_ADDRESS_CTRL1, ctrl1);
 8001072:	797b      	ldrb	r3, [r7, #5]
 8001074:	4619      	mov	r1, r3
 8001076:	2020      	movs	r0, #32
 8001078:	f7ff ffa8 	bl	8000fcc <lps25hb_write_byte>

	return status;
 800107c:	79fb      	ldrb	r3, [r7, #7]

}
 800107e:	4618      	mov	r0, r3
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000001 	.word	0x20000001

0800108c <lps25hb_get_pressure>:

float lps25hb_get_pressure() {
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0

	uint8_t xl_pressure = lps25hb_read_byte(LPS25HB_ADDRESS_PRESSOUTXL);
 8001092:	2028      	movs	r0, #40	; 0x28
 8001094:	f7ff ffb0 	bl	8000ff8 <lps25hb_read_byte>
 8001098:	4603      	mov	r3, r0
 800109a:	73fb      	strb	r3, [r7, #15]
	uint8_t l_pressure = lps25hb_read_byte(LPS25HB_ADDRESS_PRESSOUTL);
 800109c:	2029      	movs	r0, #41	; 0x29
 800109e:	f7ff ffab 	bl	8000ff8 <lps25hb_read_byte>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73bb      	strb	r3, [r7, #14]
	uint8_t h_pressure = lps25hb_read_byte(LPS25HB_ADDRESS_PRESSOUTH);
 80010a6:	202a      	movs	r0, #42	; 0x2a
 80010a8:	f7ff ffa6 	bl	8000ff8 <lps25hb_read_byte>
 80010ac:	4603      	mov	r3, r0
 80010ae:	737b      	strb	r3, [r7, #13]

	uint32_t pressure = xl_pressure | (l_pressure << 8) | (h_pressure << 16);
 80010b0:	7bfa      	ldrb	r2, [r7, #15]
 80010b2:	7bbb      	ldrb	r3, [r7, #14]
 80010b4:	021b      	lsls	r3, r3, #8
 80010b6:	431a      	orrs	r2, r3
 80010b8:	7b7b      	ldrb	r3, [r7, #13]
 80010ba:	041b      	lsls	r3, r3, #16
 80010bc:	4313      	orrs	r3, r2
 80010be:	60bb      	str	r3, [r7, #8]

	float final_pressure;

	final_pressure = pressure/4096;
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	0b1b      	lsrs	r3, r3, #12
 80010c4:	ee07 3a90 	vmov	s15, r3
 80010c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010cc:	edc7 7a01 	vstr	s15, [r7, #4]

	return final_pressure;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	ee07 3a90 	vmov	s15, r3
}
 80010d6:	eeb0 0a67 	vmov.f32	s0, s15
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <lps25hb_get_alltitude>:

float lps25hb_get_alltitude(float final_pressure) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	ed87 0a01 	vstr	s0, [r7, #4]
	//P = measured pressure from the sensor (0~107900 Pa)
	//p0 = reference pressure at sea level (87000~107900 Pa)

	float alltitude;

	alltitude = 44330*(1-pow(final_pressure/1013.25, 1/5.255));
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff fa2c 	bl	8000548 <__aeabi_f2d>
 80010f0:	a31e      	add	r3, pc, #120	; (adr r3, 800116c <lps25hb_get_alltitude+0x8c>)
 80010f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f6:	f7ff fba9 	bl	800084c <__aeabi_ddiv>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	ec43 2b17 	vmov	d7, r2, r3
 8001102:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8001158 <lps25hb_get_alltitude+0x78>
 8001106:	eeb0 0a47 	vmov.f32	s0, s14
 800110a:	eef0 0a67 	vmov.f32	s1, s15
 800110e:	f005 f8c9 	bl	80062a4 <pow>
 8001112:	ec53 2b10 	vmov	r2, r3, d0
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4913      	ldr	r1, [pc, #76]	; (8001168 <lps25hb_get_alltitude+0x88>)
 800111c:	f7ff f8b4 	bl	8000288 <__aeabi_dsub>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4610      	mov	r0, r2
 8001126:	4619      	mov	r1, r3
 8001128:	a30d      	add	r3, pc, #52	; (adr r3, 8001160 <lps25hb_get_alltitude+0x80>)
 800112a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112e:	f7ff fa63 	bl	80005f8 <__aeabi_dmul>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4610      	mov	r0, r2
 8001138:	4619      	mov	r1, r3
 800113a:	f7ff fd35 	bl	8000ba8 <__aeabi_d2f>
 800113e:	4603      	mov	r3, r0
 8001140:	60fb      	str	r3, [r7, #12]

	return alltitude;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	ee07 3a90 	vmov	s15, r3
}
 8001148:	eeb0 0a67 	vmov.f32	s0, s15
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	f3af 8000 	nop.w
 8001158:	ccd9456c 	.word	0xccd9456c
 800115c:	3fc85b95 	.word	0x3fc85b95
 8001160:	00000000 	.word	0x00000000
 8001164:	40e5a540 	.word	0x40e5a540
 8001168:	3ff00000 	.word	0x3ff00000
 800116c:	00000000 	.word	0x00000000
 8001170:	408faa00 	.word	0x408faa00

08001174 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001178:	4b04      	ldr	r3, [pc, #16]	; (800118c <__NVIC_GetPriorityGrouping+0x18>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	0a1b      	lsrs	r3, r3, #8
 800117e:	f003 0307 	and.w	r3, r3, #7
}
 8001182:	4618      	mov	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	e000ed00 	.word	0xe000ed00

08001190 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800119a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	db0b      	blt.n	80011ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	f003 021f 	and.w	r2, r3, #31
 80011a8:	4907      	ldr	r1, [pc, #28]	; (80011c8 <__NVIC_EnableIRQ+0x38>)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	095b      	lsrs	r3, r3, #5
 80011b0:	2001      	movs	r0, #1
 80011b2:	fa00 f202 	lsl.w	r2, r0, r2
 80011b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	e000e100 	.word	0xe000e100

080011cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	db0a      	blt.n	80011f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	490c      	ldr	r1, [pc, #48]	; (8001218 <__NVIC_SetPriority+0x4c>)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	0112      	lsls	r2, r2, #4
 80011ec:	b2d2      	uxtb	r2, r2
 80011ee:	440b      	add	r3, r1
 80011f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f4:	e00a      	b.n	800120c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4908      	ldr	r1, [pc, #32]	; (800121c <__NVIC_SetPriority+0x50>)
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	3b04      	subs	r3, #4
 8001204:	0112      	lsls	r2, r2, #4
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	440b      	add	r3, r1
 800120a:	761a      	strb	r2, [r3, #24]
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000e100 	.word	0xe000e100
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001220:	b480      	push	{r7}
 8001222:	b089      	sub	sp, #36	; 0x24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f1c3 0307 	rsb	r3, r3, #7
 800123a:	2b04      	cmp	r3, #4
 800123c:	bf28      	it	cs
 800123e:	2304      	movcs	r3, #4
 8001240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3304      	adds	r3, #4
 8001246:	2b06      	cmp	r3, #6
 8001248:	d902      	bls.n	8001250 <NVIC_EncodePriority+0x30>
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3b03      	subs	r3, #3
 800124e:	e000      	b.n	8001252 <NVIC_EncodePriority+0x32>
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001254:	f04f 32ff 	mov.w	r2, #4294967295
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43da      	mvns	r2, r3
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	401a      	ands	r2, r3
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001268:	f04f 31ff 	mov.w	r1, #4294967295
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	fa01 f303 	lsl.w	r3, r1, r3
 8001272:	43d9      	mvns	r1, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001278:	4313      	orrs	r3, r2
         );
}
 800127a:	4618      	mov	r0, r3
 800127c:	3724      	adds	r7, #36	; 0x24
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
	...

08001288 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8001290:	4b08      	ldr	r3, [pc, #32]	; (80012b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001292:	695a      	ldr	r2, [r3, #20]
 8001294:	4907      	ldr	r1, [pc, #28]	; (80012b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4313      	orrs	r3, r2
 800129a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800129c:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800129e:	695a      	ldr	r2, [r3, #20]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4013      	ands	r3, r2
 80012a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012a6:	68fb      	ldr	r3, [r7, #12]
}
 80012a8:	bf00      	nop
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	40021000 	.word	0x40021000

080012b8 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 80012c2:	4a13      	ldr	r2, [pc, #76]	; (8001310 <LL_SYSCFG_SetEXTISource+0x58>)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	3302      	adds	r3, #2
 80012ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	0c1b      	lsrs	r3, r3, #16
 80012d2:	43db      	mvns	r3, r3
 80012d4:	ea02 0103 	and.w	r1, r2, r3
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	0c1b      	lsrs	r3, r3, #16
 80012dc:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	fa93 f3a3 	rbit	r3, r3
 80012e4:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	fab3 f383 	clz	r3, r3
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	461a      	mov	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	fa03 f202 	lsl.w	r2, r3, r2
 80012f6:	4806      	ldr	r0, [pc, #24]	; (8001310 <LL_SYSCFG_SetEXTISource+0x58>)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	430a      	orrs	r2, r1
 80012fe:	3302      	adds	r3, #2
 8001300:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001304:	bf00      	nop
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	40010000 	.word	0x40010000

08001314 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001314:	b480      	push	{r7}
 8001316:	b089      	sub	sp, #36	; 0x24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	fa93 f3a3 	rbit	r3, r3
 800132e:	613b      	str	r3, [r7, #16]
  return result;
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	fab3 f383 	clz	r3, r3
 8001336:	b2db      	uxtb	r3, r3
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	2103      	movs	r1, #3
 800133c:	fa01 f303 	lsl.w	r3, r1, r3
 8001340:	43db      	mvns	r3, r3
 8001342:	401a      	ands	r2, r3
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	fa93 f3a3 	rbit	r3, r3
 800134e:	61bb      	str	r3, [r7, #24]
  return result;
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	fab3 f383 	clz	r3, r3
 8001356:	b2db      	uxtb	r3, r3
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	6879      	ldr	r1, [r7, #4]
 800135c:	fa01 f303 	lsl.w	r3, r1, r3
 8001360:	431a      	orrs	r2, r3
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	601a      	str	r2, [r3, #0]
}
 8001366:	bf00      	nop
 8001368:	3724      	adds	r7, #36	; 0x24
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr

08001372 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001372:	b480      	push	{r7}
 8001374:	b089      	sub	sp, #36	; 0x24
 8001376:	af00      	add	r7, sp, #0
 8001378:	60f8      	str	r0, [r7, #12]
 800137a:	60b9      	str	r1, [r7, #8]
 800137c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	68da      	ldr	r2, [r3, #12]
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	fa93 f3a3 	rbit	r3, r3
 800138c:	613b      	str	r3, [r7, #16]
  return result;
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	fab3 f383 	clz	r3, r3
 8001394:	b2db      	uxtb	r3, r3
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	2103      	movs	r1, #3
 800139a:	fa01 f303 	lsl.w	r3, r1, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	401a      	ands	r2, r3
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	fa93 f3a3 	rbit	r3, r3
 80013ac:	61bb      	str	r3, [r7, #24]
  return result;
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	fab3 f383 	clz	r3, r3
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	fa01 f303 	lsl.w	r3, r1, r3
 80013be:	431a      	orrs	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	60da      	str	r2, [r3, #12]
}
 80013c4:	bf00      	nop
 80013c6:	3724      	adds	r7, #36	; 0x24
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr

080013ec <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08a      	sub	sp, #40	; 0x28
 80013f0:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80013f2:	f107 031c 	add.w	r3, r7, #28
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
 8001406:	609a      	str	r2, [r3, #8]
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	611a      	str	r2, [r3, #16]
 800140c:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800140e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001412:	f7ff ff39 	bl	8001288 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001416:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800141a:	f7ff ff35 	bl	8001288 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin|segmentA_Pin|digit3_Pin|segmentF_Pin
 800141e:	f641 119f 	movw	r1, #6559	; 0x199f
 8001422:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001426:	f7ff ffd3 	bl	80013d0 <LL_GPIO_ResetOutputPin>
                          |digit1_Pin|digitTime_Pin|segmentC_Pin|segmentE_Pin
                          |digit2_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, digit0_Pin|segmentDP_Pin|segmentG_Pin|segmentD_Pin);
 800142a:	2133      	movs	r1, #51	; 0x33
 800142c:	482b      	ldr	r0, [pc, #172]	; (80014dc <MX_GPIO_Init+0xf0>)
 800142e:	f7ff ffcf 	bl	80013d0 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = segmentB_Pin|segmentA_Pin|digit3_Pin|segmentF_Pin
 8001432:	f641 139f 	movw	r3, #6559	; 0x199f
 8001436:	607b      	str	r3, [r7, #4]
                          |digit1_Pin|digitTime_Pin|segmentC_Pin|segmentE_Pin
                          |digit2_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001438:	2301      	movs	r3, #1
 800143a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800143c:	2300      	movs	r3, #0
 800143e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001444:	2300      	movs	r3, #0
 8001446:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001448:	1d3b      	adds	r3, r7, #4
 800144a:	4619      	mov	r1, r3
 800144c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001450:	f001 fe08 	bl	8003064 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = digit0_Pin|segmentDP_Pin|segmentG_Pin|segmentD_Pin;
 8001454:	2333      	movs	r3, #51	; 0x33
 8001456:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001458:	2301      	movs	r3, #1
 800145a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800145c:	2300      	movs	r3, #0
 800145e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001464:	2300      	movs	r3, #0
 8001466:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	4619      	mov	r1, r3
 800146c:	481b      	ldr	r0, [pc, #108]	; (80014dc <MX_GPIO_Init+0xf0>)
 800146e:	f001 fdf9 	bl	8003064 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE3);
 8001472:	f04f 4170 	mov.w	r1, #4026531840	; 0xf0000000
 8001476:	2001      	movs	r0, #1
 8001478:	f7ff ff1e 	bl	80012b8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(btn_GPIO_Port, btn_Pin, LL_GPIO_PULL_UP);
 800147c:	2201      	movs	r2, #1
 800147e:	2108      	movs	r1, #8
 8001480:	4816      	ldr	r0, [pc, #88]	; (80014dc <MX_GPIO_Init+0xf0>)
 8001482:	f7ff ff76 	bl	8001372 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(btn_GPIO_Port, btn_Pin, LL_GPIO_MODE_INPUT);
 8001486:	2200      	movs	r2, #0
 8001488:	2108      	movs	r1, #8
 800148a:	4814      	ldr	r0, [pc, #80]	; (80014dc <MX_GPIO_Init+0xf0>)
 800148c:	f7ff ff42 	bl	8001314 <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_3;
 8001490:	2308      	movs	r3, #8
 8001492:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8001494:	2300      	movs	r3, #0
 8001496:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001498:	2301      	movs	r3, #1
 800149a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800149e:	2300      	movs	r3, #0
 80014a0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80014a4:	2302      	movs	r3, #2
 80014a6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80014aa:	f107 031c 	add.w	r3, r7, #28
 80014ae:	4618      	mov	r0, r3
 80014b0:	f001 fbe0 	bl	8002c74 <LL_EXTI_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80014b4:	f7ff fe5e 	bl	8001174 <__NVIC_GetPriorityGrouping>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2200      	movs	r2, #0
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff feae 	bl	8001220 <NVIC_EncodePriority>
 80014c4:	4603      	mov	r3, r0
 80014c6:	4619      	mov	r1, r3
 80014c8:	2009      	movs	r0, #9
 80014ca:	f7ff fe7f 	bl	80011cc <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI3_IRQn);
 80014ce:	2009      	movs	r0, #9
 80014d0:	f7ff fe5e 	bl	8001190 <__NVIC_EnableIRQ>

}
 80014d4:	bf00      	nop
 80014d6:	3728      	adds	r7, #40	; 0x28
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	48000400 	.word	0x48000400

080014e0 <__NVIC_GetPriorityGrouping>:
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014e4:	4b04      	ldr	r3, [pc, #16]	; (80014f8 <__NVIC_GetPriorityGrouping+0x18>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	0a1b      	lsrs	r3, r3, #8
 80014ea:	f003 0307 	and.w	r3, r3, #7
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	e000ed00 	.word	0xe000ed00

080014fc <__NVIC_EnableIRQ>:
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150a:	2b00      	cmp	r3, #0
 800150c:	db0b      	blt.n	8001526 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	f003 021f 	and.w	r2, r3, #31
 8001514:	4907      	ldr	r1, [pc, #28]	; (8001534 <__NVIC_EnableIRQ+0x38>)
 8001516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151a:	095b      	lsrs	r3, r3, #5
 800151c:	2001      	movs	r0, #1
 800151e:	fa00 f202 	lsl.w	r2, r0, r2
 8001522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	e000e100 	.word	0xe000e100

08001538 <__NVIC_SetPriority>:
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	6039      	str	r1, [r7, #0]
 8001542:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001548:	2b00      	cmp	r3, #0
 800154a:	db0a      	blt.n	8001562 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	b2da      	uxtb	r2, r3
 8001550:	490c      	ldr	r1, [pc, #48]	; (8001584 <__NVIC_SetPriority+0x4c>)
 8001552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001556:	0112      	lsls	r2, r2, #4
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	440b      	add	r3, r1
 800155c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001560:	e00a      	b.n	8001578 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	b2da      	uxtb	r2, r3
 8001566:	4908      	ldr	r1, [pc, #32]	; (8001588 <__NVIC_SetPriority+0x50>)
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	f003 030f 	and.w	r3, r3, #15
 800156e:	3b04      	subs	r3, #4
 8001570:	0112      	lsls	r2, r2, #4
 8001572:	b2d2      	uxtb	r2, r2
 8001574:	440b      	add	r3, r1
 8001576:	761a      	strb	r2, [r3, #24]
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	e000e100 	.word	0xe000e100
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <NVIC_EncodePriority>:
{
 800158c:	b480      	push	{r7}
 800158e:	b089      	sub	sp, #36	; 0x24
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f003 0307 	and.w	r3, r3, #7
 800159e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	f1c3 0307 	rsb	r3, r3, #7
 80015a6:	2b04      	cmp	r3, #4
 80015a8:	bf28      	it	cs
 80015aa:	2304      	movcs	r3, #4
 80015ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	3304      	adds	r3, #4
 80015b2:	2b06      	cmp	r3, #6
 80015b4:	d902      	bls.n	80015bc <NVIC_EncodePriority+0x30>
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	3b03      	subs	r3, #3
 80015ba:	e000      	b.n	80015be <NVIC_EncodePriority+0x32>
 80015bc:	2300      	movs	r3, #0
 80015be:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c0:	f04f 32ff 	mov.w	r2, #4294967295
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ca:	43da      	mvns	r2, r3
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	401a      	ands	r2, r3
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015d4:	f04f 31ff 	mov.w	r1, #4294967295
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	fa01 f303 	lsl.w	r3, r1, r3
 80015de:	43d9      	mvns	r1, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015e4:	4313      	orrs	r3, r2
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3724      	adds	r7, #36	; 0x24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 80015f2:	b480      	push	{r7}
 80015f4:	b083      	sub	sp, #12
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f043 0201 	orr.w	r2, r3, #1
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	601a      	str	r2, [r3, #0]
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	601a      	str	r2, [r3, #0]
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	601a      	str	r2, [r3, #0]
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr

08001652 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8001652:	b480      	push	{r7}
 8001654:	b085      	sub	sp, #20
 8001656:	af00      	add	r7, sp, #0
 8001658:	60f8      	str	r0, [r7, #12]
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001666:	f023 0306 	bic.w	r3, r3, #6
 800166a:	68b9      	ldr	r1, [r7, #8]
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	430a      	orrs	r2, r1
 8001670:	431a      	orrs	r2, r3
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	60da      	str	r2, [r3, #12]
}
 8001676:	bf00      	nop
 8001678:	3714      	adds	r7, #20
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8001682:	b480      	push	{r7}
 8001684:	b083      	sub	sp, #12
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	60da      	str	r2, [r3, #12]
}
 8001696:	bf00      	nop
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr

080016a2 <LL_I2C_EnableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_EnableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f043 0204 	orr.w	r2, r3, #4
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	601a      	str	r2, [r3, #0]
}
 80016b6:	bf00      	nop
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <LL_I2C_DisableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_DisableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f023 0204 	bic.w	r2, r3, #4
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	601a      	str	r2, [r3, #0]
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	699b      	ldr	r3, [r3, #24]
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d101      	bne.n	80016fa <LL_I2C_IsActiveFlag_TXIS+0x18>
 80016f6:	2301      	movs	r3, #1
 80016f8:	e000      	b.n	80016fc <LL_I2C_IsActiveFlag_TXIS+0x1a>
 80016fa:	2300      	movs	r3, #0
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	2b04      	cmp	r3, #4
 800171a:	d101      	bne.n	8001720 <LL_I2C_IsActiveFlag_RXNE+0x18>
 800171c:	2301      	movs	r3, #1
 800171e:	e000      	b.n	8001722 <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr

0800172e <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
{
 800172e:	b480      	push	{r7}
 8001730:	b083      	sub	sp, #12
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	f003 0320 	and.w	r3, r3, #32
 800173e:	2b20      	cmp	r3, #32
 8001740:	d101      	bne.n	8001746 <LL_I2C_IsActiveFlag_STOP+0x18>
 8001742:	2301      	movs	r3, #1
 8001744:	e000      	b.n	8001748 <LL_I2C_IsActiveFlag_STOP+0x1a>
 8001746:	2300      	movs	r3, #0
}
 8001748:	4618      	mov	r0, r3
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	69db      	ldr	r3, [r3, #28]
 8001760:	f043 0220 	orr.w	r2, r3, #32
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	61da      	str	r2, [r3, #28]
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	605a      	str	r2, [r3, #4]
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
 80017a0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	685a      	ldr	r2, [r3, #4]
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	0d5b      	lsrs	r3, r3, #21
 80017aa:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80017ae:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <LL_I2C_HandleTransfer+0x48>)
 80017b0:	430b      	orrs	r3, r1
 80017b2:	43db      	mvns	r3, r3
 80017b4:	401a      	ands	r2, r3
 80017b6:	68b9      	ldr	r1, [r7, #8]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4319      	orrs	r1, r3
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	041b      	lsls	r3, r3, #16
 80017c0:	4319      	orrs	r1, r3
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	4319      	orrs	r1, r3
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	430b      	orrs	r3, r1
 80017ca:	431a      	orrs	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request);
}
 80017d0:	bf00      	nop
 80017d2:	3714      	adds	r7, #20
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	03ff7bff 	.word	0x03ff7bff

080017e0 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ec:	b2db      	uxtb	r3, r3
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
 8001802:	460b      	mov	r3, r1
 8001804:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8001806:	78fa      	ldrb	r2, [r7, #3]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <LL_AHB1_GRP1_EnableClock>:
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001820:	4b08      	ldr	r3, [pc, #32]	; (8001844 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001822:	695a      	ldr	r2, [r3, #20]
 8001824:	4907      	ldr	r1, [pc, #28]	; (8001844 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4313      	orrs	r3, r2
 800182a:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800182c:	4b05      	ldr	r3, [pc, #20]	; (8001844 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800182e:	695a      	ldr	r2, [r3, #20]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4013      	ands	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001836:	68fb      	ldr	r3, [r7, #12]
}
 8001838:	bf00      	nop
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	40021000 	.word	0x40021000

08001848 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001850:	4b08      	ldr	r3, [pc, #32]	; (8001874 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001852:	69da      	ldr	r2, [r3, #28]
 8001854:	4907      	ldr	r1, [pc, #28]	; (8001874 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4313      	orrs	r3, r2
 800185a:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800185c:	4b05      	ldr	r3, [pc, #20]	; (8001874 <LL_APB1_GRP1_EnableClock+0x2c>)
 800185e:	69da      	ldr	r2, [r3, #28]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4013      	ands	r3, r2
 8001864:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001866:	68fb      	ldr	r3, [r7, #12]
}
 8001868:	bf00      	nop
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	40021000 	.word	0x40021000

08001878 <MX_I2C1_Init>:
volatile uint8_t ubReceiveIndex = 0;
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08e      	sub	sp, #56	; 0x38
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 800187e:	f107 031c 	add.w	r3, r7, #28
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]
 800188a:	60da      	str	r2, [r3, #12]
 800188c:	611a      	str	r2, [r3, #16]
 800188e:	615a      	str	r2, [r3, #20]
 8001890:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001892:	1d3b      	adds	r3, r7, #4
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
 80018a0:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80018a2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80018a6:	f7ff ffb7 	bl	8001818 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80018aa:	23c0      	movs	r3, #192	; 0xc0
 80018ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80018ae:	2302      	movs	r3, #2
 80018b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80018b2:	2303      	movs	r3, #3
 80018b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80018b6:	2301      	movs	r3, #1
 80018b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80018ba:	2301      	movs	r3, #1
 80018bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 80018be:	2304      	movs	r3, #4
 80018c0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	4619      	mov	r1, r3
 80018c6:	4821      	ldr	r0, [pc, #132]	; (800194c <MX_I2C1_Init+0xd4>)
 80018c8:	f001 fbcc 	bl	8003064 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 80018cc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80018d0:	f7ff ffba 	bl	8001848 <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80018d4:	f7ff fe04 	bl	80014e0 <__NVIC_GetPriorityGrouping>
 80018d8:	4603      	mov	r3, r0
 80018da:	2200      	movs	r2, #0
 80018dc:	2100      	movs	r1, #0
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff fe54 	bl	800158c <NVIC_EncodePriority>
 80018e4:	4603      	mov	r3, r0
 80018e6:	4619      	mov	r1, r3
 80018e8:	201f      	movs	r0, #31
 80018ea:	f7ff fe25 	bl	8001538 <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 80018ee:	201f      	movs	r0, #31
 80018f0:	f7ff fe04 	bl	80014fc <__NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 80018f4:	4816      	ldr	r0, [pc, #88]	; (8001950 <MX_I2C1_Init+0xd8>)
 80018f6:	f7ff ff3d 	bl	8001774 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 80018fa:	4815      	ldr	r0, [pc, #84]	; (8001950 <MX_I2C1_Init+0xd8>)
 80018fc:	f7ff fec1 	bl	8001682 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001900:	4813      	ldr	r0, [pc, #76]	; (8001950 <MX_I2C1_Init+0xd8>)
 8001902:	f7ff fe96 	bl	8001632 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8001906:	4812      	ldr	r0, [pc, #72]	; (8001950 <MX_I2C1_Init+0xd8>)
 8001908:	f7ff fe83 	bl	8001612 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 800190c:	2300      	movs	r3, #0
 800190e:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 8001910:	4b10      	ldr	r3, [pc, #64]	; (8001954 <MX_I2C1_Init+0xdc>)
 8001912:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001914:	2300      	movs	r3, #0
 8001916:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 800191c:	2300      	movs	r3, #0
 800191e:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001920:	2300      	movs	r3, #0
 8001922:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001924:	2300      	movs	r3, #0
 8001926:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001928:	f107 031c 	add.w	r3, r7, #28
 800192c:	4619      	mov	r1, r3
 800192e:	4808      	ldr	r0, [pc, #32]	; (8001950 <MX_I2C1_Init+0xd8>)
 8001930:	f001 fcab 	bl	800328a <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8001934:	2200      	movs	r2, #0
 8001936:	2100      	movs	r1, #0
 8001938:	4805      	ldr	r0, [pc, #20]	; (8001950 <MX_I2C1_Init+0xd8>)
 800193a:	f7ff fe8a 	bl	8001652 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */
  LL_I2C_Enable(I2C1);
 800193e:	4804      	ldr	r0, [pc, #16]	; (8001950 <MX_I2C1_Init+0xd8>)
 8001940:	f7ff fe57 	bl	80015f2 <LL_I2C_Enable>
  /* USER CODE END I2C1_Init 2 */

}
 8001944:	bf00      	nop
 8001946:	3738      	adds	r7, #56	; 0x38
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	48000400 	.word	0x48000400
 8001950:	40005400 	.word	0x40005400
 8001954:	2000090e 	.word	0x2000090e

08001958 <i2c_master_write>:

/* USER CODE BEGIN 1 */
void i2c_master_write(uint8_t data, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 8001958:	b590      	push	{r4, r7, lr}
 800195a:	b085      	sub	sp, #20
 800195c:	af02      	add	r7, sp, #8
 800195e:	4604      	mov	r4, r0
 8001960:	4608      	mov	r0, r1
 8001962:	4611      	mov	r1, r2
 8001964:	461a      	mov	r2, r3
 8001966:	4623      	mov	r3, r4
 8001968:	71fb      	strb	r3, [r7, #7]
 800196a:	4603      	mov	r3, r0
 800196c:	71bb      	strb	r3, [r7, #6]
 800196e:	460b      	mov	r3, r1
 8001970:	717b      	strb	r3, [r7, #5]
 8001972:	4613      	mov	r3, r2
 8001974:	713b      	strb	r3, [r7, #4]
	if(read_flag)
 8001976:	793b      	ldrb	r3, [r7, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d003      	beq.n	8001984 <i2c_master_write+0x2c>
	{
		register_addr |= (1 << 7);
 800197c:	79bb      	ldrb	r3, [r7, #6]
 800197e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001982:	71bb      	strb	r3, [r7, #6]
	}

	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 2, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8001984:	7979      	ldrb	r1, [r7, #5]
 8001986:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <i2c_master_write+0x80>)
 8001988:	9301      	str	r3, [sp, #4]
 800198a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	2302      	movs	r3, #2
 8001992:	2200      	movs	r2, #0
 8001994:	4811      	ldr	r0, [pc, #68]	; (80019dc <i2c_master_write+0x84>)
 8001996:	f7ff fefd 	bl	8001794 <LL_I2C_HandleTransfer>

	LL_I2C_TransmitData8(I2C1, register_addr);
 800199a:	79bb      	ldrb	r3, [r7, #6]
 800199c:	4619      	mov	r1, r3
 800199e:	480f      	ldr	r0, [pc, #60]	; (80019dc <i2c_master_write+0x84>)
 80019a0:	f7ff ff2b 	bl	80017fa <LL_I2C_TransmitData8>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 80019a4:	e00a      	b.n	80019bc <i2c_master_write+0x64>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 80019a6:	480d      	ldr	r0, [pc, #52]	; (80019dc <i2c_master_write+0x84>)
 80019a8:	f7ff fe9b 	bl	80016e2 <LL_I2C_IsActiveFlag_TXIS>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d004      	beq.n	80019bc <i2c_master_write+0x64>
		{
			LL_I2C_TransmitData8(I2C1, data);
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	4619      	mov	r1, r3
 80019b6:	4809      	ldr	r0, [pc, #36]	; (80019dc <i2c_master_write+0x84>)
 80019b8:	f7ff ff1f 	bl	80017fa <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 80019bc:	4807      	ldr	r0, [pc, #28]	; (80019dc <i2c_master_write+0x84>)
 80019be:	f7ff feb6 	bl	800172e <LL_I2C_IsActiveFlag_STOP>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d0ee      	beq.n	80019a6 <i2c_master_write+0x4e>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 80019c8:	4804      	ldr	r0, [pc, #16]	; (80019dc <i2c_master_write+0x84>)
 80019ca:	f7ff fec3 	bl	8001754 <LL_I2C_ClearFlag_STOP>
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd90      	pop	{r4, r7, pc}
 80019d6:	bf00      	nop
 80019d8:	80002000 	.word	0x80002000
 80019dc:	40005400 	.word	0x40005400

080019e0 <i2c_master_read>:


uint8_t* i2c_master_read(uint8_t* buffer, uint8_t length, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af02      	add	r7, sp, #8
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	4608      	mov	r0, r1
 80019ea:	4611      	mov	r1, r2
 80019ec:	461a      	mov	r2, r3
 80019ee:	4603      	mov	r3, r0
 80019f0:	70fb      	strb	r3, [r7, #3]
 80019f2:	460b      	mov	r3, r1
 80019f4:	70bb      	strb	r3, [r7, #2]
 80019f6:	4613      	mov	r3, r2
 80019f8:	707b      	strb	r3, [r7, #1]
	aReceiveBuffer_read = buffer;
 80019fa:	4a30      	ldr	r2, [pc, #192]	; (8001abc <i2c_master_read+0xdc>)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6013      	str	r3, [r2, #0]

	if(read_flag)
 8001a00:	7c3b      	ldrb	r3, [r7, #16]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d003      	beq.n	8001a0e <i2c_master_read+0x2e>
	{
		register_addr |= (1 << 7);
 8001a06:	78bb      	ldrb	r3, [r7, #2]
 8001a08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001a0c:	70bb      	strb	r3, [r7, #2]
	}

	end_of_read_flag = 0;
 8001a0e:	4b2c      	ldr	r3, [pc, #176]	; (8001ac0 <i2c_master_read+0xe0>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]

	LL_I2C_EnableIT_RX(I2C1);
 8001a14:	482b      	ldr	r0, [pc, #172]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a16:	f7ff fe44 	bl	80016a2 <LL_I2C_EnableIT_RX>

	//poziadam slejva o citanie z jeho registra
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8001a1a:	7879      	ldrb	r1, [r7, #1]
 8001a1c:	4b2a      	ldr	r3, [pc, #168]	; (8001ac8 <i2c_master_read+0xe8>)
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a24:	9300      	str	r3, [sp, #0]
 8001a26:	2301      	movs	r3, #1
 8001a28:	2200      	movs	r2, #0
 8001a2a:	4826      	ldr	r0, [pc, #152]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a2c:	f7ff feb2 	bl	8001794 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8001a30:	e00a      	b.n	8001a48 <i2c_master_read+0x68>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 8001a32:	4824      	ldr	r0, [pc, #144]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a34:	f7ff fe55 	bl	80016e2 <LL_I2C_IsActiveFlag_TXIS>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d004      	beq.n	8001a48 <i2c_master_read+0x68>
		{
			LL_I2C_TransmitData8(I2C1, register_addr);
 8001a3e:	78bb      	ldrb	r3, [r7, #2]
 8001a40:	4619      	mov	r1, r3
 8001a42:	4820      	ldr	r0, [pc, #128]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a44:	f7ff fed9 	bl	80017fa <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8001a48:	481e      	ldr	r0, [pc, #120]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a4a:	f7ff fe70 	bl	800172e <LL_I2C_IsActiveFlag_STOP>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d0ee      	beq.n	8001a32 <i2c_master_read+0x52>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 8001a54:	481b      	ldr	r0, [pc, #108]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a56:	f7ff fe7d 	bl	8001754 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_STOP(I2C1)){}
 8001a5a:	bf00      	nop
 8001a5c:	4819      	ldr	r0, [pc, #100]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a5e:	f7ff fe66 	bl	800172e <LL_I2C_IsActiveFlag_STOP>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1f9      	bne.n	8001a5c <i2c_master_read+0x7c>

	//citam register od slejva
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 8001a68:	7879      	ldrb	r1, [r7, #1]
 8001a6a:	78fb      	ldrb	r3, [r7, #3]
 8001a6c:	4a17      	ldr	r2, [pc, #92]	; (8001acc <i2c_master_read+0xec>)
 8001a6e:	9201      	str	r2, [sp, #4]
 8001a70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a74:	9200      	str	r2, [sp, #0]
 8001a76:	2200      	movs	r2, #0
 8001a78:	4812      	ldr	r0, [pc, #72]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a7a:	f7ff fe8b 	bl	8001794 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1)){};
 8001a7e:	bf00      	nop
 8001a80:	4810      	ldr	r0, [pc, #64]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a82:	f7ff fe54 	bl	800172e <LL_I2C_IsActiveFlag_STOP>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0f9      	beq.n	8001a80 <i2c_master_read+0xa0>

	//End of transfer
	LL_I2C_ClearFlag_STOP(I2C1);
 8001a8c:	480d      	ldr	r0, [pc, #52]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a8e:	f7ff fe61 	bl	8001754 <LL_I2C_ClearFlag_STOP>
	LL_I2C_DisableIT_RX(I2C1);
 8001a92:	480c      	ldr	r0, [pc, #48]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a94:	f7ff fe15 	bl	80016c2 <LL_I2C_DisableIT_RX>
	I2C1->ICR |= (1 << 4);
 8001a98:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a9a:	69db      	ldr	r3, [r3, #28]
 8001a9c:	4a09      	ldr	r2, [pc, #36]	; (8001ac4 <i2c_master_read+0xe4>)
 8001a9e:	f043 0310 	orr.w	r3, r3, #16
 8001aa2:	61d3      	str	r3, [r2, #28]
	ubReceiveIndex = 0;
 8001aa4:	4b0a      	ldr	r3, [pc, #40]	; (8001ad0 <i2c_master_read+0xf0>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
	end_of_read_flag = 1;
 8001aaa:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <i2c_master_read+0xe0>)
 8001aac:	2201      	movs	r2, #1
 8001aae:	701a      	strb	r2, [r3, #0]

	return aReceiveBuffer_read;
 8001ab0:	4b02      	ldr	r3, [pc, #8]	; (8001abc <i2c_master_read+0xdc>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000238 	.word	0x20000238
 8001ac0:	20000218 	.word	0x20000218
 8001ac4:	40005400 	.word	0x40005400
 8001ac8:	80002000 	.word	0x80002000
 8001acc:	80002400 	.word	0x80002400
 8001ad0:	20000219 	.word	0x20000219

08001ad4 <I2C1_EV_IRQHandler>:


void I2C1_EV_IRQHandler(void)
{
 8001ad4:	b598      	push	{r3, r4, r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
	/* Check RXNE flag value in ISR register */
	if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8001ad8:	4812      	ldr	r0, [pc, #72]	; (8001b24 <I2C1_EV_IRQHandler+0x50>)
 8001ada:	f7ff fe15 	bl	8001708 <LL_I2C_IsActiveFlag_RXNE>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d01c      	beq.n	8001b1e <I2C1_EV_IRQHandler+0x4a>
	{
		/* Call function Master Reception Callback */
		aReceiveBuffer_read[ubReceiveIndex++] = LL_I2C_ReceiveData8(I2C1);
 8001ae4:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <I2C1_EV_IRQHandler+0x54>)
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <I2C1_EV_IRQHandler+0x58>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	1c59      	adds	r1, r3, #1
 8001af0:	b2c8      	uxtb	r0, r1
 8001af2:	490e      	ldr	r1, [pc, #56]	; (8001b2c <I2C1_EV_IRQHandler+0x58>)
 8001af4:	7008      	strb	r0, [r1, #0]
 8001af6:	18d4      	adds	r4, r2, r3
 8001af8:	480a      	ldr	r0, [pc, #40]	; (8001b24 <I2C1_EV_IRQHandler+0x50>)
 8001afa:	f7ff fe71 	bl	80017e0 <LL_I2C_ReceiveData8>
 8001afe:	4603      	mov	r3, r0
 8001b00:	7023      	strb	r3, [r4, #0]
		(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 8001b02:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <I2C1_EV_IRQHandler+0x58>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	2b13      	cmp	r3, #19
 8001b0a:	d903      	bls.n	8001b14 <I2C1_EV_IRQHandler+0x40>
 8001b0c:	4b07      	ldr	r3, [pc, #28]	; (8001b2c <I2C1_EV_IRQHandler+0x58>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	701a      	strb	r2, [r3, #0]
 8001b12:	e001      	b.n	8001b18 <I2C1_EV_IRQHandler+0x44>
 8001b14:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <I2C1_EV_IRQHandler+0x58>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
		end_of_read_flag = 0;
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <I2C1_EV_IRQHandler+0x5c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
	}
}
 8001b1e:	bf00      	nop
 8001b20:	bd98      	pop	{r3, r4, r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40005400 	.word	0x40005400
 8001b28:	20000238 	.word	0x20000238
 8001b2c:	20000219 	.word	0x20000219
 8001b30:	20000218 	.word	0x20000218

08001b34 <__NVIC_SetPriorityGrouping>:
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f003 0307 	and.w	r3, r3, #7
 8001b42:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b44:	4b0c      	ldr	r3, [pc, #48]	; (8001b78 <__NVIC_SetPriorityGrouping+0x44>)
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b4a:	68ba      	ldr	r2, [r7, #8]
 8001b4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b50:	4013      	ands	r3, r2
 8001b52:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b66:	4a04      	ldr	r2, [pc, #16]	; (8001b78 <__NVIC_SetPriorityGrouping+0x44>)
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	60d3      	str	r3, [r2, #12]
}
 8001b6c:	bf00      	nop
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	e000ed00 	.word	0xe000ed00

08001b7c <__NVIC_GetPriorityGrouping>:
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b80:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <__NVIC_GetPriorityGrouping+0x18>)
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	0a1b      	lsrs	r3, r3, #8
 8001b86:	f003 0307 	and.w	r3, r3, #7
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <__NVIC_SetPriority>:
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	6039      	str	r1, [r7, #0]
 8001ba2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	db0a      	blt.n	8001bc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	b2da      	uxtb	r2, r3
 8001bb0:	490c      	ldr	r1, [pc, #48]	; (8001be4 <__NVIC_SetPriority+0x4c>)
 8001bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb6:	0112      	lsls	r2, r2, #4
 8001bb8:	b2d2      	uxtb	r2, r2
 8001bba:	440b      	add	r3, r1
 8001bbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001bc0:	e00a      	b.n	8001bd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	4908      	ldr	r1, [pc, #32]	; (8001be8 <__NVIC_SetPriority+0x50>)
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	f003 030f 	and.w	r3, r3, #15
 8001bce:	3b04      	subs	r3, #4
 8001bd0:	0112      	lsls	r2, r2, #4
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	440b      	add	r3, r1
 8001bd6:	761a      	strb	r2, [r3, #24]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000e100 	.word	0xe000e100
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <NVIC_EncodePriority>:
{
 8001bec:	b480      	push	{r7}
 8001bee:	b089      	sub	sp, #36	; 0x24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	f1c3 0307 	rsb	r3, r3, #7
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	bf28      	it	cs
 8001c0a:	2304      	movcs	r3, #4
 8001c0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	3304      	adds	r3, #4
 8001c12:	2b06      	cmp	r3, #6
 8001c14:	d902      	bls.n	8001c1c <NVIC_EncodePriority+0x30>
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	3b03      	subs	r3, #3
 8001c1a:	e000      	b.n	8001c1e <NVIC_EncodePriority+0x32>
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c20:	f04f 32ff 	mov.w	r2, #4294967295
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	43da      	mvns	r2, r3
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	401a      	ands	r2, r3
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c34:	f04f 31ff 	mov.w	r1, #4294967295
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3e:	43d9      	mvns	r1, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c44:	4313      	orrs	r3, r2
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3724      	adds	r7, #36	; 0x24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
	...

08001c54 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001c58:	4b05      	ldr	r3, [pc, #20]	; (8001c70 <LL_RCC_HSI_Enable+0x1c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a04      	ldr	r2, [pc, #16]	; (8001c70 <LL_RCC_HSI_Enable+0x1c>)
 8001c5e:	f043 0301 	orr.w	r3, r3, #1
 8001c62:	6013      	str	r3, [r2, #0]
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40021000 	.word	0x40021000

08001c74 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001c78:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <LL_RCC_HSI_IsReady+0x20>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	bf0c      	ite	eq
 8001c84:	2301      	moveq	r3, #1
 8001c86:	2300      	movne	r3, #0
 8001c88:	b2db      	uxtb	r3, r3
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	40021000 	.word	0x40021000

08001c98 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001ca0:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	4904      	ldr	r1, [pc, #16]	; (8001cc0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	40021000 	.word	0x40021000

08001cc4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <LL_RCC_SetSysClkSource+0x24>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f023 0203 	bic.w	r2, r3, #3
 8001cd4:	4904      	ldr	r1, [pc, #16]	; (8001ce8 <LL_RCC_SetSysClkSource+0x24>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	604b      	str	r3, [r1, #4]
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	40021000 	.word	0x40021000

08001cec <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001cf0:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <LL_RCC_GetSysClkSource+0x18>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f003 030c 	and.w	r3, r3, #12
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	40021000 	.word	0x40021000

08001d08 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001d10:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <LL_RCC_SetAHBPrescaler+0x24>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d18:	4904      	ldr	r1, [pc, #16]	; (8001d2c <LL_RCC_SetAHBPrescaler+0x24>)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	604b      	str	r3, [r1, #4]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	40021000 	.word	0x40021000

08001d30 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001d38:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d40:	4904      	ldr	r1, [pc, #16]	; (8001d54 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	604b      	str	r3, [r1, #4]
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	40021000 	.word	0x40021000

08001d58 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001d60:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <LL_RCC_SetAPB2Prescaler+0x24>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d68:	4904      	ldr	r1, [pc, #16]	; (8001d7c <LL_RCC_SetAPB2Prescaler+0x24>)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	40021000 	.word	0x40021000

08001d80 <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 8001d88:	4b08      	ldr	r3, [pc, #32]	; (8001dac <LL_RCC_SetI2CClockSource+0x2c>)
 8001d8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	0e1b      	lsrs	r3, r3, #24
 8001d90:	43db      	mvns	r3, r3
 8001d92:	401a      	ands	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001d9a:	4904      	ldr	r1, [pc, #16]	; (8001dac <LL_RCC_SetI2CClockSource+0x2c>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	40021000 	.word	0x40021000

08001db0 <LL_APB1_GRP1_EnableClock>:
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001db8:	4b08      	ldr	r3, [pc, #32]	; (8001ddc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001dba:	69da      	ldr	r2, [r3, #28]
 8001dbc:	4907      	ldr	r1, [pc, #28]	; (8001ddc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001dc6:	69da      	ldr	r2, [r3, #28]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dce:	68fb      	ldr	r3, [r7, #12]
}
 8001dd0:	bf00      	nop
 8001dd2:	3714      	adds	r7, #20
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	40021000 	.word	0x40021000

08001de0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001de8:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001dea:	699a      	ldr	r2, [r3, #24]
 8001dec:	4907      	ldr	r1, [pc, #28]	; (8001e0c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001df4:	4b05      	ldr	r3, [pc, #20]	; (8001e0c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001df6:	699a      	ldr	r2, [r3, #24]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
}
 8001e00:	bf00      	nop
 8001e02:	3714      	adds	r7, #20
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	40021000 	.word	0x40021000

08001e10 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001e18:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <LL_FLASH_SetLatency+0x24>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f023 0207 	bic.w	r2, r3, #7
 8001e20:	4904      	ldr	r1, [pc, #16]	; (8001e34 <LL_FLASH_SetLatency+0x24>)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	600b      	str	r3, [r1, #0]
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	40022000 	.word	0x40022000

08001e38 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001e3c:	4b04      	ldr	r3, [pc, #16]	; (8001e50 <LL_FLASH_GetLatency+0x18>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0307 	and.w	r3, r3, #7
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	40022000 	.word	0x40022000

08001e54 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f043 0201 	orr.w	r2, r3, #1
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	601a      	str	r2, [r3, #0]
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f06f 0201 	mvn.w	r2, #1
 8001e82:	611a      	str	r2, [r3, #16]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d101      	bne.n	8001ea8 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e000      	b.n	8001eaa <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	f043 0201 	orr.w	r2, r3, #1
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	60da      	str	r2, [r3, #12]
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <LL_GPIO_IsInputPinSet>:
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b083      	sub	sp, #12
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
 8001ede:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	691a      	ldr	r2, [r3, #16]
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	683a      	ldr	r2, [r7, #0]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	bf0c      	ite	eq
 8001eee:	2301      	moveq	r3, #1
 8001ef0:	2300      	movne	r3, #0
 8001ef2:	b2db      	uxtb	r3, r3
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_GPIO_SetOutputPin>:
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	619a      	str	r2, [r3, #24]
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <LL_GPIO_ResetOutputPin>:
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <resetSegments>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void resetSegments(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8001f3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f44:	f7ff ffdc 	bl	8001f00 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001f48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f50:	f7ff ffd6 	bl	8001f00 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_1);
 8001f54:	2102      	movs	r1, #2
 8001f56:	480e      	ldr	r0, [pc, #56]	; (8001f90 <resetSegments+0x58>)
 8001f58:	f7ff ffd2 	bl	8001f00 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_5);
 8001f5c:	2120      	movs	r1, #32
 8001f5e:	480c      	ldr	r0, [pc, #48]	; (8001f90 <resetSegments+0x58>)
 8001f60:	f7ff ffce 	bl	8001f00 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8001f64:	2110      	movs	r1, #16
 8001f66:	480a      	ldr	r0, [pc, #40]	; (8001f90 <resetSegments+0x58>)
 8001f68:	f7ff ffca 	bl	8001f00 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_0);
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f72:	f7ff ffc5 	bl	8001f00 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_1);
 8001f76:	2102      	movs	r1, #2
 8001f78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f7c:	f7ff ffc0 	bl	8001f00 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_3);
 8001f80:	2108      	movs	r1, #8
 8001f82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f86:	f7ff ffbb 	bl	8001f00 <LL_GPIO_SetOutputPin>
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	48000400 	.word	0x48000400

08001f94 <resetDigits>:

/* Reset (turn-off) all digits*/
void resetDigits(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
//	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_5);
//	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4);
//	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_6);
//	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_7);

	LL_GPIO_ResetOutputPin(digit0_GPIO_Port, digit0_Pin);
 8001f98:	2101      	movs	r1, #1
 8001f9a:	480d      	ldr	r0, [pc, #52]	; (8001fd0 <resetDigits+0x3c>)
 8001f9c:	f7ff ffbe 	bl	8001f1c <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(digit1_GPIO_Port, digit1_Pin);
 8001fa0:	2110      	movs	r1, #16
 8001fa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fa6:	f7ff ffb9 	bl	8001f1c <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(digit2_GPIO_Port, digit2_Pin);
 8001faa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fb2:	f7ff ffb3 	bl	8001f1c <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(digit3_GPIO_Port, digit3_Pin);
 8001fb6:	2104      	movs	r1, #4
 8001fb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fbc:	f7ff ffae 	bl	8001f1c <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(digitTime_GPIO_Port, digitTime_Pin);
 8001fc0:	2180      	movs	r1, #128	; 0x80
 8001fc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fc6:	f7ff ffa9 	bl	8001f1c <LL_GPIO_ResetOutputPin>
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	48000400 	.word	0x48000400

08001fd4 <decode_7seg>:




unsigned char decode_7seg(unsigned char chr)
{ /* Implementation uses ASCII */
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	71fb      	strb	r3, [r7, #7]
    if (chr > (unsigned char)'z')
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	2b7a      	cmp	r3, #122	; 0x7a
 8001fe2:	d901      	bls.n	8001fe8 <decode_7seg+0x14>
        return 0x00;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	e003      	b.n	8001ff0 <decode_7seg+0x1c>
    return seven_seg_digits_decode_abcdefg[chr - '0'];
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	3b30      	subs	r3, #48	; 0x30
 8001fec:	4a03      	ldr	r2, [pc, #12]	; (8001ffc <decode_7seg+0x28>)
 8001fee:	5cd3      	ldrb	r3, [r2, r3]
    /* or */
//	return seven_seg_digits_decode_gfedcba[chr - '0'];
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	08007258 	.word	0x08007258

08002000 <display_symbol>:


void display_symbol(char symbol,int digit)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	6039      	str	r1, [r7, #0]
 800200a:	71fb      	strb	r3, [r7, #7]
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	2b03      	cmp	r3, #3
 8002010:	d822      	bhi.n	8002058 <display_symbol+0x58>
 8002012:	a201      	add	r2, pc, #4	; (adr r2, 8002018 <display_symbol+0x18>)
 8002014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002018:	08002029 	.word	0x08002029
 800201c:	08002033 	.word	0x08002033
 8002020:	0800203f 	.word	0x0800203f
 8002024:	0800204d 	.word	0x0800204d
	switch (digit)
	{
	    case 0:
		    DIGIT_0_ON;
 8002028:	2101      	movs	r1, #1
 800202a:	4847      	ldr	r0, [pc, #284]	; (8002148 <display_symbol+0x148>)
 800202c:	f7ff ff68 	bl	8001f00 <LL_GPIO_SetOutputPin>
	      break;
 8002030:	e012      	b.n	8002058 <display_symbol+0x58>

	    case 1:
	    	DIGIT_1_ON;
 8002032:	2110      	movs	r1, #16
 8002034:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002038:	f7ff ff62 	bl	8001f00 <LL_GPIO_SetOutputPin>
	      break;
 800203c:	e00c      	b.n	8002058 <display_symbol+0x58>

	    case 2:
	    	DIGIT_2_ON;
 800203e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002042:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002046:	f7ff ff5b 	bl	8001f00 <LL_GPIO_SetOutputPin>
	      break;
 800204a:	e005      	b.n	8002058 <display_symbol+0x58>

	    case 3:
	    	DIGIT_3_ON;
 800204c:	2104      	movs	r1, #4
 800204e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002052:	f7ff ff55 	bl	8001f00 <LL_GPIO_SetOutputPin>
	      break;
 8002056:	bf00      	nop
	}



	char pomocna=symbol;
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	73fb      	strb	r3, [r7, #15]
	pomocna &= 1;
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	73fb      	strb	r3, [r7, #15]

	if(pomocna==1)
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d103      	bne.n	8002072 <display_symbol+0x72>
		LL_GPIO_ResetOutputPin(segmentG_GPIO_Port, segmentG_Pin);
 800206a:	2110      	movs	r1, #16
 800206c:	4836      	ldr	r0, [pc, #216]	; (8002148 <display_symbol+0x148>)
 800206e:	f7ff ff55 	bl	8001f1c <LL_GPIO_ResetOutputPin>



	pomocna=symbol;
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	73fb      	strb	r3, [r7, #15]
	pomocna >>= 1;
 8002076:	7bfb      	ldrb	r3, [r7, #15]
 8002078:	085b      	lsrs	r3, r3, #1
 800207a:	73fb      	strb	r3, [r7, #15]
	pomocna &= 1;
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	73fb      	strb	r3, [r7, #15]

	if(pomocna==1)
 8002084:	7bfb      	ldrb	r3, [r7, #15]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d104      	bne.n	8002094 <display_symbol+0x94>
		LL_GPIO_ResetOutputPin(segmentF_GPIO_Port, segmentF_Pin);
 800208a:	2108      	movs	r1, #8
 800208c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002090:	f7ff ff44 	bl	8001f1c <LL_GPIO_ResetOutputPin>



	pomocna=symbol;
 8002094:	79fb      	ldrb	r3, [r7, #7]
 8002096:	73fb      	strb	r3, [r7, #15]
	pomocna >>= 2;
 8002098:	7bfb      	ldrb	r3, [r7, #15]
 800209a:	089b      	lsrs	r3, r3, #2
 800209c:	73fb      	strb	r3, [r7, #15]
	pomocna &= 1;
 800209e:	7bfb      	ldrb	r3, [r7, #15]
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	73fb      	strb	r3, [r7, #15]

	if(pomocna==1)
 80020a6:	7bfb      	ldrb	r3, [r7, #15]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d105      	bne.n	80020b8 <display_symbol+0xb8>
		LL_GPIO_ResetOutputPin(segmentE_GPIO_Port, segmentE_Pin);
 80020ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b4:	f7ff ff32 	bl	8001f1c <LL_GPIO_ResetOutputPin>



	pomocna=symbol;
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	73fb      	strb	r3, [r7, #15]
	pomocna >>= 3;
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	08db      	lsrs	r3, r3, #3
 80020c0:	73fb      	strb	r3, [r7, #15]
	pomocna &= 1;
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	f003 0301 	and.w	r3, r3, #1
 80020c8:	73fb      	strb	r3, [r7, #15]

	if(pomocna==1)
 80020ca:	7bfb      	ldrb	r3, [r7, #15]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d103      	bne.n	80020d8 <display_symbol+0xd8>
		LL_GPIO_ResetOutputPin(segmentD_GPIO_Port, segmentD_Pin);
 80020d0:	2120      	movs	r1, #32
 80020d2:	481d      	ldr	r0, [pc, #116]	; (8002148 <display_symbol+0x148>)
 80020d4:	f7ff ff22 	bl	8001f1c <LL_GPIO_ResetOutputPin>



	pomocna=symbol;
 80020d8:	79fb      	ldrb	r3, [r7, #7]
 80020da:	73fb      	strb	r3, [r7, #15]
	pomocna >>= 4;
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	73fb      	strb	r3, [r7, #15]
	pomocna &= 1;
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	73fb      	strb	r3, [r7, #15]

	if(pomocna==1)
 80020ea:	7bfb      	ldrb	r3, [r7, #15]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d105      	bne.n	80020fc <display_symbol+0xfc>
		LL_GPIO_ResetOutputPin(segmentC_GPIO_Port, segmentC_Pin);
 80020f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020f8:	f7ff ff10 	bl	8001f1c <LL_GPIO_ResetOutputPin>


	pomocna=symbol;
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	73fb      	strb	r3, [r7, #15]
	pomocna >>= 5;
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	095b      	lsrs	r3, r3, #5
 8002104:	73fb      	strb	r3, [r7, #15]
	pomocna &= 1;
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	73fb      	strb	r3, [r7, #15]

	if(pomocna==1)
 800210e:	7bfb      	ldrb	r3, [r7, #15]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d104      	bne.n	800211e <display_symbol+0x11e>
		LL_GPIO_ResetOutputPin(segmentB_GPIO_Port, segmentB_Pin);
 8002114:	2101      	movs	r1, #1
 8002116:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800211a:	f7ff feff 	bl	8001f1c <LL_GPIO_ResetOutputPin>



	pomocna=symbol;
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	73fb      	strb	r3, [r7, #15]
	pomocna >>= 6;
 8002122:	7bfb      	ldrb	r3, [r7, #15]
 8002124:	099b      	lsrs	r3, r3, #6
 8002126:	73fb      	strb	r3, [r7, #15]
	pomocna &= 1;
 8002128:	7bfb      	ldrb	r3, [r7, #15]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	73fb      	strb	r3, [r7, #15]

	if(pomocna==1)
 8002130:	7bfb      	ldrb	r3, [r7, #15]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d104      	bne.n	8002140 <display_symbol+0x140>
		LL_GPIO_ResetOutputPin(segmentA_GPIO_Port, segmentA_Pin);
 8002136:	2102      	movs	r1, #2
 8002138:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800213c:	f7ff feee 	bl	8001f1c <LL_GPIO_ResetOutputPin>
}
 8002140:	bf00      	nop
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	48000400 	.word	0x48000400

0800214c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002152:	2001      	movs	r0, #1
 8002154:	f7ff fe44 	bl	8001de0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8002158:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800215c:	f7ff fe28 	bl	8001db0 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002160:	2003      	movs	r0, #3
 8002162:	f7ff fce7 	bl	8001b34 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8002166:	f7ff fd09 	bl	8001b7c <__NVIC_GetPriorityGrouping>
 800216a:	4603      	mov	r3, r0
 800216c:	2200      	movs	r2, #0
 800216e:	210f      	movs	r1, #15
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fd3b 	bl	8001bec <NVIC_EncodePriority>
 8002176:	4603      	mov	r3, r0
 8002178:	4619      	mov	r1, r3
 800217a:	f04f 30ff 	mov.w	r0, #4294967295
 800217e:	f7ff fd0b 	bl	8001b98 <__NVIC_SetPriority>

  /* USER CODE BEGIN Init */
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002182:	2003      	movs	r0, #3
 8002184:	f7ff fcd6 	bl	8001b34 <__NVIC_SetPriorityGrouping>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002188:	f000 f8be 	bl	8002308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800218c:	f7ff f92e 	bl	80013ec <MX_GPIO_Init>
  MX_TIM2_Init();
 8002190:	f000 fbd4 	bl	800293c <MX_TIM2_Init>
  MX_I2C1_Init();
 8002194:	f7ff fb70 	bl	8001878 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM2);
 8002198:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800219c:	f7ff fe5a 	bl	8001e54 <LL_TIM_EnableCounter>
  LL_TIM_EnableIT_UPDATE(TIM2);
 80021a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80021a4:	f7ff fe87 	bl	8001eb6 <LL_TIM_EnableIT_UPDATE>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lps25hb_init();
 80021a8:	f7fe ff3e 	bl	8001028 <lps25hb_init>
  hts221_init();
 80021ac:	f7fe fd7c 	bl	8000ca8 <hts221_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   if(mode==0){
 80021b0:	4b48      	ldr	r3, [pc, #288]	; (80022d4 <main+0x188>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d129      	bne.n	800220c <main+0xc0>
		   float temperature = hts221_get_temperature();
 80021b8:	f7fe fe74 	bl	8000ea4 <hts221_get_temperature>
 80021bc:	ed87 0a05 	vstr	s0, [r7, #20]
		   if(temperature>=100) {
 80021c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80021c4:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80022d8 <main+0x18c>
 80021c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d0:	db01      	blt.n	80021d6 <main+0x8a>
			   temperature = 99.9;
 80021d2:	4b42      	ldr	r3, [pc, #264]	; (80022dc <main+0x190>)
 80021d4:	617b      	str	r3, [r7, #20]
		   }
		   if(temperature<=-100) {
 80021d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80021da:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80022e0 <main+0x194>
 80021de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e6:	d801      	bhi.n	80021ec <main+0xa0>
			   temperature = -99.9;
 80021e8:	4b3e      	ldr	r3, [pc, #248]	; (80022e4 <main+0x198>)
 80021ea:	617b      	str	r3, [r7, #20]
		   }
		   sprintf(retazec, "TEMP_%03.1f", temperature);
 80021ec:	6978      	ldr	r0, [r7, #20]
 80021ee:	f7fe f9ab 	bl	8000548 <__aeabi_f2d>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	493c      	ldr	r1, [pc, #240]	; (80022e8 <main+0x19c>)
 80021f8:	483c      	ldr	r0, [pc, #240]	; (80022ec <main+0x1a0>)
 80021fa:	f001 fe29 	bl	8003e50 <siprintf>
		   //strcpy(retazec, "TEMP_xx.x");
		   length_retazec = strlen(retazec);
 80021fe:	483b      	ldr	r0, [pc, #236]	; (80022ec <main+0x1a0>)
 8002200:	f7fd ffe6 	bl	80001d0 <strlen>
 8002204:	4603      	mov	r3, r0
 8002206:	b2da      	uxtb	r2, r3
 8002208:	4b39      	ldr	r3, [pc, #228]	; (80022f0 <main+0x1a4>)
 800220a:	701a      	strb	r2, [r3, #0]

	   }
	   if(mode==1){
 800220c:	4b31      	ldr	r3, [pc, #196]	; (80022d4 <main+0x188>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d128      	bne.n	8002266 <main+0x11a>
		   float humidity = hts221_get_relative_humidity();
 8002214:	f7fe fe90 	bl	8000f38 <hts221_get_relative_humidity>
 8002218:	ed87 0a04 	vstr	s0, [r7, #16]
		   if(humidity>99) {
 800221c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002220:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80022f4 <main+0x1a8>
 8002224:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800222c:	dd01      	ble.n	8002232 <main+0xe6>
			   humidity = 99;
 800222e:	4b32      	ldr	r3, [pc, #200]	; (80022f8 <main+0x1ac>)
 8002230:	613b      	str	r3, [r7, #16]
		   }
		   if(humidity<=0) {
 8002232:	edd7 7a04 	vldr	s15, [r7, #16]
 8002236:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800223a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800223e:	d802      	bhi.n	8002246 <main+0xfa>
		   	  humidity = 0;
 8002240:	f04f 0300 	mov.w	r3, #0
 8002244:	613b      	str	r3, [r7, #16]
		   }
		   sprintf(retazec, "HUM_%02.0f", humidity);
 8002246:	6938      	ldr	r0, [r7, #16]
 8002248:	f7fe f97e 	bl	8000548 <__aeabi_f2d>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	492a      	ldr	r1, [pc, #168]	; (80022fc <main+0x1b0>)
 8002252:	4826      	ldr	r0, [pc, #152]	; (80022ec <main+0x1a0>)
 8002254:	f001 fdfc 	bl	8003e50 <siprintf>
		   //strcpy(retazec, "HUM_xx");
		   length_retazec = strlen(retazec);
 8002258:	4824      	ldr	r0, [pc, #144]	; (80022ec <main+0x1a0>)
 800225a:	f7fd ffb9 	bl	80001d0 <strlen>
 800225e:	4603      	mov	r3, r0
 8002260:	b2da      	uxtb	r2, r3
 8002262:	4b23      	ldr	r3, [pc, #140]	; (80022f0 <main+0x1a4>)
 8002264:	701a      	strb	r2, [r3, #0]

	   }
	   if(mode==2){
 8002266:	4b1b      	ldr	r3, [pc, #108]	; (80022d4 <main+0x188>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b02      	cmp	r3, #2
 800226c:	d113      	bne.n	8002296 <main+0x14a>
		   float final_pressure = lps25hb_get_pressure();
 800226e:	f7fe ff0d 	bl	800108c <lps25hb_get_pressure>
 8002272:	ed87 0a03 	vstr	s0, [r7, #12]
		   sprintf(retazec, "BAR_%06.2f", final_pressure);
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f7fe f966 	bl	8000548 <__aeabi_f2d>
 800227c:	4602      	mov	r2, r0
 800227e:	460b      	mov	r3, r1
 8002280:	491f      	ldr	r1, [pc, #124]	; (8002300 <main+0x1b4>)
 8002282:	481a      	ldr	r0, [pc, #104]	; (80022ec <main+0x1a0>)
 8002284:	f001 fde4 	bl	8003e50 <siprintf>
		   //strcpy(retazec, "BAR_xxxx.xx");
		   length_retazec = strlen(retazec);
 8002288:	4818      	ldr	r0, [pc, #96]	; (80022ec <main+0x1a0>)
 800228a:	f7fd ffa1 	bl	80001d0 <strlen>
 800228e:	4603      	mov	r3, r0
 8002290:	b2da      	uxtb	r2, r3
 8002292:	4b17      	ldr	r3, [pc, #92]	; (80022f0 <main+0x1a4>)
 8002294:	701a      	strb	r2, [r3, #0]

	   }
	   if(mode==3){
 8002296:	4b0f      	ldr	r3, [pc, #60]	; (80022d4 <main+0x188>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	2b03      	cmp	r3, #3
 800229c:	d188      	bne.n	80021b0 <main+0x64>
		   float final_pressure = lps25hb_get_pressure();
 800229e:	f7fe fef5 	bl	800108c <lps25hb_get_pressure>
 80022a2:	ed87 0a02 	vstr	s0, [r7, #8]
		   float alltitude = lps25hb_get_alltitude(final_pressure);
 80022a6:	ed97 0a02 	vldr	s0, [r7, #8]
 80022aa:	f7fe ff19 	bl	80010e0 <lps25hb_get_alltitude>
 80022ae:	ed87 0a01 	vstr	s0, [r7, #4]
		   sprintf(retazec, "ALT_%05.1f", alltitude);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7fe f948 	bl	8000548 <__aeabi_f2d>
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	4911      	ldr	r1, [pc, #68]	; (8002304 <main+0x1b8>)
 80022be:	480b      	ldr	r0, [pc, #44]	; (80022ec <main+0x1a0>)
 80022c0:	f001 fdc6 	bl	8003e50 <siprintf>
		   //strcpy(retazec, "ALT_xxxx.x");
		   length_retazec = strlen(retazec);
 80022c4:	4809      	ldr	r0, [pc, #36]	; (80022ec <main+0x1a0>)
 80022c6:	f7fd ff83 	bl	80001d0 <strlen>
 80022ca:	4603      	mov	r3, r0
 80022cc:	b2da      	uxtb	r2, r3
 80022ce:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <main+0x1a4>)
 80022d0:	701a      	strb	r2, [r3, #0]
	   if(mode==0){
 80022d2:	e76d      	b.n	80021b0 <main+0x64>
 80022d4:	2000021a 	.word	0x2000021a
 80022d8:	42c80000 	.word	0x42c80000
 80022dc:	42c7cccd 	.word	0x42c7cccd
 80022e0:	c2c80000 	.word	0xc2c80000
 80022e4:	c2c7cccd 	.word	0xc2c7cccd
 80022e8:	08007228 	.word	0x08007228
 80022ec:	2000023c 	.word	0x2000023c
 80022f0:	2000021b 	.word	0x2000021b
 80022f4:	42c60000 	.word	0x42c60000
 80022f8:	42c60000 	.word	0x42c60000
 80022fc:	08007234 	.word	0x08007234
 8002300:	08007240 	.word	0x08007240
 8002304:	0800724c 	.word	0x0800724c

08002308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 800230c:	2000      	movs	r0, #0
 800230e:	f7ff fd7f 	bl	8001e10 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8002312:	bf00      	nop
 8002314:	f7ff fd90 	bl	8001e38 <LL_FLASH_GetLatency>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1fa      	bne.n	8002314 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 800231e:	f7ff fc99 	bl	8001c54 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8002322:	bf00      	nop
 8002324:	f7ff fca6 	bl	8001c74 <LL_RCC_HSI_IsReady>
 8002328:	4603      	mov	r3, r0
 800232a:	2b01      	cmp	r3, #1
 800232c:	d1fa      	bne.n	8002324 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800232e:	2010      	movs	r0, #16
 8002330:	f7ff fcb2 	bl	8001c98 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002334:	2000      	movs	r0, #0
 8002336:	f7ff fce7 	bl	8001d08 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800233a:	2000      	movs	r0, #0
 800233c:	f7ff fcf8 	bl	8001d30 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002340:	2000      	movs	r0, #0
 8002342:	f7ff fd09 	bl	8001d58 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8002346:	2000      	movs	r0, #0
 8002348:	f7ff fcbc 	bl	8001cc4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 800234c:	bf00      	nop
 800234e:	f7ff fccd 	bl	8001cec <LL_RCC_GetSysClkSource>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1fa      	bne.n	800234e <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 8002358:	4805      	ldr	r0, [pc, #20]	; (8002370 <SystemClock_Config+0x68>)
 800235a:	f001 f899 	bl	8003490 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 800235e:	4804      	ldr	r0, [pc, #16]	; (8002370 <SystemClock_Config+0x68>)
 8002360:	f001 f8ca 	bl	80034f8 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 8002364:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002368:	f7ff fd0a 	bl	8001d80 <LL_RCC_SetI2CClockSource>
}
 800236c:	bf00      	nop
 800236e:	bd80      	pop	{r7, pc}
 8002370:	007a1200 	.word	0x007a1200

08002374 <checkButtonState>:

/* USER CODE BEGIN 4 */

uint8_t checkButtonState(GPIO_TypeDef* PORT, uint8_t PIN, uint8_t edge, uint8_t samples_window, uint8_t samples_required)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	4608      	mov	r0, r1
 800237e:	4611      	mov	r1, r2
 8002380:	461a      	mov	r2, r3
 8002382:	4603      	mov	r3, r0
 8002384:	70fb      	strb	r3, [r7, #3]
 8002386:	460b      	mov	r3, r1
 8002388:	70bb      	strb	r3, [r7, #2]
 800238a:	4613      	mov	r3, r2
 800238c:	707b      	strb	r3, [r7, #1]
	  //type your code for "checkButtonState" implementation here:
	uint8_t button_state = 0, timeout = 0;
 800238e:	2300      	movs	r3, #0
 8002390:	73fb      	strb	r3, [r7, #15]
 8002392:	2300      	movs	r3, #0
 8002394:	73bb      	strb	r3, [r7, #14]

		while(button_state < samples_required && timeout < samples_window)
 8002396:	e021      	b.n	80023dc <checkButtonState+0x68>
		{
			if((LL_GPIO_IsInputPinSet(PORT, PIN) && (edge==TRIGGER_RISE)) || (!LL_GPIO_IsInputPinSet(PORT, PIN) && (edge==TRIGGER_FALL)))/*LL_GPIO_IsInputPinSet(PORT, PIN)*/
 8002398:	78fb      	ldrb	r3, [r7, #3]
 800239a:	4619      	mov	r1, r3
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f7ff fd9a 	bl	8001ed6 <LL_GPIO_IsInputPinSet>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d002      	beq.n	80023ae <checkButtonState+0x3a>
 80023a8:	78bb      	ldrb	r3, [r7, #2]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d00a      	beq.n	80023c4 <checkButtonState+0x50>
 80023ae:	78fb      	ldrb	r3, [r7, #3]
 80023b0:	4619      	mov	r1, r3
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f7ff fd8f 	bl	8001ed6 <LL_GPIO_IsInputPinSet>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d106      	bne.n	80023cc <checkButtonState+0x58>
 80023be:	78bb      	ldrb	r3, [r7, #2]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d103      	bne.n	80023cc <checkButtonState+0x58>
			{
				button_state += 1;
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	3301      	adds	r3, #1
 80023c8:	73fb      	strb	r3, [r7, #15]
 80023ca:	e001      	b.n	80023d0 <checkButtonState+0x5c>
			}
			else
			{
				button_state = 0;
 80023cc:	2300      	movs	r3, #0
 80023ce:	73fb      	strb	r3, [r7, #15]
			}

			timeout += 1;
 80023d0:	7bbb      	ldrb	r3, [r7, #14]
 80023d2:	3301      	adds	r3, #1
 80023d4:	73bb      	strb	r3, [r7, #14]
			LL_mDelay(1);
 80023d6:	2001      	movs	r0, #1
 80023d8:	f001 f868 	bl	80034ac <LL_mDelay>
		while(button_state < samples_required && timeout < samples_window)
 80023dc:	7bfa      	ldrb	r2, [r7, #15]
 80023de:	7e3b      	ldrb	r3, [r7, #24]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d203      	bcs.n	80023ec <checkButtonState+0x78>
 80023e4:	7bba      	ldrb	r2, [r7, #14]
 80023e6:	787b      	ldrb	r3, [r7, #1]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d3d5      	bcc.n	8002398 <checkButtonState+0x24>
		}

		if((button_state >= samples_required) && (timeout <= samples_window))
 80023ec:	7bfa      	ldrb	r2, [r7, #15]
 80023ee:	7e3b      	ldrb	r3, [r7, #24]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d305      	bcc.n	8002400 <checkButtonState+0x8c>
 80023f4:	7bba      	ldrb	r2, [r7, #14]
 80023f6:	787b      	ldrb	r3, [r7, #1]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d801      	bhi.n	8002400 <checkButtonState+0x8c>
		{
			return 1;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e000      	b.n	8002402 <checkButtonState+0x8e>
		}
		else
		{
			return 0;
 8002400:	2300      	movs	r3, #0
		}
}
 8002402:	4618      	mov	r0, r3
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
	...

0800240c <updateDisplay>:

void updateDisplay(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0

	resetDigits();
 8002412:	f7ff fdbf 	bl	8001f94 <resetDigits>
	resetSegments();
 8002416:	f7ff fd8f 	bl	8001f38 <resetSegments>

	char symbol = retazec[textposition+digit];
 800241a:	4b12      	ldr	r3, [pc, #72]	; (8002464 <updateDisplay+0x58>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	4b12      	ldr	r3, [pc, #72]	; (8002468 <updateDisplay+0x5c>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4413      	add	r3, r2
 8002424:	4a11      	ldr	r2, [pc, #68]	; (800246c <updateDisplay+0x60>)
 8002426:	5cd3      	ldrb	r3, [r2, r3]
 8002428:	71fb      	strb	r3, [r7, #7]
	char segments = decode_7seg(symbol);
 800242a:	79fb      	ldrb	r3, [r7, #7]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff fdd1 	bl	8001fd4 <decode_7seg>
 8002432:	4603      	mov	r3, r0
 8002434:	71bb      	strb	r3, [r7, #6]
	display_symbol(segments, digit);
 8002436:	4b0c      	ldr	r3, [pc, #48]	; (8002468 <updateDisplay+0x5c>)
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	79bb      	ldrb	r3, [r7, #6]
 800243c:	4611      	mov	r1, r2
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff fdde 	bl	8002000 <display_symbol>

	digit = digit+1;
 8002444:	4b08      	ldr	r3, [pc, #32]	; (8002468 <updateDisplay+0x5c>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	3301      	adds	r3, #1
 800244a:	4a07      	ldr	r2, [pc, #28]	; (8002468 <updateDisplay+0x5c>)
 800244c:	6013      	str	r3, [r2, #0]
	if(digit >= 4)
 800244e:	4b06      	ldr	r3, [pc, #24]	; (8002468 <updateDisplay+0x5c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2b03      	cmp	r3, #3
 8002454:	dd02      	ble.n	800245c <updateDisplay+0x50>
		digit=0;
 8002456:	4b04      	ldr	r3, [pc, #16]	; (8002468 <updateDisplay+0x5c>)
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]

}
 800245c:	bf00      	nop
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	20000228 	.word	0x20000228
 8002468:	20000224 	.word	0x20000224
 800246c:	2000023c 	.word	0x2000023c

08002470 <TIM2_IRQHandler>:

//Update displayed data and keep display ON
void TIM2_IRQHandler(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
	//1000 za s
	tim2count = tim2count + 1;
 8002474:	4b1d      	ldr	r3, [pc, #116]	; (80024ec <TIM2_IRQHandler+0x7c>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	3301      	adds	r3, #1
 800247a:	4a1c      	ldr	r2, [pc, #112]	; (80024ec <TIM2_IRQHandler+0x7c>)
 800247c:	6013      	str	r3, [r2, #0]
	if(tim2count >=500) {
 800247e:	4b1b      	ldr	r3, [pc, #108]	; (80024ec <TIM2_IRQHandler+0x7c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002486:	db22      	blt.n	80024ce <TIM2_IRQHandler+0x5e>
		tim2count = 0; //2 krat za sekundu sa vykona tento if
 8002488:	4b18      	ldr	r3, [pc, #96]	; (80024ec <TIM2_IRQHandler+0x7c>)
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]

		//Posun textu
		if (orientation==0){
 800248e:	4b18      	ldr	r3, [pc, #96]	; (80024f0 <TIM2_IRQHandler+0x80>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d10f      	bne.n	80024b6 <TIM2_IRQHandler+0x46>
			textposition = textposition + 1;
 8002496:	4b17      	ldr	r3, [pc, #92]	; (80024f4 <TIM2_IRQHandler+0x84>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	3301      	adds	r3, #1
 800249c:	4a15      	ldr	r2, [pc, #84]	; (80024f4 <TIM2_IRQHandler+0x84>)
 800249e:	6013      	str	r3, [r2, #0]
			if((textposition+4)>=(length_retazec))
 80024a0:	4b14      	ldr	r3, [pc, #80]	; (80024f4 <TIM2_IRQHandler+0x84>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	3304      	adds	r3, #4
 80024a6:	4a14      	ldr	r2, [pc, #80]	; (80024f8 <TIM2_IRQHandler+0x88>)
 80024a8:	7812      	ldrb	r2, [r2, #0]
 80024aa:	4293      	cmp	r3, r2
 80024ac:	db0f      	blt.n	80024ce <TIM2_IRQHandler+0x5e>
			    orientation=1;
 80024ae:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <TIM2_IRQHandler+0x80>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	e00b      	b.n	80024ce <TIM2_IRQHandler+0x5e>
		}

		else{
			textposition = textposition - 1;
 80024b6:	4b0f      	ldr	r3, [pc, #60]	; (80024f4 <TIM2_IRQHandler+0x84>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	3b01      	subs	r3, #1
 80024bc:	4a0d      	ldr	r2, [pc, #52]	; (80024f4 <TIM2_IRQHandler+0x84>)
 80024be:	6013      	str	r3, [r2, #0]
			if((textposition)<=0)
 80024c0:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <TIM2_IRQHandler+0x84>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	dc02      	bgt.n	80024ce <TIM2_IRQHandler+0x5e>
			    orientation=0;
 80024c8:	4b09      	ldr	r3, [pc, #36]	; (80024f0 <TIM2_IRQHandler+0x80>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]
		}

	}

	if(LL_TIM_IsActiveFlag_UPDATE(TIM2))
 80024ce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80024d2:	f7ff fcdd 	bl	8001e90 <LL_TIM_IsActiveFlag_UPDATE>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <TIM2_IRQHandler+0x70>
	{
		updateDisplay();
 80024dc:	f7ff ff96 	bl	800240c <updateDisplay>
	}

	LL_TIM_ClearFlag_UPDATE(TIM2);
 80024e0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80024e4:	f7ff fcc6 	bl	8001e74 <LL_TIM_ClearFlag_UPDATE>


}
 80024e8:	bf00      	nop
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	2000021c 	.word	0x2000021c
 80024f0:	20000220 	.word	0x20000220
 80024f4:	20000228 	.word	0x20000228
 80024f8:	2000021b 	.word	0x2000021b

080024fc <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af02      	add	r7, sp, #8
	if(checkButtonState(GPIO_PORT_BUTTON,
 8002502:	2314      	movs	r3, #20
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	231e      	movs	r3, #30
 8002508:	2200      	movs	r2, #0
 800250a:	2108      	movs	r1, #8
 800250c:	4810      	ldr	r0, [pc, #64]	; (8002550 <EXTI3_IRQHandler+0x54>)
 800250e:	f7ff ff31 	bl	8002374 <checkButtonState>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d012      	beq.n	800253e <EXTI3_IRQHandler+0x42>
						BUTTON_EXTI_TRIGGER,
						BUTTON_EXTI_SAMPLES_WINDOW,
						BUTTON_EXTI_SAMPLES_REQUIRED))
	{
		//switch_state ^= 1;
		mode = mode+1;
 8002518:	4b0e      	ldr	r3, [pc, #56]	; (8002554 <EXTI3_IRQHandler+0x58>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	3301      	adds	r3, #1
 800251e:	b2da      	uxtb	r2, r3
 8002520:	4b0c      	ldr	r3, [pc, #48]	; (8002554 <EXTI3_IRQHandler+0x58>)
 8002522:	701a      	strb	r2, [r3, #0]
		if (mode > 3) {
 8002524:	4b0b      	ldr	r3, [pc, #44]	; (8002554 <EXTI3_IRQHandler+0x58>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b03      	cmp	r3, #3
 800252a:	d902      	bls.n	8002532 <EXTI3_IRQHandler+0x36>
			mode = 0;
 800252c:	4b09      	ldr	r3, [pc, #36]	; (8002554 <EXTI3_IRQHandler+0x58>)
 800252e:	2200      	movs	r2, #0
 8002530:	701a      	strb	r2, [r3, #0]
		}
		textposition = 0;
 8002532:	4b09      	ldr	r3, [pc, #36]	; (8002558 <EXTI3_IRQHandler+0x5c>)
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
		orientation = 0;
 8002538:	4b08      	ldr	r3, [pc, #32]	; (800255c <EXTI3_IRQHandler+0x60>)
 800253a:	2200      	movs	r2, #0
 800253c:	601a      	str	r2, [r3, #0]
	}

	/* Clear EXTI4 pending register flag */

		//type your code for pending register flag clear here:
	EXTI->PR |= (1 << 4);
 800253e:	4b08      	ldr	r3, [pc, #32]	; (8002560 <EXTI3_IRQHandler+0x64>)
 8002540:	695b      	ldr	r3, [r3, #20]
 8002542:	4a07      	ldr	r2, [pc, #28]	; (8002560 <EXTI3_IRQHandler+0x64>)
 8002544:	f043 0310 	orr.w	r3, r3, #16
 8002548:	6153      	str	r3, [r2, #20]
}
 800254a:	bf00      	nop
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	48000400 	.word	0x48000400
 8002554:	2000021a 	.word	0x2000021a
 8002558:	20000228 	.word	0x20000228
 800255c:	20000220 	.word	0x20000220
 8002560:	40010400 	.word	0x40010400

08002564 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002568:	e7fe      	b.n	8002568 <NMI_Handler+0x4>

0800256a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800256a:	b480      	push	{r7}
 800256c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800256e:	e7fe      	b.n	800256e <HardFault_Handler+0x4>

08002570 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002574:	e7fe      	b.n	8002574 <MemManage_Handler+0x4>

08002576 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002576:	b480      	push	{r7}
 8002578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800257a:	e7fe      	b.n	800257a <BusFault_Handler+0x4>

0800257c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002580:	e7fe      	b.n	8002580 <UsageFault_Handler+0x4>

08002582 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002582:	b480      	push	{r7}
 8002584:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002586:	bf00      	nop
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002594:	bf00      	nop
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr

0800259e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800259e:	b480      	push	{r7}
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025b0:	bf00      	nop
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025ba:	b480      	push	{r7}
 80025bc:	af00      	add	r7, sp, #0
	return 1;
 80025be:	2301      	movs	r3, #1
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr

080025ca <_kill>:

int _kill(int pid, int sig)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80025d4:	f000 ffa0 	bl	8003518 <__errno>
 80025d8:	4603      	mov	r3, r0
 80025da:	2216      	movs	r2, #22
 80025dc:	601a      	str	r2, [r3, #0]
	return -1;
 80025de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <_exit>:

void _exit (int status)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b082      	sub	sp, #8
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80025f2:	f04f 31ff 	mov.w	r1, #4294967295
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7ff ffe7 	bl	80025ca <_kill>
	while (1) {}		/* Make sure we hang here */
 80025fc:	e7fe      	b.n	80025fc <_exit+0x12>

080025fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b086      	sub	sp, #24
 8002602:	af00      	add	r7, sp, #0
 8002604:	60f8      	str	r0, [r7, #12]
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800260a:	2300      	movs	r3, #0
 800260c:	617b      	str	r3, [r7, #20]
 800260e:	e00a      	b.n	8002626 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002610:	f3af 8000 	nop.w
 8002614:	4601      	mov	r1, r0
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	1c5a      	adds	r2, r3, #1
 800261a:	60ba      	str	r2, [r7, #8]
 800261c:	b2ca      	uxtb	r2, r1
 800261e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	3301      	adds	r3, #1
 8002624:	617b      	str	r3, [r7, #20]
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	429a      	cmp	r2, r3
 800262c:	dbf0      	blt.n	8002610 <_read+0x12>
	}

return len;
 800262e:	687b      	ldr	r3, [r7, #4]
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002644:	2300      	movs	r3, #0
 8002646:	617b      	str	r3, [r7, #20]
 8002648:	e009      	b.n	800265e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	1c5a      	adds	r2, r3, #1
 800264e:	60ba      	str	r2, [r7, #8]
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	3301      	adds	r3, #1
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	429a      	cmp	r2, r3
 8002664:	dbf1      	blt.n	800264a <_write+0x12>
	}
	return len;
 8002666:	687b      	ldr	r3, [r7, #4]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <_close>:

int _close(int file)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
	return -1;
 8002678:	f04f 33ff 	mov.w	r3, #4294967295
}
 800267c:	4618      	mov	r0, r3
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002698:	605a      	str	r2, [r3, #4]
	return 0;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <_isatty>:

int _isatty(int file)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	return 1;
 80026b0:	2301      	movs	r3, #1
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026be:	b480      	push	{r7}
 80026c0:	b085      	sub	sp, #20
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	60f8      	str	r0, [r7, #12]
 80026c6:	60b9      	str	r1, [r7, #8]
 80026c8:	607a      	str	r2, [r7, #4]
	return 0;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026e0:	4a14      	ldr	r2, [pc, #80]	; (8002734 <_sbrk+0x5c>)
 80026e2:	4b15      	ldr	r3, [pc, #84]	; (8002738 <_sbrk+0x60>)
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026ec:	4b13      	ldr	r3, [pc, #76]	; (800273c <_sbrk+0x64>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d102      	bne.n	80026fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026f4:	4b11      	ldr	r3, [pc, #68]	; (800273c <_sbrk+0x64>)
 80026f6:	4a12      	ldr	r2, [pc, #72]	; (8002740 <_sbrk+0x68>)
 80026f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026fa:	4b10      	ldr	r3, [pc, #64]	; (800273c <_sbrk+0x64>)
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4413      	add	r3, r2
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	429a      	cmp	r2, r3
 8002706:	d207      	bcs.n	8002718 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002708:	f000 ff06 	bl	8003518 <__errno>
 800270c:	4603      	mov	r3, r0
 800270e:	220c      	movs	r2, #12
 8002710:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002712:	f04f 33ff 	mov.w	r3, #4294967295
 8002716:	e009      	b.n	800272c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002718:	4b08      	ldr	r3, [pc, #32]	; (800273c <_sbrk+0x64>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800271e:	4b07      	ldr	r3, [pc, #28]	; (800273c <_sbrk+0x64>)
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4413      	add	r3, r2
 8002726:	4a05      	ldr	r2, [pc, #20]	; (800273c <_sbrk+0x64>)
 8002728:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800272a:	68fb      	ldr	r3, [r7, #12]
}
 800272c:	4618      	mov	r0, r3
 800272e:	3718      	adds	r7, #24
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	20003000 	.word	0x20003000
 8002738:	00000400 	.word	0x00000400
 800273c:	2000022c 	.word	0x2000022c
 8002740:	20000260 	.word	0x20000260

08002744 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002748:	4b06      	ldr	r3, [pc, #24]	; (8002764 <SystemInit+0x20>)
 800274a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274e:	4a05      	ldr	r2, [pc, #20]	; (8002764 <SystemInit+0x20>)
 8002750:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002754:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002758:	bf00      	nop
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <__NVIC_GetPriorityGrouping>:
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800276c:	4b04      	ldr	r3, [pc, #16]	; (8002780 <__NVIC_GetPriorityGrouping+0x18>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	0a1b      	lsrs	r3, r3, #8
 8002772:	f003 0307 	and.w	r3, r3, #7
}
 8002776:	4618      	mov	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr
 8002780:	e000ed00 	.word	0xe000ed00

08002784 <__NVIC_EnableIRQ>:
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800278e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002792:	2b00      	cmp	r3, #0
 8002794:	db0b      	blt.n	80027ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002796:	79fb      	ldrb	r3, [r7, #7]
 8002798:	f003 021f 	and.w	r2, r3, #31
 800279c:	4907      	ldr	r1, [pc, #28]	; (80027bc <__NVIC_EnableIRQ+0x38>)
 800279e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a2:	095b      	lsrs	r3, r3, #5
 80027a4:	2001      	movs	r0, #1
 80027a6:	fa00 f202 	lsl.w	r2, r0, r2
 80027aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	e000e100 	.word	0xe000e100

080027c0 <__NVIC_SetPriority>:
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	6039      	str	r1, [r7, #0]
 80027ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	db0a      	blt.n	80027ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	490c      	ldr	r1, [pc, #48]	; (800280c <__NVIC_SetPriority+0x4c>)
 80027da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027de:	0112      	lsls	r2, r2, #4
 80027e0:	b2d2      	uxtb	r2, r2
 80027e2:	440b      	add	r3, r1
 80027e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80027e8:	e00a      	b.n	8002800 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	4908      	ldr	r1, [pc, #32]	; (8002810 <__NVIC_SetPriority+0x50>)
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	3b04      	subs	r3, #4
 80027f8:	0112      	lsls	r2, r2, #4
 80027fa:	b2d2      	uxtb	r2, r2
 80027fc:	440b      	add	r3, r1
 80027fe:	761a      	strb	r2, [r3, #24]
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	e000e100 	.word	0xe000e100
 8002810:	e000ed00 	.word	0xe000ed00

08002814 <NVIC_EncodePriority>:
{
 8002814:	b480      	push	{r7}
 8002816:	b089      	sub	sp, #36	; 0x24
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f003 0307 	and.w	r3, r3, #7
 8002826:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	f1c3 0307 	rsb	r3, r3, #7
 800282e:	2b04      	cmp	r3, #4
 8002830:	bf28      	it	cs
 8002832:	2304      	movcs	r3, #4
 8002834:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	3304      	adds	r3, #4
 800283a:	2b06      	cmp	r3, #6
 800283c:	d902      	bls.n	8002844 <NVIC_EncodePriority+0x30>
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	3b03      	subs	r3, #3
 8002842:	e000      	b.n	8002846 <NVIC_EncodePriority+0x32>
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002848:	f04f 32ff 	mov.w	r2, #4294967295
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	43da      	mvns	r2, r3
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	401a      	ands	r2, r3
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800285c:	f04f 31ff 	mov.w	r1, #4294967295
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	fa01 f303 	lsl.w	r3, r1, r3
 8002866:	43d9      	mvns	r1, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800286c:	4313      	orrs	r3, r2
}
 800286e:	4618      	mov	r0, r3
 8002870:	3724      	adds	r7, #36	; 0x24
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
	...

0800287c <LL_APB1_GRP1_EnableClock>:
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002884:	4b08      	ldr	r3, [pc, #32]	; (80028a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002886:	69da      	ldr	r2, [r3, #28]
 8002888:	4907      	ldr	r1, [pc, #28]	; (80028a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4313      	orrs	r3, r2
 800288e:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002890:	4b05      	ldr	r3, [pc, #20]	; (80028a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002892:	69da      	ldr	r2, [r3, #28]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4013      	ands	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800289a:	68fb      	ldr	r3, [r7, #12]
}
 800289c:	bf00      	nop
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	40021000 	.word	0x40021000

080028ac <LL_TIM_DisableARRPreload>:
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	601a      	str	r2, [r3, #0]
}
 80028c0:	bf00      	nop
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <LL_TIM_SetClockSource>:
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80028de:	f023 0307 	bic.w	r3, r3, #7
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	431a      	orrs	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	609a      	str	r2, [r3, #8]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <LL_TIM_SetTriggerOutput>:
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
 80028fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	605a      	str	r2, [r3, #4]
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <LL_TIM_DisableMasterSlaveMode>:
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	609a      	str	r2, [r3, #8]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002942:	1d3b      	adds	r3, r7, #4
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	605a      	str	r2, [r3, #4]
 800294a:	609a      	str	r2, [r3, #8]
 800294c:	60da      	str	r2, [r3, #12]
 800294e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8002950:	2001      	movs	r0, #1
 8002952:	f7ff ff93 	bl	800287c <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002956:	f7ff ff07 	bl	8002768 <__NVIC_GetPriorityGrouping>
 800295a:	4603      	mov	r3, r0
 800295c:	2200      	movs	r2, #0
 800295e:	2100      	movs	r1, #0
 8002960:	4618      	mov	r0, r3
 8002962:	f7ff ff57 	bl	8002814 <NVIC_EncodePriority>
 8002966:	4603      	mov	r3, r0
 8002968:	4619      	mov	r1, r3
 800296a:	201c      	movs	r0, #28
 800296c:	f7ff ff28 	bl	80027c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8002970:	201c      	movs	r0, #28
 8002972:	f7ff ff07 	bl	8002784 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 7;
 8002976:	2307      	movs	r3, #7
 8002978:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800297a:	2300      	movs	r3, #0
 800297c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 1000;
 800297e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002982:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002984:	2300      	movs	r3, #0
 8002986:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8002988:	1d3b      	adds	r3, r7, #4
 800298a:	4619      	mov	r1, r3
 800298c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002990:	f000 fcf2 	bl	8003378 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8002994:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002998:	f7ff ff88 	bl	80028ac <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 800299c:	2100      	movs	r1, #0
 800299e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80029a2:	f7ff ff93 	bl	80028cc <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80029a6:	2100      	movs	r1, #0
 80029a8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80029ac:	f7ff ffa3 	bl	80028f6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80029b0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80029b4:	f7ff ffb2 	bl	800291c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80029b8:	bf00      	nop
 80029ba:	3718      	adds	r7, #24
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80029c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029f8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029c4:	480d      	ldr	r0, [pc, #52]	; (80029fc <LoopForever+0x6>)
  ldr r1, =_edata
 80029c6:	490e      	ldr	r1, [pc, #56]	; (8002a00 <LoopForever+0xa>)
  ldr r2, =_sidata
 80029c8:	4a0e      	ldr	r2, [pc, #56]	; (8002a04 <LoopForever+0xe>)
  movs r3, #0
 80029ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029cc:	e002      	b.n	80029d4 <LoopCopyDataInit>

080029ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029d2:	3304      	adds	r3, #4

080029d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029d8:	d3f9      	bcc.n	80029ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029da:	4a0b      	ldr	r2, [pc, #44]	; (8002a08 <LoopForever+0x12>)
  ldr r4, =_ebss
 80029dc:	4c0b      	ldr	r4, [pc, #44]	; (8002a0c <LoopForever+0x16>)
  movs r3, #0
 80029de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029e0:	e001      	b.n	80029e6 <LoopFillZerobss>

080029e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029e4:	3204      	adds	r2, #4

080029e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029e8:	d3fb      	bcc.n	80029e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029ea:	f7ff feab 	bl	8002744 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029ee:	f000 fd99 	bl	8003524 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80029f2:	f7ff fbab 	bl	800214c <main>

080029f6 <LoopForever>:

LoopForever:
    b LoopForever
 80029f6:	e7fe      	b.n	80029f6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80029f8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80029fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a00:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002a04:	080076d0 	.word	0x080076d0
  ldr r2, =_sbss
 8002a08:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002a0c:	20000260 	.word	0x20000260

08002a10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a10:	e7fe      	b.n	8002a10 <ADC1_2_IRQHandler>
	...

08002a14 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002a1c:	4b05      	ldr	r3, [pc, #20]	; (8002a34 <LL_EXTI_EnableIT_0_31+0x20>)
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4904      	ldr	r1, [pc, #16]	; (8002a34 <LL_EXTI_EnableIT_0_31+0x20>)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	600b      	str	r3, [r1, #0]
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	40010400 	.word	0x40010400

08002a38 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002a40:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <LL_EXTI_EnableIT_32_63+0x20>)
 8002a42:	6a1a      	ldr	r2, [r3, #32]
 8002a44:	4904      	ldr	r1, [pc, #16]	; (8002a58 <LL_EXTI_EnableIT_32_63+0x20>)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	620b      	str	r3, [r1, #32]
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	40010400 	.word	0x40010400

08002a5c <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002a64:	4b06      	ldr	r3, [pc, #24]	; (8002a80 <LL_EXTI_DisableIT_0_31+0x24>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	4904      	ldr	r1, [pc, #16]	; (8002a80 <LL_EXTI_DisableIT_0_31+0x24>)
 8002a6e:	4013      	ands	r3, r2
 8002a70:	600b      	str	r3, [r1, #0]
}
 8002a72:	bf00      	nop
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	40010400 	.word	0x40010400

08002a84 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8002a8c:	4b06      	ldr	r3, [pc, #24]	; (8002aa8 <LL_EXTI_DisableIT_32_63+0x24>)
 8002a8e:	6a1a      	ldr	r2, [r3, #32]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	43db      	mvns	r3, r3
 8002a94:	4904      	ldr	r1, [pc, #16]	; (8002aa8 <LL_EXTI_DisableIT_32_63+0x24>)
 8002a96:	4013      	ands	r3, r2
 8002a98:	620b      	str	r3, [r1, #32]
}
 8002a9a:	bf00      	nop
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	40010400 	.word	0x40010400

08002aac <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002ab4:	4b05      	ldr	r3, [pc, #20]	; (8002acc <LL_EXTI_EnableEvent_0_31+0x20>)
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	4904      	ldr	r1, [pc, #16]	; (8002acc <LL_EXTI_EnableEvent_0_31+0x20>)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	604b      	str	r3, [r1, #4]

}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	40010400 	.word	0x40010400

08002ad0 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8002ad8:	4b05      	ldr	r3, [pc, #20]	; (8002af0 <LL_EXTI_EnableEvent_32_63+0x20>)
 8002ada:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002adc:	4904      	ldr	r1, [pc, #16]	; (8002af0 <LL_EXTI_EnableEvent_32_63+0x20>)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr
 8002af0:	40010400 	.word	0x40010400

08002af4 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002afc:	4b06      	ldr	r3, [pc, #24]	; (8002b18 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002afe:	685a      	ldr	r2, [r3, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	43db      	mvns	r3, r3
 8002b04:	4904      	ldr	r1, [pc, #16]	; (8002b18 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002b06:	4013      	ands	r3, r2
 8002b08:	604b      	str	r3, [r1, #4]
}
 8002b0a:	bf00      	nop
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	40010400 	.word	0x40010400

08002b1c <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8002b24:	4b06      	ldr	r3, [pc, #24]	; (8002b40 <LL_EXTI_DisableEvent_32_63+0x24>)
 8002b26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	4904      	ldr	r1, [pc, #16]	; (8002b40 <LL_EXTI_DisableEvent_32_63+0x24>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002b32:	bf00      	nop
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	40010400 	.word	0x40010400

08002b44 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002b4c:	4b05      	ldr	r3, [pc, #20]	; (8002b64 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	4904      	ldr	r1, [pc, #16]	; (8002b64 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	608b      	str	r3, [r1, #8]

}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr
 8002b64:	40010400 	.word	0x40010400

08002b68 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8002b70:	4b05      	ldr	r3, [pc, #20]	; (8002b88 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8002b72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b74:	4904      	ldr	r1, [pc, #16]	; (8002b88 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	628b      	str	r3, [r1, #40]	; 0x28
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr
 8002b88:	40010400 	.word	0x40010400

08002b8c <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002b94:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	43db      	mvns	r3, r3
 8002b9c:	4904      	ldr	r1, [pc, #16]	; (8002bb0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	608b      	str	r3, [r1, #8]

}
 8002ba2:	bf00      	nop
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	40010400 	.word	0x40010400

08002bb4 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8002bbc:	4b06      	ldr	r3, [pc, #24]	; (8002bd8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8002bbe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	43db      	mvns	r3, r3
 8002bc4:	4904      	ldr	r1, [pc, #16]	; (8002bd8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	628b      	str	r3, [r1, #40]	; 0x28
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	40010400 	.word	0x40010400

08002bdc <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8002be4:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002be6:	68da      	ldr	r2, [r3, #12]
 8002be8:	4904      	ldr	r1, [pc, #16]	; (8002bfc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	60cb      	str	r3, [r1, #12]
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	40010400 	.word	0x40010400

08002c00 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8002c08:	4b05      	ldr	r3, [pc, #20]	; (8002c20 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8002c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c0c:	4904      	ldr	r1, [pc, #16]	; (8002c20 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8002c14:	bf00      	nop
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	40010400 	.word	0x40010400

08002c24 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002c2c:	4b06      	ldr	r3, [pc, #24]	; (8002c48 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002c2e:	68da      	ldr	r2, [r3, #12]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	43db      	mvns	r3, r3
 8002c34:	4904      	ldr	r1, [pc, #16]	; (8002c48 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002c36:	4013      	ands	r3, r2
 8002c38:	60cb      	str	r3, [r1, #12]
}
 8002c3a:	bf00      	nop
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	40010400 	.word	0x40010400

08002c4c <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8002c54:	4b06      	ldr	r3, [pc, #24]	; (8002c70 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	4904      	ldr	r1, [pc, #16]	; (8002c70 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002c5e:	4013      	ands	r3, r2
 8002c60:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	40010400 	.word	0x40010400

08002c74 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	7a1b      	ldrb	r3, [r3, #8]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	f000 80cd 	beq.w	8002e24 <LL_EXTI_Init+0x1b0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d061      	beq.n	8002d56 <LL_EXTI_Init+0xe2>
    {
      switch (EXTI_InitStruct->Mode)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	7a5b      	ldrb	r3, [r3, #9]
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d01c      	beq.n	8002cd4 <LL_EXTI_Init+0x60>
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	dc25      	bgt.n	8002cea <LL_EXTI_Init+0x76>
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d002      	beq.n	8002ca8 <LL_EXTI_Init+0x34>
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d00b      	beq.n	8002cbe <LL_EXTI_Init+0x4a>
 8002ca6:	e020      	b.n	8002cea <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7ff ff21 	bl	8002af4 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff feac 	bl	8002a14 <LL_EXTI_EnableIT_0_31>
          break;
 8002cbc:	e018      	b.n	8002cf0 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7ff feca 	bl	8002a5c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff feed 	bl	8002aac <LL_EXTI_EnableEvent_0_31>
          break;
 8002cd2:	e00d      	b.n	8002cf0 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff fe9b 	bl	8002a14 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff fee2 	bl	8002aac <LL_EXTI_EnableEvent_0_31>
          break;
 8002ce8:	e002      	b.n	8002cf0 <LL_EXTI_Init+0x7c>
        default:
          status = ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	73fb      	strb	r3, [r7, #15]
          break;
 8002cee:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	7a9b      	ldrb	r3, [r3, #10]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d02e      	beq.n	8002d56 <LL_EXTI_Init+0xe2>
      {
        switch (EXTI_InitStruct->Trigger)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	7a9b      	ldrb	r3, [r3, #10]
 8002cfc:	2b03      	cmp	r3, #3
 8002cfe:	d01c      	beq.n	8002d3a <LL_EXTI_Init+0xc6>
 8002d00:	2b03      	cmp	r3, #3
 8002d02:	dc25      	bgt.n	8002d50 <LL_EXTI_Init+0xdc>
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d002      	beq.n	8002d0e <LL_EXTI_Init+0x9a>
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d00b      	beq.n	8002d24 <LL_EXTI_Init+0xb0>
 8002d0c:	e020      	b.n	8002d50 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff ff86 	bl	8002c24 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff ff11 	bl	8002b44 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002d22:	e019      	b.n	8002d58 <LL_EXTI_Init+0xe4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff ff2f 	bl	8002b8c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff ff52 	bl	8002bdc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002d38:	e00e      	b.n	8002d58 <LL_EXTI_Init+0xe4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff ff00 	bl	8002b44 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff ff47 	bl	8002bdc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002d4e:	e003      	b.n	8002d58 <LL_EXTI_Init+0xe4>
          default:
            status = ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	73fb      	strb	r3, [r7, #15]
            break;
 8002d54:	e000      	b.n	8002d58 <LL_EXTI_Init+0xe4>
        }
      }
 8002d56:	bf00      	nop
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d076      	beq.n	8002e4e <LL_EXTI_Init+0x1da>
    {
      switch (EXTI_InitStruct->Mode)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	7a5b      	ldrb	r3, [r3, #9]
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d01c      	beq.n	8002da2 <LL_EXTI_Init+0x12e>
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	dc25      	bgt.n	8002db8 <LL_EXTI_Init+0x144>
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d002      	beq.n	8002d76 <LL_EXTI_Init+0x102>
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d00b      	beq.n	8002d8c <LL_EXTI_Init+0x118>
 8002d74:	e020      	b.n	8002db8 <LL_EXTI_Init+0x144>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff fece 	bl	8002b1c <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff fe57 	bl	8002a38 <LL_EXTI_EnableIT_32_63>
          break;
 8002d8a:	e018      	b.n	8002dbe <LL_EXTI_Init+0x14a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff fe77 	bl	8002a84 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff fe98 	bl	8002ad0 <LL_EXTI_EnableEvent_32_63>
          break;
 8002da0:	e00d      	b.n	8002dbe <LL_EXTI_Init+0x14a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff fe46 	bl	8002a38 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fe8d 	bl	8002ad0 <LL_EXTI_EnableEvent_32_63>
          break;
 8002db6:	e002      	b.n	8002dbe <LL_EXTI_Init+0x14a>
        default:
          status = ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	73fb      	strb	r3, [r7, #15]
          break;
 8002dbc:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	7a9b      	ldrb	r3, [r3, #10]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d043      	beq.n	8002e4e <LL_EXTI_Init+0x1da>
      {
        switch (EXTI_InitStruct->Trigger)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	7a9b      	ldrb	r3, [r3, #10]
 8002dca:	2b03      	cmp	r3, #3
 8002dcc:	d01c      	beq.n	8002e08 <LL_EXTI_Init+0x194>
 8002dce:	2b03      	cmp	r3, #3
 8002dd0:	dc25      	bgt.n	8002e1e <LL_EXTI_Init+0x1aa>
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d002      	beq.n	8002ddc <LL_EXTI_Init+0x168>
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d00b      	beq.n	8002df2 <LL_EXTI_Init+0x17e>
 8002dda:	e020      	b.n	8002e1e <LL_EXTI_Init+0x1aa>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff ff33 	bl	8002c4c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff febc 	bl	8002b68 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8002df0:	e02e      	b.n	8002e50 <LL_EXTI_Init+0x1dc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff fedc 	bl	8002bb4 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7ff fefd 	bl	8002c00 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8002e06:	e023      	b.n	8002e50 <LL_EXTI_Init+0x1dc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff feab 	bl	8002b68 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff fef2 	bl	8002c00 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8002e1c:	e018      	b.n	8002e50 <LL_EXTI_Init+0x1dc>
          default:
            status = ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	73fb      	strb	r3, [r7, #15]
            break;
 8002e22:	e015      	b.n	8002e50 <LL_EXTI_Init+0x1dc>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7ff fe17 	bl	8002a5c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7ff fe5e 	bl	8002af4 <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff fe21 	bl	8002a84 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff fe68 	bl	8002b1c <LL_EXTI_DisableEvent_32_63>
 8002e4c:	e000      	b.n	8002e50 <LL_EXTI_Init+0x1dc>
      }
 8002e4e:	bf00      	nop
#endif
  }
  return status;
 8002e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <LL_GPIO_SetPinMode>:
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b089      	sub	sp, #36	; 0x24
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	60f8      	str	r0, [r7, #12]
 8002e62:	60b9      	str	r1, [r7, #8]
 8002e64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	fa93 f3a3 	rbit	r3, r3
 8002e74:	613b      	str	r3, [r7, #16]
  return result;
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	fab3 f383 	clz	r3, r3
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	2103      	movs	r1, #3
 8002e82:	fa01 f303 	lsl.w	r3, r1, r3
 8002e86:	43db      	mvns	r3, r3
 8002e88:	401a      	ands	r2, r3
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	fa93 f3a3 	rbit	r3, r3
 8002e94:	61bb      	str	r3, [r7, #24]
  return result;
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	fab3 f383 	clz	r3, r3
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	6879      	ldr	r1, [r7, #4]
 8002ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	601a      	str	r2, [r3, #0]
}
 8002eac:	bf00      	nop
 8002eae:	3724      	adds	r7, #36	; 0x24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <LL_GPIO_SetPinOutputType>:
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	401a      	ands	r2, r3
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	6879      	ldr	r1, [r7, #4]
 8002ed2:	fb01 f303 	mul.w	r3, r1, r3
 8002ed6:	431a      	orrs	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	605a      	str	r2, [r3, #4]
}
 8002edc:	bf00      	nop
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <LL_GPIO_SetPinSpeed>:
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b089      	sub	sp, #36	; 0x24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	fa93 f3a3 	rbit	r3, r3
 8002f02:	613b      	str	r3, [r7, #16]
  return result;
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	fab3 f383 	clz	r3, r3
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	2103      	movs	r1, #3
 8002f10:	fa01 f303 	lsl.w	r3, r1, r3
 8002f14:	43db      	mvns	r3, r3
 8002f16:	401a      	ands	r2, r3
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	fa93 f3a3 	rbit	r3, r3
 8002f22:	61bb      	str	r3, [r7, #24]
  return result;
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	fab3 f383 	clz	r3, r3
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	6879      	ldr	r1, [r7, #4]
 8002f30:	fa01 f303 	lsl.w	r3, r1, r3
 8002f34:	431a      	orrs	r2, r3
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	609a      	str	r2, [r3, #8]
}
 8002f3a:	bf00      	nop
 8002f3c:	3724      	adds	r7, #36	; 0x24
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr

08002f46 <LL_GPIO_SetPinPull>:
{
 8002f46:	b480      	push	{r7}
 8002f48:	b089      	sub	sp, #36	; 0x24
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	60f8      	str	r0, [r7, #12]
 8002f4e:	60b9      	str	r1, [r7, #8]
 8002f50:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	68da      	ldr	r2, [r3, #12]
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	613b      	str	r3, [r7, #16]
  return result;
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	fab3 f383 	clz	r3, r3
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	2103      	movs	r1, #3
 8002f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f72:	43db      	mvns	r3, r3
 8002f74:	401a      	ands	r2, r3
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	fa93 f3a3 	rbit	r3, r3
 8002f80:	61bb      	str	r3, [r7, #24]
  return result;
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	fab3 f383 	clz	r3, r3
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	6879      	ldr	r1, [r7, #4]
 8002f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f92:	431a      	orrs	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	60da      	str	r2, [r3, #12]
}
 8002f98:	bf00      	nop
 8002f9a:	3724      	adds	r7, #36	; 0x24
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr

08002fa4 <LL_GPIO_SetAFPin_0_7>:
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b089      	sub	sp, #36	; 0x24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a1a      	ldr	r2, [r3, #32]
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	fa93 f3a3 	rbit	r3, r3
 8002fbe:	613b      	str	r3, [r7, #16]
  return result;
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	fab3 f383 	clz	r3, r3
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	210f      	movs	r1, #15
 8002fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	401a      	ands	r2, r3
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	fa93 f3a3 	rbit	r3, r3
 8002fde:	61bb      	str	r3, [r7, #24]
  return result;
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	fab3 f383 	clz	r3, r3
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	6879      	ldr	r1, [r7, #4]
 8002fec:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	621a      	str	r2, [r3, #32]
}
 8002ff6:	bf00      	nop
 8002ff8:	3724      	adds	r7, #36	; 0x24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <LL_GPIO_SetAFPin_8_15>:
{
 8003002:	b480      	push	{r7}
 8003004:	b089      	sub	sp, #36	; 0x24
 8003006:	af00      	add	r7, sp, #0
 8003008:	60f8      	str	r0, [r7, #12]
 800300a:	60b9      	str	r1, [r7, #8]
 800300c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	0a1b      	lsrs	r3, r3, #8
 8003016:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	fa93 f3a3 	rbit	r3, r3
 800301e:	613b      	str	r3, [r7, #16]
  return result;
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	fab3 f383 	clz	r3, r3
 8003026:	b2db      	uxtb	r3, r3
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	210f      	movs	r1, #15
 800302c:	fa01 f303 	lsl.w	r3, r1, r3
 8003030:	43db      	mvns	r3, r3
 8003032:	401a      	ands	r2, r3
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	0a1b      	lsrs	r3, r3, #8
 8003038:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	fa93 f3a3 	rbit	r3, r3
 8003040:	61bb      	str	r3, [r7, #24]
  return result;
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	fab3 f383 	clz	r3, r3
 8003048:	b2db      	uxtb	r3, r3
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	fa01 f303 	lsl.w	r3, r1, r3
 8003052:	431a      	orrs	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003058:	bf00      	nop
 800305a:	3724      	adds	r7, #36	; 0x24
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b088      	sub	sp, #32
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	fa93 f3a3 	rbit	r3, r3
 800307a:	613b      	str	r3, [r7, #16]
  return result;
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	fab3 f383 	clz	r3, r3
 8003082:	b2db      	uxtb	r3, r3
 8003084:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003086:	e051      	b.n	800312c <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	2101      	movs	r1, #1
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	fa01 f303 	lsl.w	r3, r1, r3
 8003094:	4013      	ands	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d043      	beq.n	8003126 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d003      	beq.n	80030ae <LL_GPIO_Init+0x4a>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d10e      	bne.n	80030cc <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	461a      	mov	r2, r3
 80030b4:	69b9      	ldr	r1, [r7, #24]
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f7ff ff16 	bl	8002ee8 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	6819      	ldr	r1, [r3, #0]
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	461a      	mov	r2, r3
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7ff fef6 	bl	8002eb8 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	691b      	ldr	r3, [r3, #16]
 80030d0:	461a      	mov	r2, r3
 80030d2:	69b9      	ldr	r1, [r7, #24]
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f7ff ff36 	bl	8002f46 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d11a      	bne.n	8003118 <LL_GPIO_Init+0xb4>
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	fa93 f3a3 	rbit	r3, r3
 80030ec:	60bb      	str	r3, [r7, #8]
  return result;
 80030ee:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80030f0:	fab3 f383 	clz	r3, r3
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b07      	cmp	r3, #7
 80030f8:	d807      	bhi.n	800310a <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	461a      	mov	r2, r3
 8003100:	69b9      	ldr	r1, [r7, #24]
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7ff ff4e 	bl	8002fa4 <LL_GPIO_SetAFPin_0_7>
 8003108:	e006      	b.n	8003118 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	461a      	mov	r2, r3
 8003110:	69b9      	ldr	r1, [r7, #24]
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f7ff ff75 	bl	8003002 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	461a      	mov	r2, r3
 800311e:	69b9      	ldr	r1, [r7, #24]
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f7ff fe9a 	bl	8002e5a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	3301      	adds	r3, #1
 800312a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	fa22 f303 	lsr.w	r3, r2, r3
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1a6      	bne.n	8003088 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3720      	adds	r7, #32
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <LL_I2C_Enable>:
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f043 0201 	orr.w	r2, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	601a      	str	r2, [r3, #0]
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <LL_I2C_Disable>:
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f023 0201 	bic.w	r2, r3, #1
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	601a      	str	r2, [r3, #0]
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <LL_I2C_ConfigFilters>:
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	0219      	lsls	r1, r3, #8
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	430b      	orrs	r3, r1
 80031a0:	431a      	orrs	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	601a      	str	r2, [r3, #0]
}
 80031a6:	bf00      	nop
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <LL_I2C_SetOwnAddress1>:
{
 80031b2:	b480      	push	{r7}
 80031b4:	b085      	sub	sp, #20
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	60f8      	str	r0, [r7, #12]
 80031ba:	60b9      	str	r1, [r7, #8]
 80031bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80031c6:	f023 0307 	bic.w	r3, r3, #7
 80031ca:	68b9      	ldr	r1, [r7, #8]
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	431a      	orrs	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	609a      	str	r2, [r3, #8]
}
 80031d6:	bf00      	nop
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr

080031e2 <LL_I2C_EnableOwnAddress1>:
{
 80031e2:	b480      	push	{r7}
 80031e4:	b083      	sub	sp, #12
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	609a      	str	r2, [r3, #8]
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr

08003202 <LL_I2C_DisableOwnAddress1>:
{
 8003202:	b480      	push	{r7}
 8003204:	b083      	sub	sp, #12
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	609a      	str	r2, [r3, #8]
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr

08003222 <LL_I2C_SetTiming>:
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
 800322a:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	611a      	str	r2, [r3, #16]
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <LL_I2C_SetMode>:
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	431a      	orrs	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	601a      	str	r2, [r3, #0]
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <LL_I2C_AcknowledgeNextData>:
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	431a      	orrs	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	605a      	str	r2, [r3, #4]
}
 800327e:	bf00      	nop
 8003280:	370c      	adds	r7, #12
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	b082      	sub	sp, #8
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
 8003292:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f7ff ff65 	bl	8003164 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	6899      	ldr	r1, [r3, #8]
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	461a      	mov	r2, r3
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7ff ff6d 	bl	8003184 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	4619      	mov	r1, r3
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f7ff ffb6 	bl	8003222 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7ff ff44 	bl	8003144 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f7ff ffa0 	bl	8003202 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	6919      	ldr	r1, [r3, #16]
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	461a      	mov	r2, r3
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f7ff ff70 	bl	80031b2 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	691b      	ldr	r3, [r3, #16]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d002      	beq.n	80032e0 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f7ff ff81 	bl	80031e2 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4619      	mov	r1, r3
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f7ff ffa9 	bl	800323e <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	4619      	mov	r1, r3
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7ff ffb6 	bl	8003264 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <LL_TIM_SetPrescaler>:
{
 8003302:	b480      	push	{r7}
 8003304:	b083      	sub	sp, #12
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
 800330a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <LL_TIM_SetAutoReload>:
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
 8003326:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800332e:	bf00      	nop
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <LL_TIM_SetRepetitionCounter>:
{
 800333a:	b480      	push	{r7}
 800333c:	b083      	sub	sp, #12
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
 8003342:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	631a      	str	r2, [r3, #48]	; 0x30
}
 800334a:	bf00      	nop
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	f043 0201 	orr.w	r2, r3, #1
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	615a      	str	r2, [r3, #20]
}
 800336a:	bf00      	nop
 800336c:	370c      	adds	r7, #12
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
	...

08003378 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a2f      	ldr	r2, [pc, #188]	; (8003448 <LL_TIM_Init+0xd0>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d007      	beq.n	80033a0 <LL_TIM_Init+0x28>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003396:	d003      	beq.n	80033a0 <LL_TIM_Init+0x28>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a2c      	ldr	r2, [pc, #176]	; (800344c <LL_TIM_Init+0xd4>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d106      	bne.n	80033ae <LL_TIM_Init+0x36>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a25      	ldr	r2, [pc, #148]	; (8003448 <LL_TIM_Init+0xd0>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d013      	beq.n	80033de <LL_TIM_Init+0x66>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033bc:	d00f      	beq.n	80033de <LL_TIM_Init+0x66>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a22      	ldr	r2, [pc, #136]	; (800344c <LL_TIM_Init+0xd4>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d00b      	beq.n	80033de <LL_TIM_Init+0x66>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a21      	ldr	r2, [pc, #132]	; (8003450 <LL_TIM_Init+0xd8>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d007      	beq.n	80033de <LL_TIM_Init+0x66>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a20      	ldr	r2, [pc, #128]	; (8003454 <LL_TIM_Init+0xdc>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d003      	beq.n	80033de <LL_TIM_Init+0x66>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a1f      	ldr	r2, [pc, #124]	; (8003458 <LL_TIM_Init+0xe0>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d106      	bne.n	80033ec <LL_TIM_Init+0x74>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	4619      	mov	r1, r3
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff ff90 	bl	800331e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	881b      	ldrh	r3, [r3, #0]
 8003402:	4619      	mov	r1, r3
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f7ff ff7c 	bl	8003302 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a0e      	ldr	r2, [pc, #56]	; (8003448 <LL_TIM_Init+0xd0>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d00b      	beq.n	800342a <LL_TIM_Init+0xb2>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a0e      	ldr	r2, [pc, #56]	; (8003450 <LL_TIM_Init+0xd8>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d007      	beq.n	800342a <LL_TIM_Init+0xb2>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a0d      	ldr	r2, [pc, #52]	; (8003454 <LL_TIM_Init+0xdc>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d003      	beq.n	800342a <LL_TIM_Init+0xb2>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a0c      	ldr	r2, [pc, #48]	; (8003458 <LL_TIM_Init+0xe0>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d105      	bne.n	8003436 <LL_TIM_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	4619      	mov	r1, r3
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f7ff ff82 	bl	800333a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7ff ff8d 	bl	8003356 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	40012c00 	.word	0x40012c00
 800344c:	40000400 	.word	0x40000400
 8003450:	40014000 	.word	0x40014000
 8003454:	40014400 	.word	0x40014400
 8003458:	40014800 	.word	0x40014800

0800345c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	fbb2 f3f3 	udiv	r3, r2, r3
 800346e:	4a07      	ldr	r2, [pc, #28]	; (800348c <LL_InitTick+0x30>)
 8003470:	3b01      	subs	r3, #1
 8003472:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8003474:	4b05      	ldr	r3, [pc, #20]	; (800348c <LL_InitTick+0x30>)
 8003476:	2200      	movs	r2, #0
 8003478:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800347a:	4b04      	ldr	r3, [pc, #16]	; (800348c <LL_InitTick+0x30>)
 800347c:	2205      	movs	r2, #5
 800347e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	e000e010 	.word	0xe000e010

08003490 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8003498:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f7ff ffdd 	bl	800345c <LL_InitTick>
}
 80034a2:	bf00      	nop
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80034b4:	4b0f      	ldr	r3, [pc, #60]	; (80034f4 <LL_mDelay+0x48>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80034ba:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c2:	d00c      	beq.n	80034de <LL_mDelay+0x32>
  {
    Delay++;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3301      	adds	r3, #1
 80034c8:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80034ca:	e008      	b.n	80034de <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80034cc:	4b09      	ldr	r3, [pc, #36]	; (80034f4 <LL_mDelay+0x48>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d002      	beq.n	80034de <LL_mDelay+0x32>
    {
      Delay--;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	3b01      	subs	r3, #1
 80034dc:	607b      	str	r3, [r7, #4]
  while (Delay)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1f3      	bne.n	80034cc <LL_mDelay+0x20>
    }
  }
}
 80034e4:	bf00      	nop
 80034e6:	bf00      	nop
 80034e8:	3714      	adds	r7, #20
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	e000e010 	.word	0xe000e010

080034f8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003500:	4a04      	ldr	r2, [pc, #16]	; (8003514 <LL_SetSystemCoreClock+0x1c>)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6013      	str	r3, [r2, #0]
}
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	20000004 	.word	0x20000004

08003518 <__errno>:
 8003518:	4b01      	ldr	r3, [pc, #4]	; (8003520 <__errno+0x8>)
 800351a:	6818      	ldr	r0, [r3, #0]
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	20000008 	.word	0x20000008

08003524 <__libc_init_array>:
 8003524:	b570      	push	{r4, r5, r6, lr}
 8003526:	4d0d      	ldr	r5, [pc, #52]	; (800355c <__libc_init_array+0x38>)
 8003528:	4c0d      	ldr	r4, [pc, #52]	; (8003560 <__libc_init_array+0x3c>)
 800352a:	1b64      	subs	r4, r4, r5
 800352c:	10a4      	asrs	r4, r4, #2
 800352e:	2600      	movs	r6, #0
 8003530:	42a6      	cmp	r6, r4
 8003532:	d109      	bne.n	8003548 <__libc_init_array+0x24>
 8003534:	4d0b      	ldr	r5, [pc, #44]	; (8003564 <__libc_init_array+0x40>)
 8003536:	4c0c      	ldr	r4, [pc, #48]	; (8003568 <__libc_init_array+0x44>)
 8003538:	f003 fe68 	bl	800720c <_init>
 800353c:	1b64      	subs	r4, r4, r5
 800353e:	10a4      	asrs	r4, r4, #2
 8003540:	2600      	movs	r6, #0
 8003542:	42a6      	cmp	r6, r4
 8003544:	d105      	bne.n	8003552 <__libc_init_array+0x2e>
 8003546:	bd70      	pop	{r4, r5, r6, pc}
 8003548:	f855 3b04 	ldr.w	r3, [r5], #4
 800354c:	4798      	blx	r3
 800354e:	3601      	adds	r6, #1
 8003550:	e7ee      	b.n	8003530 <__libc_init_array+0xc>
 8003552:	f855 3b04 	ldr.w	r3, [r5], #4
 8003556:	4798      	blx	r3
 8003558:	3601      	adds	r6, #1
 800355a:	e7f2      	b.n	8003542 <__libc_init_array+0x1e>
 800355c:	080076c8 	.word	0x080076c8
 8003560:	080076c8 	.word	0x080076c8
 8003564:	080076c8 	.word	0x080076c8
 8003568:	080076cc 	.word	0x080076cc

0800356c <memset>:
 800356c:	4402      	add	r2, r0
 800356e:	4603      	mov	r3, r0
 8003570:	4293      	cmp	r3, r2
 8003572:	d100      	bne.n	8003576 <memset+0xa>
 8003574:	4770      	bx	lr
 8003576:	f803 1b01 	strb.w	r1, [r3], #1
 800357a:	e7f9      	b.n	8003570 <memset+0x4>

0800357c <__cvt>:
 800357c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003580:	ec55 4b10 	vmov	r4, r5, d0
 8003584:	2d00      	cmp	r5, #0
 8003586:	460e      	mov	r6, r1
 8003588:	4619      	mov	r1, r3
 800358a:	462b      	mov	r3, r5
 800358c:	bfbb      	ittet	lt
 800358e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003592:	461d      	movlt	r5, r3
 8003594:	2300      	movge	r3, #0
 8003596:	232d      	movlt	r3, #45	; 0x2d
 8003598:	700b      	strb	r3, [r1, #0]
 800359a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800359c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80035a0:	4691      	mov	r9, r2
 80035a2:	f023 0820 	bic.w	r8, r3, #32
 80035a6:	bfbc      	itt	lt
 80035a8:	4622      	movlt	r2, r4
 80035aa:	4614      	movlt	r4, r2
 80035ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80035b0:	d005      	beq.n	80035be <__cvt+0x42>
 80035b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80035b6:	d100      	bne.n	80035ba <__cvt+0x3e>
 80035b8:	3601      	adds	r6, #1
 80035ba:	2102      	movs	r1, #2
 80035bc:	e000      	b.n	80035c0 <__cvt+0x44>
 80035be:	2103      	movs	r1, #3
 80035c0:	ab03      	add	r3, sp, #12
 80035c2:	9301      	str	r3, [sp, #4]
 80035c4:	ab02      	add	r3, sp, #8
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	ec45 4b10 	vmov	d0, r4, r5
 80035cc:	4653      	mov	r3, sl
 80035ce:	4632      	mov	r2, r6
 80035d0:	f000 fcea 	bl	8003fa8 <_dtoa_r>
 80035d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80035d8:	4607      	mov	r7, r0
 80035da:	d102      	bne.n	80035e2 <__cvt+0x66>
 80035dc:	f019 0f01 	tst.w	r9, #1
 80035e0:	d022      	beq.n	8003628 <__cvt+0xac>
 80035e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80035e6:	eb07 0906 	add.w	r9, r7, r6
 80035ea:	d110      	bne.n	800360e <__cvt+0x92>
 80035ec:	783b      	ldrb	r3, [r7, #0]
 80035ee:	2b30      	cmp	r3, #48	; 0x30
 80035f0:	d10a      	bne.n	8003608 <__cvt+0x8c>
 80035f2:	2200      	movs	r2, #0
 80035f4:	2300      	movs	r3, #0
 80035f6:	4620      	mov	r0, r4
 80035f8:	4629      	mov	r1, r5
 80035fa:	f7fd fa65 	bl	8000ac8 <__aeabi_dcmpeq>
 80035fe:	b918      	cbnz	r0, 8003608 <__cvt+0x8c>
 8003600:	f1c6 0601 	rsb	r6, r6, #1
 8003604:	f8ca 6000 	str.w	r6, [sl]
 8003608:	f8da 3000 	ldr.w	r3, [sl]
 800360c:	4499      	add	r9, r3
 800360e:	2200      	movs	r2, #0
 8003610:	2300      	movs	r3, #0
 8003612:	4620      	mov	r0, r4
 8003614:	4629      	mov	r1, r5
 8003616:	f7fd fa57 	bl	8000ac8 <__aeabi_dcmpeq>
 800361a:	b108      	cbz	r0, 8003620 <__cvt+0xa4>
 800361c:	f8cd 900c 	str.w	r9, [sp, #12]
 8003620:	2230      	movs	r2, #48	; 0x30
 8003622:	9b03      	ldr	r3, [sp, #12]
 8003624:	454b      	cmp	r3, r9
 8003626:	d307      	bcc.n	8003638 <__cvt+0xbc>
 8003628:	9b03      	ldr	r3, [sp, #12]
 800362a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800362c:	1bdb      	subs	r3, r3, r7
 800362e:	4638      	mov	r0, r7
 8003630:	6013      	str	r3, [r2, #0]
 8003632:	b004      	add	sp, #16
 8003634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003638:	1c59      	adds	r1, r3, #1
 800363a:	9103      	str	r1, [sp, #12]
 800363c:	701a      	strb	r2, [r3, #0]
 800363e:	e7f0      	b.n	8003622 <__cvt+0xa6>

08003640 <__exponent>:
 8003640:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003642:	4603      	mov	r3, r0
 8003644:	2900      	cmp	r1, #0
 8003646:	bfb8      	it	lt
 8003648:	4249      	neglt	r1, r1
 800364a:	f803 2b02 	strb.w	r2, [r3], #2
 800364e:	bfb4      	ite	lt
 8003650:	222d      	movlt	r2, #45	; 0x2d
 8003652:	222b      	movge	r2, #43	; 0x2b
 8003654:	2909      	cmp	r1, #9
 8003656:	7042      	strb	r2, [r0, #1]
 8003658:	dd2a      	ble.n	80036b0 <__exponent+0x70>
 800365a:	f10d 0407 	add.w	r4, sp, #7
 800365e:	46a4      	mov	ip, r4
 8003660:	270a      	movs	r7, #10
 8003662:	46a6      	mov	lr, r4
 8003664:	460a      	mov	r2, r1
 8003666:	fb91 f6f7 	sdiv	r6, r1, r7
 800366a:	fb07 1516 	mls	r5, r7, r6, r1
 800366e:	3530      	adds	r5, #48	; 0x30
 8003670:	2a63      	cmp	r2, #99	; 0x63
 8003672:	f104 34ff 	add.w	r4, r4, #4294967295
 8003676:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800367a:	4631      	mov	r1, r6
 800367c:	dcf1      	bgt.n	8003662 <__exponent+0x22>
 800367e:	3130      	adds	r1, #48	; 0x30
 8003680:	f1ae 0502 	sub.w	r5, lr, #2
 8003684:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003688:	1c44      	adds	r4, r0, #1
 800368a:	4629      	mov	r1, r5
 800368c:	4561      	cmp	r1, ip
 800368e:	d30a      	bcc.n	80036a6 <__exponent+0x66>
 8003690:	f10d 0209 	add.w	r2, sp, #9
 8003694:	eba2 020e 	sub.w	r2, r2, lr
 8003698:	4565      	cmp	r5, ip
 800369a:	bf88      	it	hi
 800369c:	2200      	movhi	r2, #0
 800369e:	4413      	add	r3, r2
 80036a0:	1a18      	subs	r0, r3, r0
 80036a2:	b003      	add	sp, #12
 80036a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036aa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80036ae:	e7ed      	b.n	800368c <__exponent+0x4c>
 80036b0:	2330      	movs	r3, #48	; 0x30
 80036b2:	3130      	adds	r1, #48	; 0x30
 80036b4:	7083      	strb	r3, [r0, #2]
 80036b6:	70c1      	strb	r1, [r0, #3]
 80036b8:	1d03      	adds	r3, r0, #4
 80036ba:	e7f1      	b.n	80036a0 <__exponent+0x60>

080036bc <_printf_float>:
 80036bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036c0:	ed2d 8b02 	vpush	{d8}
 80036c4:	b08d      	sub	sp, #52	; 0x34
 80036c6:	460c      	mov	r4, r1
 80036c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80036cc:	4616      	mov	r6, r2
 80036ce:	461f      	mov	r7, r3
 80036d0:	4605      	mov	r5, r0
 80036d2:	f001 fa55 	bl	8004b80 <_localeconv_r>
 80036d6:	f8d0 a000 	ldr.w	sl, [r0]
 80036da:	4650      	mov	r0, sl
 80036dc:	f7fc fd78 	bl	80001d0 <strlen>
 80036e0:	2300      	movs	r3, #0
 80036e2:	930a      	str	r3, [sp, #40]	; 0x28
 80036e4:	6823      	ldr	r3, [r4, #0]
 80036e6:	9305      	str	r3, [sp, #20]
 80036e8:	f8d8 3000 	ldr.w	r3, [r8]
 80036ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 80036f0:	3307      	adds	r3, #7
 80036f2:	f023 0307 	bic.w	r3, r3, #7
 80036f6:	f103 0208 	add.w	r2, r3, #8
 80036fa:	f8c8 2000 	str.w	r2, [r8]
 80036fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003702:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003706:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800370a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800370e:	9307      	str	r3, [sp, #28]
 8003710:	f8cd 8018 	str.w	r8, [sp, #24]
 8003714:	ee08 0a10 	vmov	s16, r0
 8003718:	4b9f      	ldr	r3, [pc, #636]	; (8003998 <_printf_float+0x2dc>)
 800371a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800371e:	f04f 32ff 	mov.w	r2, #4294967295
 8003722:	f7fd fa03 	bl	8000b2c <__aeabi_dcmpun>
 8003726:	bb88      	cbnz	r0, 800378c <_printf_float+0xd0>
 8003728:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800372c:	4b9a      	ldr	r3, [pc, #616]	; (8003998 <_printf_float+0x2dc>)
 800372e:	f04f 32ff 	mov.w	r2, #4294967295
 8003732:	f7fd f9dd 	bl	8000af0 <__aeabi_dcmple>
 8003736:	bb48      	cbnz	r0, 800378c <_printf_float+0xd0>
 8003738:	2200      	movs	r2, #0
 800373a:	2300      	movs	r3, #0
 800373c:	4640      	mov	r0, r8
 800373e:	4649      	mov	r1, r9
 8003740:	f7fd f9cc 	bl	8000adc <__aeabi_dcmplt>
 8003744:	b110      	cbz	r0, 800374c <_printf_float+0x90>
 8003746:	232d      	movs	r3, #45	; 0x2d
 8003748:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800374c:	4b93      	ldr	r3, [pc, #588]	; (800399c <_printf_float+0x2e0>)
 800374e:	4894      	ldr	r0, [pc, #592]	; (80039a0 <_printf_float+0x2e4>)
 8003750:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003754:	bf94      	ite	ls
 8003756:	4698      	movls	r8, r3
 8003758:	4680      	movhi	r8, r0
 800375a:	2303      	movs	r3, #3
 800375c:	6123      	str	r3, [r4, #16]
 800375e:	9b05      	ldr	r3, [sp, #20]
 8003760:	f023 0204 	bic.w	r2, r3, #4
 8003764:	6022      	str	r2, [r4, #0]
 8003766:	f04f 0900 	mov.w	r9, #0
 800376a:	9700      	str	r7, [sp, #0]
 800376c:	4633      	mov	r3, r6
 800376e:	aa0b      	add	r2, sp, #44	; 0x2c
 8003770:	4621      	mov	r1, r4
 8003772:	4628      	mov	r0, r5
 8003774:	f000 f9d8 	bl	8003b28 <_printf_common>
 8003778:	3001      	adds	r0, #1
 800377a:	f040 8090 	bne.w	800389e <_printf_float+0x1e2>
 800377e:	f04f 30ff 	mov.w	r0, #4294967295
 8003782:	b00d      	add	sp, #52	; 0x34
 8003784:	ecbd 8b02 	vpop	{d8}
 8003788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800378c:	4642      	mov	r2, r8
 800378e:	464b      	mov	r3, r9
 8003790:	4640      	mov	r0, r8
 8003792:	4649      	mov	r1, r9
 8003794:	f7fd f9ca 	bl	8000b2c <__aeabi_dcmpun>
 8003798:	b140      	cbz	r0, 80037ac <_printf_float+0xf0>
 800379a:	464b      	mov	r3, r9
 800379c:	2b00      	cmp	r3, #0
 800379e:	bfbc      	itt	lt
 80037a0:	232d      	movlt	r3, #45	; 0x2d
 80037a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80037a6:	487f      	ldr	r0, [pc, #508]	; (80039a4 <_printf_float+0x2e8>)
 80037a8:	4b7f      	ldr	r3, [pc, #508]	; (80039a8 <_printf_float+0x2ec>)
 80037aa:	e7d1      	b.n	8003750 <_printf_float+0x94>
 80037ac:	6863      	ldr	r3, [r4, #4]
 80037ae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80037b2:	9206      	str	r2, [sp, #24]
 80037b4:	1c5a      	adds	r2, r3, #1
 80037b6:	d13f      	bne.n	8003838 <_printf_float+0x17c>
 80037b8:	2306      	movs	r3, #6
 80037ba:	6063      	str	r3, [r4, #4]
 80037bc:	9b05      	ldr	r3, [sp, #20]
 80037be:	6861      	ldr	r1, [r4, #4]
 80037c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80037c4:	2300      	movs	r3, #0
 80037c6:	9303      	str	r3, [sp, #12]
 80037c8:	ab0a      	add	r3, sp, #40	; 0x28
 80037ca:	e9cd b301 	strd	fp, r3, [sp, #4]
 80037ce:	ab09      	add	r3, sp, #36	; 0x24
 80037d0:	ec49 8b10 	vmov	d0, r8, r9
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	6022      	str	r2, [r4, #0]
 80037d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80037dc:	4628      	mov	r0, r5
 80037de:	f7ff fecd 	bl	800357c <__cvt>
 80037e2:	9b06      	ldr	r3, [sp, #24]
 80037e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80037e6:	2b47      	cmp	r3, #71	; 0x47
 80037e8:	4680      	mov	r8, r0
 80037ea:	d108      	bne.n	80037fe <_printf_float+0x142>
 80037ec:	1cc8      	adds	r0, r1, #3
 80037ee:	db02      	blt.n	80037f6 <_printf_float+0x13a>
 80037f0:	6863      	ldr	r3, [r4, #4]
 80037f2:	4299      	cmp	r1, r3
 80037f4:	dd41      	ble.n	800387a <_printf_float+0x1be>
 80037f6:	f1ab 0b02 	sub.w	fp, fp, #2
 80037fa:	fa5f fb8b 	uxtb.w	fp, fp
 80037fe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003802:	d820      	bhi.n	8003846 <_printf_float+0x18a>
 8003804:	3901      	subs	r1, #1
 8003806:	465a      	mov	r2, fp
 8003808:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800380c:	9109      	str	r1, [sp, #36]	; 0x24
 800380e:	f7ff ff17 	bl	8003640 <__exponent>
 8003812:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003814:	1813      	adds	r3, r2, r0
 8003816:	2a01      	cmp	r2, #1
 8003818:	4681      	mov	r9, r0
 800381a:	6123      	str	r3, [r4, #16]
 800381c:	dc02      	bgt.n	8003824 <_printf_float+0x168>
 800381e:	6822      	ldr	r2, [r4, #0]
 8003820:	07d2      	lsls	r2, r2, #31
 8003822:	d501      	bpl.n	8003828 <_printf_float+0x16c>
 8003824:	3301      	adds	r3, #1
 8003826:	6123      	str	r3, [r4, #16]
 8003828:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800382c:	2b00      	cmp	r3, #0
 800382e:	d09c      	beq.n	800376a <_printf_float+0xae>
 8003830:	232d      	movs	r3, #45	; 0x2d
 8003832:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003836:	e798      	b.n	800376a <_printf_float+0xae>
 8003838:	9a06      	ldr	r2, [sp, #24]
 800383a:	2a47      	cmp	r2, #71	; 0x47
 800383c:	d1be      	bne.n	80037bc <_printf_float+0x100>
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1bc      	bne.n	80037bc <_printf_float+0x100>
 8003842:	2301      	movs	r3, #1
 8003844:	e7b9      	b.n	80037ba <_printf_float+0xfe>
 8003846:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800384a:	d118      	bne.n	800387e <_printf_float+0x1c2>
 800384c:	2900      	cmp	r1, #0
 800384e:	6863      	ldr	r3, [r4, #4]
 8003850:	dd0b      	ble.n	800386a <_printf_float+0x1ae>
 8003852:	6121      	str	r1, [r4, #16]
 8003854:	b913      	cbnz	r3, 800385c <_printf_float+0x1a0>
 8003856:	6822      	ldr	r2, [r4, #0]
 8003858:	07d0      	lsls	r0, r2, #31
 800385a:	d502      	bpl.n	8003862 <_printf_float+0x1a6>
 800385c:	3301      	adds	r3, #1
 800385e:	440b      	add	r3, r1
 8003860:	6123      	str	r3, [r4, #16]
 8003862:	65a1      	str	r1, [r4, #88]	; 0x58
 8003864:	f04f 0900 	mov.w	r9, #0
 8003868:	e7de      	b.n	8003828 <_printf_float+0x16c>
 800386a:	b913      	cbnz	r3, 8003872 <_printf_float+0x1b6>
 800386c:	6822      	ldr	r2, [r4, #0]
 800386e:	07d2      	lsls	r2, r2, #31
 8003870:	d501      	bpl.n	8003876 <_printf_float+0x1ba>
 8003872:	3302      	adds	r3, #2
 8003874:	e7f4      	b.n	8003860 <_printf_float+0x1a4>
 8003876:	2301      	movs	r3, #1
 8003878:	e7f2      	b.n	8003860 <_printf_float+0x1a4>
 800387a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800387e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003880:	4299      	cmp	r1, r3
 8003882:	db05      	blt.n	8003890 <_printf_float+0x1d4>
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	6121      	str	r1, [r4, #16]
 8003888:	07d8      	lsls	r0, r3, #31
 800388a:	d5ea      	bpl.n	8003862 <_printf_float+0x1a6>
 800388c:	1c4b      	adds	r3, r1, #1
 800388e:	e7e7      	b.n	8003860 <_printf_float+0x1a4>
 8003890:	2900      	cmp	r1, #0
 8003892:	bfd4      	ite	le
 8003894:	f1c1 0202 	rsble	r2, r1, #2
 8003898:	2201      	movgt	r2, #1
 800389a:	4413      	add	r3, r2
 800389c:	e7e0      	b.n	8003860 <_printf_float+0x1a4>
 800389e:	6823      	ldr	r3, [r4, #0]
 80038a0:	055a      	lsls	r2, r3, #21
 80038a2:	d407      	bmi.n	80038b4 <_printf_float+0x1f8>
 80038a4:	6923      	ldr	r3, [r4, #16]
 80038a6:	4642      	mov	r2, r8
 80038a8:	4631      	mov	r1, r6
 80038aa:	4628      	mov	r0, r5
 80038ac:	47b8      	blx	r7
 80038ae:	3001      	adds	r0, #1
 80038b0:	d12c      	bne.n	800390c <_printf_float+0x250>
 80038b2:	e764      	b.n	800377e <_printf_float+0xc2>
 80038b4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80038b8:	f240 80e0 	bls.w	8003a7c <_printf_float+0x3c0>
 80038bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80038c0:	2200      	movs	r2, #0
 80038c2:	2300      	movs	r3, #0
 80038c4:	f7fd f900 	bl	8000ac8 <__aeabi_dcmpeq>
 80038c8:	2800      	cmp	r0, #0
 80038ca:	d034      	beq.n	8003936 <_printf_float+0x27a>
 80038cc:	4a37      	ldr	r2, [pc, #220]	; (80039ac <_printf_float+0x2f0>)
 80038ce:	2301      	movs	r3, #1
 80038d0:	4631      	mov	r1, r6
 80038d2:	4628      	mov	r0, r5
 80038d4:	47b8      	blx	r7
 80038d6:	3001      	adds	r0, #1
 80038d8:	f43f af51 	beq.w	800377e <_printf_float+0xc2>
 80038dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038e0:	429a      	cmp	r2, r3
 80038e2:	db02      	blt.n	80038ea <_printf_float+0x22e>
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	07d8      	lsls	r0, r3, #31
 80038e8:	d510      	bpl.n	800390c <_printf_float+0x250>
 80038ea:	ee18 3a10 	vmov	r3, s16
 80038ee:	4652      	mov	r2, sl
 80038f0:	4631      	mov	r1, r6
 80038f2:	4628      	mov	r0, r5
 80038f4:	47b8      	blx	r7
 80038f6:	3001      	adds	r0, #1
 80038f8:	f43f af41 	beq.w	800377e <_printf_float+0xc2>
 80038fc:	f04f 0800 	mov.w	r8, #0
 8003900:	f104 091a 	add.w	r9, r4, #26
 8003904:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003906:	3b01      	subs	r3, #1
 8003908:	4543      	cmp	r3, r8
 800390a:	dc09      	bgt.n	8003920 <_printf_float+0x264>
 800390c:	6823      	ldr	r3, [r4, #0]
 800390e:	079b      	lsls	r3, r3, #30
 8003910:	f100 8105 	bmi.w	8003b1e <_printf_float+0x462>
 8003914:	68e0      	ldr	r0, [r4, #12]
 8003916:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003918:	4298      	cmp	r0, r3
 800391a:	bfb8      	it	lt
 800391c:	4618      	movlt	r0, r3
 800391e:	e730      	b.n	8003782 <_printf_float+0xc6>
 8003920:	2301      	movs	r3, #1
 8003922:	464a      	mov	r2, r9
 8003924:	4631      	mov	r1, r6
 8003926:	4628      	mov	r0, r5
 8003928:	47b8      	blx	r7
 800392a:	3001      	adds	r0, #1
 800392c:	f43f af27 	beq.w	800377e <_printf_float+0xc2>
 8003930:	f108 0801 	add.w	r8, r8, #1
 8003934:	e7e6      	b.n	8003904 <_printf_float+0x248>
 8003936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003938:	2b00      	cmp	r3, #0
 800393a:	dc39      	bgt.n	80039b0 <_printf_float+0x2f4>
 800393c:	4a1b      	ldr	r2, [pc, #108]	; (80039ac <_printf_float+0x2f0>)
 800393e:	2301      	movs	r3, #1
 8003940:	4631      	mov	r1, r6
 8003942:	4628      	mov	r0, r5
 8003944:	47b8      	blx	r7
 8003946:	3001      	adds	r0, #1
 8003948:	f43f af19 	beq.w	800377e <_printf_float+0xc2>
 800394c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003950:	4313      	orrs	r3, r2
 8003952:	d102      	bne.n	800395a <_printf_float+0x29e>
 8003954:	6823      	ldr	r3, [r4, #0]
 8003956:	07d9      	lsls	r1, r3, #31
 8003958:	d5d8      	bpl.n	800390c <_printf_float+0x250>
 800395a:	ee18 3a10 	vmov	r3, s16
 800395e:	4652      	mov	r2, sl
 8003960:	4631      	mov	r1, r6
 8003962:	4628      	mov	r0, r5
 8003964:	47b8      	blx	r7
 8003966:	3001      	adds	r0, #1
 8003968:	f43f af09 	beq.w	800377e <_printf_float+0xc2>
 800396c:	f04f 0900 	mov.w	r9, #0
 8003970:	f104 0a1a 	add.w	sl, r4, #26
 8003974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003976:	425b      	negs	r3, r3
 8003978:	454b      	cmp	r3, r9
 800397a:	dc01      	bgt.n	8003980 <_printf_float+0x2c4>
 800397c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800397e:	e792      	b.n	80038a6 <_printf_float+0x1ea>
 8003980:	2301      	movs	r3, #1
 8003982:	4652      	mov	r2, sl
 8003984:	4631      	mov	r1, r6
 8003986:	4628      	mov	r0, r5
 8003988:	47b8      	blx	r7
 800398a:	3001      	adds	r0, #1
 800398c:	f43f aef7 	beq.w	800377e <_printf_float+0xc2>
 8003990:	f109 0901 	add.w	r9, r9, #1
 8003994:	e7ee      	b.n	8003974 <_printf_float+0x2b8>
 8003996:	bf00      	nop
 8003998:	7fefffff 	.word	0x7fefffff
 800399c:	080072a8 	.word	0x080072a8
 80039a0:	080072ac 	.word	0x080072ac
 80039a4:	080072b4 	.word	0x080072b4
 80039a8:	080072b0 	.word	0x080072b0
 80039ac:	080072b8 	.word	0x080072b8
 80039b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039b4:	429a      	cmp	r2, r3
 80039b6:	bfa8      	it	ge
 80039b8:	461a      	movge	r2, r3
 80039ba:	2a00      	cmp	r2, #0
 80039bc:	4691      	mov	r9, r2
 80039be:	dc37      	bgt.n	8003a30 <_printf_float+0x374>
 80039c0:	f04f 0b00 	mov.w	fp, #0
 80039c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039c8:	f104 021a 	add.w	r2, r4, #26
 80039cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039ce:	9305      	str	r3, [sp, #20]
 80039d0:	eba3 0309 	sub.w	r3, r3, r9
 80039d4:	455b      	cmp	r3, fp
 80039d6:	dc33      	bgt.n	8003a40 <_printf_float+0x384>
 80039d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80039dc:	429a      	cmp	r2, r3
 80039de:	db3b      	blt.n	8003a58 <_printf_float+0x39c>
 80039e0:	6823      	ldr	r3, [r4, #0]
 80039e2:	07da      	lsls	r2, r3, #31
 80039e4:	d438      	bmi.n	8003a58 <_printf_float+0x39c>
 80039e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039e8:	9b05      	ldr	r3, [sp, #20]
 80039ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	eba2 0901 	sub.w	r9, r2, r1
 80039f2:	4599      	cmp	r9, r3
 80039f4:	bfa8      	it	ge
 80039f6:	4699      	movge	r9, r3
 80039f8:	f1b9 0f00 	cmp.w	r9, #0
 80039fc:	dc35      	bgt.n	8003a6a <_printf_float+0x3ae>
 80039fe:	f04f 0800 	mov.w	r8, #0
 8003a02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a06:	f104 0a1a 	add.w	sl, r4, #26
 8003a0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a0e:	1a9b      	subs	r3, r3, r2
 8003a10:	eba3 0309 	sub.w	r3, r3, r9
 8003a14:	4543      	cmp	r3, r8
 8003a16:	f77f af79 	ble.w	800390c <_printf_float+0x250>
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	4652      	mov	r2, sl
 8003a1e:	4631      	mov	r1, r6
 8003a20:	4628      	mov	r0, r5
 8003a22:	47b8      	blx	r7
 8003a24:	3001      	adds	r0, #1
 8003a26:	f43f aeaa 	beq.w	800377e <_printf_float+0xc2>
 8003a2a:	f108 0801 	add.w	r8, r8, #1
 8003a2e:	e7ec      	b.n	8003a0a <_printf_float+0x34e>
 8003a30:	4613      	mov	r3, r2
 8003a32:	4631      	mov	r1, r6
 8003a34:	4642      	mov	r2, r8
 8003a36:	4628      	mov	r0, r5
 8003a38:	47b8      	blx	r7
 8003a3a:	3001      	adds	r0, #1
 8003a3c:	d1c0      	bne.n	80039c0 <_printf_float+0x304>
 8003a3e:	e69e      	b.n	800377e <_printf_float+0xc2>
 8003a40:	2301      	movs	r3, #1
 8003a42:	4631      	mov	r1, r6
 8003a44:	4628      	mov	r0, r5
 8003a46:	9205      	str	r2, [sp, #20]
 8003a48:	47b8      	blx	r7
 8003a4a:	3001      	adds	r0, #1
 8003a4c:	f43f ae97 	beq.w	800377e <_printf_float+0xc2>
 8003a50:	9a05      	ldr	r2, [sp, #20]
 8003a52:	f10b 0b01 	add.w	fp, fp, #1
 8003a56:	e7b9      	b.n	80039cc <_printf_float+0x310>
 8003a58:	ee18 3a10 	vmov	r3, s16
 8003a5c:	4652      	mov	r2, sl
 8003a5e:	4631      	mov	r1, r6
 8003a60:	4628      	mov	r0, r5
 8003a62:	47b8      	blx	r7
 8003a64:	3001      	adds	r0, #1
 8003a66:	d1be      	bne.n	80039e6 <_printf_float+0x32a>
 8003a68:	e689      	b.n	800377e <_printf_float+0xc2>
 8003a6a:	9a05      	ldr	r2, [sp, #20]
 8003a6c:	464b      	mov	r3, r9
 8003a6e:	4442      	add	r2, r8
 8003a70:	4631      	mov	r1, r6
 8003a72:	4628      	mov	r0, r5
 8003a74:	47b8      	blx	r7
 8003a76:	3001      	adds	r0, #1
 8003a78:	d1c1      	bne.n	80039fe <_printf_float+0x342>
 8003a7a:	e680      	b.n	800377e <_printf_float+0xc2>
 8003a7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003a7e:	2a01      	cmp	r2, #1
 8003a80:	dc01      	bgt.n	8003a86 <_printf_float+0x3ca>
 8003a82:	07db      	lsls	r3, r3, #31
 8003a84:	d538      	bpl.n	8003af8 <_printf_float+0x43c>
 8003a86:	2301      	movs	r3, #1
 8003a88:	4642      	mov	r2, r8
 8003a8a:	4631      	mov	r1, r6
 8003a8c:	4628      	mov	r0, r5
 8003a8e:	47b8      	blx	r7
 8003a90:	3001      	adds	r0, #1
 8003a92:	f43f ae74 	beq.w	800377e <_printf_float+0xc2>
 8003a96:	ee18 3a10 	vmov	r3, s16
 8003a9a:	4652      	mov	r2, sl
 8003a9c:	4631      	mov	r1, r6
 8003a9e:	4628      	mov	r0, r5
 8003aa0:	47b8      	blx	r7
 8003aa2:	3001      	adds	r0, #1
 8003aa4:	f43f ae6b 	beq.w	800377e <_printf_float+0xc2>
 8003aa8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003aac:	2200      	movs	r2, #0
 8003aae:	2300      	movs	r3, #0
 8003ab0:	f7fd f80a 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ab4:	b9d8      	cbnz	r0, 8003aee <_printf_float+0x432>
 8003ab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ab8:	f108 0201 	add.w	r2, r8, #1
 8003abc:	3b01      	subs	r3, #1
 8003abe:	4631      	mov	r1, r6
 8003ac0:	4628      	mov	r0, r5
 8003ac2:	47b8      	blx	r7
 8003ac4:	3001      	adds	r0, #1
 8003ac6:	d10e      	bne.n	8003ae6 <_printf_float+0x42a>
 8003ac8:	e659      	b.n	800377e <_printf_float+0xc2>
 8003aca:	2301      	movs	r3, #1
 8003acc:	4652      	mov	r2, sl
 8003ace:	4631      	mov	r1, r6
 8003ad0:	4628      	mov	r0, r5
 8003ad2:	47b8      	blx	r7
 8003ad4:	3001      	adds	r0, #1
 8003ad6:	f43f ae52 	beq.w	800377e <_printf_float+0xc2>
 8003ada:	f108 0801 	add.w	r8, r8, #1
 8003ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	4543      	cmp	r3, r8
 8003ae4:	dcf1      	bgt.n	8003aca <_printf_float+0x40e>
 8003ae6:	464b      	mov	r3, r9
 8003ae8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003aec:	e6dc      	b.n	80038a8 <_printf_float+0x1ec>
 8003aee:	f04f 0800 	mov.w	r8, #0
 8003af2:	f104 0a1a 	add.w	sl, r4, #26
 8003af6:	e7f2      	b.n	8003ade <_printf_float+0x422>
 8003af8:	2301      	movs	r3, #1
 8003afa:	4642      	mov	r2, r8
 8003afc:	e7df      	b.n	8003abe <_printf_float+0x402>
 8003afe:	2301      	movs	r3, #1
 8003b00:	464a      	mov	r2, r9
 8003b02:	4631      	mov	r1, r6
 8003b04:	4628      	mov	r0, r5
 8003b06:	47b8      	blx	r7
 8003b08:	3001      	adds	r0, #1
 8003b0a:	f43f ae38 	beq.w	800377e <_printf_float+0xc2>
 8003b0e:	f108 0801 	add.w	r8, r8, #1
 8003b12:	68e3      	ldr	r3, [r4, #12]
 8003b14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b16:	1a5b      	subs	r3, r3, r1
 8003b18:	4543      	cmp	r3, r8
 8003b1a:	dcf0      	bgt.n	8003afe <_printf_float+0x442>
 8003b1c:	e6fa      	b.n	8003914 <_printf_float+0x258>
 8003b1e:	f04f 0800 	mov.w	r8, #0
 8003b22:	f104 0919 	add.w	r9, r4, #25
 8003b26:	e7f4      	b.n	8003b12 <_printf_float+0x456>

08003b28 <_printf_common>:
 8003b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b2c:	4616      	mov	r6, r2
 8003b2e:	4699      	mov	r9, r3
 8003b30:	688a      	ldr	r2, [r1, #8]
 8003b32:	690b      	ldr	r3, [r1, #16]
 8003b34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	bfb8      	it	lt
 8003b3c:	4613      	movlt	r3, r2
 8003b3e:	6033      	str	r3, [r6, #0]
 8003b40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b44:	4607      	mov	r7, r0
 8003b46:	460c      	mov	r4, r1
 8003b48:	b10a      	cbz	r2, 8003b4e <_printf_common+0x26>
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	6033      	str	r3, [r6, #0]
 8003b4e:	6823      	ldr	r3, [r4, #0]
 8003b50:	0699      	lsls	r1, r3, #26
 8003b52:	bf42      	ittt	mi
 8003b54:	6833      	ldrmi	r3, [r6, #0]
 8003b56:	3302      	addmi	r3, #2
 8003b58:	6033      	strmi	r3, [r6, #0]
 8003b5a:	6825      	ldr	r5, [r4, #0]
 8003b5c:	f015 0506 	ands.w	r5, r5, #6
 8003b60:	d106      	bne.n	8003b70 <_printf_common+0x48>
 8003b62:	f104 0a19 	add.w	sl, r4, #25
 8003b66:	68e3      	ldr	r3, [r4, #12]
 8003b68:	6832      	ldr	r2, [r6, #0]
 8003b6a:	1a9b      	subs	r3, r3, r2
 8003b6c:	42ab      	cmp	r3, r5
 8003b6e:	dc26      	bgt.n	8003bbe <_printf_common+0x96>
 8003b70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b74:	1e13      	subs	r3, r2, #0
 8003b76:	6822      	ldr	r2, [r4, #0]
 8003b78:	bf18      	it	ne
 8003b7a:	2301      	movne	r3, #1
 8003b7c:	0692      	lsls	r2, r2, #26
 8003b7e:	d42b      	bmi.n	8003bd8 <_printf_common+0xb0>
 8003b80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b84:	4649      	mov	r1, r9
 8003b86:	4638      	mov	r0, r7
 8003b88:	47c0      	blx	r8
 8003b8a:	3001      	adds	r0, #1
 8003b8c:	d01e      	beq.n	8003bcc <_printf_common+0xa4>
 8003b8e:	6823      	ldr	r3, [r4, #0]
 8003b90:	68e5      	ldr	r5, [r4, #12]
 8003b92:	6832      	ldr	r2, [r6, #0]
 8003b94:	f003 0306 	and.w	r3, r3, #6
 8003b98:	2b04      	cmp	r3, #4
 8003b9a:	bf08      	it	eq
 8003b9c:	1aad      	subeq	r5, r5, r2
 8003b9e:	68a3      	ldr	r3, [r4, #8]
 8003ba0:	6922      	ldr	r2, [r4, #16]
 8003ba2:	bf0c      	ite	eq
 8003ba4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ba8:	2500      	movne	r5, #0
 8003baa:	4293      	cmp	r3, r2
 8003bac:	bfc4      	itt	gt
 8003bae:	1a9b      	subgt	r3, r3, r2
 8003bb0:	18ed      	addgt	r5, r5, r3
 8003bb2:	2600      	movs	r6, #0
 8003bb4:	341a      	adds	r4, #26
 8003bb6:	42b5      	cmp	r5, r6
 8003bb8:	d11a      	bne.n	8003bf0 <_printf_common+0xc8>
 8003bba:	2000      	movs	r0, #0
 8003bbc:	e008      	b.n	8003bd0 <_printf_common+0xa8>
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	4652      	mov	r2, sl
 8003bc2:	4649      	mov	r1, r9
 8003bc4:	4638      	mov	r0, r7
 8003bc6:	47c0      	blx	r8
 8003bc8:	3001      	adds	r0, #1
 8003bca:	d103      	bne.n	8003bd4 <_printf_common+0xac>
 8003bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8003bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bd4:	3501      	adds	r5, #1
 8003bd6:	e7c6      	b.n	8003b66 <_printf_common+0x3e>
 8003bd8:	18e1      	adds	r1, r4, r3
 8003bda:	1c5a      	adds	r2, r3, #1
 8003bdc:	2030      	movs	r0, #48	; 0x30
 8003bde:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003be2:	4422      	add	r2, r4
 8003be4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003be8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003bec:	3302      	adds	r3, #2
 8003bee:	e7c7      	b.n	8003b80 <_printf_common+0x58>
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	4622      	mov	r2, r4
 8003bf4:	4649      	mov	r1, r9
 8003bf6:	4638      	mov	r0, r7
 8003bf8:	47c0      	blx	r8
 8003bfa:	3001      	adds	r0, #1
 8003bfc:	d0e6      	beq.n	8003bcc <_printf_common+0xa4>
 8003bfe:	3601      	adds	r6, #1
 8003c00:	e7d9      	b.n	8003bb6 <_printf_common+0x8e>
	...

08003c04 <_printf_i>:
 8003c04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c08:	460c      	mov	r4, r1
 8003c0a:	4691      	mov	r9, r2
 8003c0c:	7e27      	ldrb	r7, [r4, #24]
 8003c0e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003c10:	2f78      	cmp	r7, #120	; 0x78
 8003c12:	4680      	mov	r8, r0
 8003c14:	469a      	mov	sl, r3
 8003c16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c1a:	d807      	bhi.n	8003c2c <_printf_i+0x28>
 8003c1c:	2f62      	cmp	r7, #98	; 0x62
 8003c1e:	d80a      	bhi.n	8003c36 <_printf_i+0x32>
 8003c20:	2f00      	cmp	r7, #0
 8003c22:	f000 80d8 	beq.w	8003dd6 <_printf_i+0x1d2>
 8003c26:	2f58      	cmp	r7, #88	; 0x58
 8003c28:	f000 80a3 	beq.w	8003d72 <_printf_i+0x16e>
 8003c2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003c30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c34:	e03a      	b.n	8003cac <_printf_i+0xa8>
 8003c36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c3a:	2b15      	cmp	r3, #21
 8003c3c:	d8f6      	bhi.n	8003c2c <_printf_i+0x28>
 8003c3e:	a001      	add	r0, pc, #4	; (adr r0, 8003c44 <_printf_i+0x40>)
 8003c40:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003c44:	08003c9d 	.word	0x08003c9d
 8003c48:	08003cb1 	.word	0x08003cb1
 8003c4c:	08003c2d 	.word	0x08003c2d
 8003c50:	08003c2d 	.word	0x08003c2d
 8003c54:	08003c2d 	.word	0x08003c2d
 8003c58:	08003c2d 	.word	0x08003c2d
 8003c5c:	08003cb1 	.word	0x08003cb1
 8003c60:	08003c2d 	.word	0x08003c2d
 8003c64:	08003c2d 	.word	0x08003c2d
 8003c68:	08003c2d 	.word	0x08003c2d
 8003c6c:	08003c2d 	.word	0x08003c2d
 8003c70:	08003dbd 	.word	0x08003dbd
 8003c74:	08003ce1 	.word	0x08003ce1
 8003c78:	08003d9f 	.word	0x08003d9f
 8003c7c:	08003c2d 	.word	0x08003c2d
 8003c80:	08003c2d 	.word	0x08003c2d
 8003c84:	08003ddf 	.word	0x08003ddf
 8003c88:	08003c2d 	.word	0x08003c2d
 8003c8c:	08003ce1 	.word	0x08003ce1
 8003c90:	08003c2d 	.word	0x08003c2d
 8003c94:	08003c2d 	.word	0x08003c2d
 8003c98:	08003da7 	.word	0x08003da7
 8003c9c:	680b      	ldr	r3, [r1, #0]
 8003c9e:	1d1a      	adds	r2, r3, #4
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	600a      	str	r2, [r1, #0]
 8003ca4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ca8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003cac:	2301      	movs	r3, #1
 8003cae:	e0a3      	b.n	8003df8 <_printf_i+0x1f4>
 8003cb0:	6825      	ldr	r5, [r4, #0]
 8003cb2:	6808      	ldr	r0, [r1, #0]
 8003cb4:	062e      	lsls	r6, r5, #24
 8003cb6:	f100 0304 	add.w	r3, r0, #4
 8003cba:	d50a      	bpl.n	8003cd2 <_printf_i+0xce>
 8003cbc:	6805      	ldr	r5, [r0, #0]
 8003cbe:	600b      	str	r3, [r1, #0]
 8003cc0:	2d00      	cmp	r5, #0
 8003cc2:	da03      	bge.n	8003ccc <_printf_i+0xc8>
 8003cc4:	232d      	movs	r3, #45	; 0x2d
 8003cc6:	426d      	negs	r5, r5
 8003cc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ccc:	485e      	ldr	r0, [pc, #376]	; (8003e48 <_printf_i+0x244>)
 8003cce:	230a      	movs	r3, #10
 8003cd0:	e019      	b.n	8003d06 <_printf_i+0x102>
 8003cd2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003cd6:	6805      	ldr	r5, [r0, #0]
 8003cd8:	600b      	str	r3, [r1, #0]
 8003cda:	bf18      	it	ne
 8003cdc:	b22d      	sxthne	r5, r5
 8003cde:	e7ef      	b.n	8003cc0 <_printf_i+0xbc>
 8003ce0:	680b      	ldr	r3, [r1, #0]
 8003ce2:	6825      	ldr	r5, [r4, #0]
 8003ce4:	1d18      	adds	r0, r3, #4
 8003ce6:	6008      	str	r0, [r1, #0]
 8003ce8:	0628      	lsls	r0, r5, #24
 8003cea:	d501      	bpl.n	8003cf0 <_printf_i+0xec>
 8003cec:	681d      	ldr	r5, [r3, #0]
 8003cee:	e002      	b.n	8003cf6 <_printf_i+0xf2>
 8003cf0:	0669      	lsls	r1, r5, #25
 8003cf2:	d5fb      	bpl.n	8003cec <_printf_i+0xe8>
 8003cf4:	881d      	ldrh	r5, [r3, #0]
 8003cf6:	4854      	ldr	r0, [pc, #336]	; (8003e48 <_printf_i+0x244>)
 8003cf8:	2f6f      	cmp	r7, #111	; 0x6f
 8003cfa:	bf0c      	ite	eq
 8003cfc:	2308      	moveq	r3, #8
 8003cfe:	230a      	movne	r3, #10
 8003d00:	2100      	movs	r1, #0
 8003d02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003d06:	6866      	ldr	r6, [r4, #4]
 8003d08:	60a6      	str	r6, [r4, #8]
 8003d0a:	2e00      	cmp	r6, #0
 8003d0c:	bfa2      	ittt	ge
 8003d0e:	6821      	ldrge	r1, [r4, #0]
 8003d10:	f021 0104 	bicge.w	r1, r1, #4
 8003d14:	6021      	strge	r1, [r4, #0]
 8003d16:	b90d      	cbnz	r5, 8003d1c <_printf_i+0x118>
 8003d18:	2e00      	cmp	r6, #0
 8003d1a:	d04d      	beq.n	8003db8 <_printf_i+0x1b4>
 8003d1c:	4616      	mov	r6, r2
 8003d1e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d22:	fb03 5711 	mls	r7, r3, r1, r5
 8003d26:	5dc7      	ldrb	r7, [r0, r7]
 8003d28:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d2c:	462f      	mov	r7, r5
 8003d2e:	42bb      	cmp	r3, r7
 8003d30:	460d      	mov	r5, r1
 8003d32:	d9f4      	bls.n	8003d1e <_printf_i+0x11a>
 8003d34:	2b08      	cmp	r3, #8
 8003d36:	d10b      	bne.n	8003d50 <_printf_i+0x14c>
 8003d38:	6823      	ldr	r3, [r4, #0]
 8003d3a:	07df      	lsls	r7, r3, #31
 8003d3c:	d508      	bpl.n	8003d50 <_printf_i+0x14c>
 8003d3e:	6923      	ldr	r3, [r4, #16]
 8003d40:	6861      	ldr	r1, [r4, #4]
 8003d42:	4299      	cmp	r1, r3
 8003d44:	bfde      	ittt	le
 8003d46:	2330      	movle	r3, #48	; 0x30
 8003d48:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d4c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d50:	1b92      	subs	r2, r2, r6
 8003d52:	6122      	str	r2, [r4, #16]
 8003d54:	f8cd a000 	str.w	sl, [sp]
 8003d58:	464b      	mov	r3, r9
 8003d5a:	aa03      	add	r2, sp, #12
 8003d5c:	4621      	mov	r1, r4
 8003d5e:	4640      	mov	r0, r8
 8003d60:	f7ff fee2 	bl	8003b28 <_printf_common>
 8003d64:	3001      	adds	r0, #1
 8003d66:	d14c      	bne.n	8003e02 <_printf_i+0x1fe>
 8003d68:	f04f 30ff 	mov.w	r0, #4294967295
 8003d6c:	b004      	add	sp, #16
 8003d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d72:	4835      	ldr	r0, [pc, #212]	; (8003e48 <_printf_i+0x244>)
 8003d74:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	680e      	ldr	r6, [r1, #0]
 8003d7c:	061f      	lsls	r7, r3, #24
 8003d7e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003d82:	600e      	str	r6, [r1, #0]
 8003d84:	d514      	bpl.n	8003db0 <_printf_i+0x1ac>
 8003d86:	07d9      	lsls	r1, r3, #31
 8003d88:	bf44      	itt	mi
 8003d8a:	f043 0320 	orrmi.w	r3, r3, #32
 8003d8e:	6023      	strmi	r3, [r4, #0]
 8003d90:	b91d      	cbnz	r5, 8003d9a <_printf_i+0x196>
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	f023 0320 	bic.w	r3, r3, #32
 8003d98:	6023      	str	r3, [r4, #0]
 8003d9a:	2310      	movs	r3, #16
 8003d9c:	e7b0      	b.n	8003d00 <_printf_i+0xfc>
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	f043 0320 	orr.w	r3, r3, #32
 8003da4:	6023      	str	r3, [r4, #0]
 8003da6:	2378      	movs	r3, #120	; 0x78
 8003da8:	4828      	ldr	r0, [pc, #160]	; (8003e4c <_printf_i+0x248>)
 8003daa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003dae:	e7e3      	b.n	8003d78 <_printf_i+0x174>
 8003db0:	065e      	lsls	r6, r3, #25
 8003db2:	bf48      	it	mi
 8003db4:	b2ad      	uxthmi	r5, r5
 8003db6:	e7e6      	b.n	8003d86 <_printf_i+0x182>
 8003db8:	4616      	mov	r6, r2
 8003dba:	e7bb      	b.n	8003d34 <_printf_i+0x130>
 8003dbc:	680b      	ldr	r3, [r1, #0]
 8003dbe:	6826      	ldr	r6, [r4, #0]
 8003dc0:	6960      	ldr	r0, [r4, #20]
 8003dc2:	1d1d      	adds	r5, r3, #4
 8003dc4:	600d      	str	r5, [r1, #0]
 8003dc6:	0635      	lsls	r5, r6, #24
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	d501      	bpl.n	8003dd0 <_printf_i+0x1cc>
 8003dcc:	6018      	str	r0, [r3, #0]
 8003dce:	e002      	b.n	8003dd6 <_printf_i+0x1d2>
 8003dd0:	0671      	lsls	r1, r6, #25
 8003dd2:	d5fb      	bpl.n	8003dcc <_printf_i+0x1c8>
 8003dd4:	8018      	strh	r0, [r3, #0]
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	6123      	str	r3, [r4, #16]
 8003dda:	4616      	mov	r6, r2
 8003ddc:	e7ba      	b.n	8003d54 <_printf_i+0x150>
 8003dde:	680b      	ldr	r3, [r1, #0]
 8003de0:	1d1a      	adds	r2, r3, #4
 8003de2:	600a      	str	r2, [r1, #0]
 8003de4:	681e      	ldr	r6, [r3, #0]
 8003de6:	6862      	ldr	r2, [r4, #4]
 8003de8:	2100      	movs	r1, #0
 8003dea:	4630      	mov	r0, r6
 8003dec:	f7fc f9f8 	bl	80001e0 <memchr>
 8003df0:	b108      	cbz	r0, 8003df6 <_printf_i+0x1f2>
 8003df2:	1b80      	subs	r0, r0, r6
 8003df4:	6060      	str	r0, [r4, #4]
 8003df6:	6863      	ldr	r3, [r4, #4]
 8003df8:	6123      	str	r3, [r4, #16]
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e00:	e7a8      	b.n	8003d54 <_printf_i+0x150>
 8003e02:	6923      	ldr	r3, [r4, #16]
 8003e04:	4632      	mov	r2, r6
 8003e06:	4649      	mov	r1, r9
 8003e08:	4640      	mov	r0, r8
 8003e0a:	47d0      	blx	sl
 8003e0c:	3001      	adds	r0, #1
 8003e0e:	d0ab      	beq.n	8003d68 <_printf_i+0x164>
 8003e10:	6823      	ldr	r3, [r4, #0]
 8003e12:	079b      	lsls	r3, r3, #30
 8003e14:	d413      	bmi.n	8003e3e <_printf_i+0x23a>
 8003e16:	68e0      	ldr	r0, [r4, #12]
 8003e18:	9b03      	ldr	r3, [sp, #12]
 8003e1a:	4298      	cmp	r0, r3
 8003e1c:	bfb8      	it	lt
 8003e1e:	4618      	movlt	r0, r3
 8003e20:	e7a4      	b.n	8003d6c <_printf_i+0x168>
 8003e22:	2301      	movs	r3, #1
 8003e24:	4632      	mov	r2, r6
 8003e26:	4649      	mov	r1, r9
 8003e28:	4640      	mov	r0, r8
 8003e2a:	47d0      	blx	sl
 8003e2c:	3001      	adds	r0, #1
 8003e2e:	d09b      	beq.n	8003d68 <_printf_i+0x164>
 8003e30:	3501      	adds	r5, #1
 8003e32:	68e3      	ldr	r3, [r4, #12]
 8003e34:	9903      	ldr	r1, [sp, #12]
 8003e36:	1a5b      	subs	r3, r3, r1
 8003e38:	42ab      	cmp	r3, r5
 8003e3a:	dcf2      	bgt.n	8003e22 <_printf_i+0x21e>
 8003e3c:	e7eb      	b.n	8003e16 <_printf_i+0x212>
 8003e3e:	2500      	movs	r5, #0
 8003e40:	f104 0619 	add.w	r6, r4, #25
 8003e44:	e7f5      	b.n	8003e32 <_printf_i+0x22e>
 8003e46:	bf00      	nop
 8003e48:	080072ba 	.word	0x080072ba
 8003e4c:	080072cb 	.word	0x080072cb

08003e50 <siprintf>:
 8003e50:	b40e      	push	{r1, r2, r3}
 8003e52:	b500      	push	{lr}
 8003e54:	b09c      	sub	sp, #112	; 0x70
 8003e56:	ab1d      	add	r3, sp, #116	; 0x74
 8003e58:	9002      	str	r0, [sp, #8]
 8003e5a:	9006      	str	r0, [sp, #24]
 8003e5c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003e60:	4809      	ldr	r0, [pc, #36]	; (8003e88 <siprintf+0x38>)
 8003e62:	9107      	str	r1, [sp, #28]
 8003e64:	9104      	str	r1, [sp, #16]
 8003e66:	4909      	ldr	r1, [pc, #36]	; (8003e8c <siprintf+0x3c>)
 8003e68:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e6c:	9105      	str	r1, [sp, #20]
 8003e6e:	6800      	ldr	r0, [r0, #0]
 8003e70:	9301      	str	r3, [sp, #4]
 8003e72:	a902      	add	r1, sp, #8
 8003e74:	f001 fb32 	bl	80054dc <_svfiprintf_r>
 8003e78:	9b02      	ldr	r3, [sp, #8]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	701a      	strb	r2, [r3, #0]
 8003e7e:	b01c      	add	sp, #112	; 0x70
 8003e80:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e84:	b003      	add	sp, #12
 8003e86:	4770      	bx	lr
 8003e88:	20000008 	.word	0x20000008
 8003e8c:	ffff0208 	.word	0xffff0208

08003e90 <quorem>:
 8003e90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e94:	6903      	ldr	r3, [r0, #16]
 8003e96:	690c      	ldr	r4, [r1, #16]
 8003e98:	42a3      	cmp	r3, r4
 8003e9a:	4607      	mov	r7, r0
 8003e9c:	f2c0 8081 	blt.w	8003fa2 <quorem+0x112>
 8003ea0:	3c01      	subs	r4, #1
 8003ea2:	f101 0814 	add.w	r8, r1, #20
 8003ea6:	f100 0514 	add.w	r5, r0, #20
 8003eaa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003eae:	9301      	str	r3, [sp, #4]
 8003eb0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003eb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003eb8:	3301      	adds	r3, #1
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003ec0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003ec4:	fbb2 f6f3 	udiv	r6, r2, r3
 8003ec8:	d331      	bcc.n	8003f2e <quorem+0x9e>
 8003eca:	f04f 0e00 	mov.w	lr, #0
 8003ece:	4640      	mov	r0, r8
 8003ed0:	46ac      	mov	ip, r5
 8003ed2:	46f2      	mov	sl, lr
 8003ed4:	f850 2b04 	ldr.w	r2, [r0], #4
 8003ed8:	b293      	uxth	r3, r2
 8003eda:	fb06 e303 	mla	r3, r6, r3, lr
 8003ede:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	ebaa 0303 	sub.w	r3, sl, r3
 8003ee8:	0c12      	lsrs	r2, r2, #16
 8003eea:	f8dc a000 	ldr.w	sl, [ip]
 8003eee:	fb06 e202 	mla	r2, r6, r2, lr
 8003ef2:	fa13 f38a 	uxtah	r3, r3, sl
 8003ef6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003efa:	fa1f fa82 	uxth.w	sl, r2
 8003efe:	f8dc 2000 	ldr.w	r2, [ip]
 8003f02:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003f06:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f10:	4581      	cmp	r9, r0
 8003f12:	f84c 3b04 	str.w	r3, [ip], #4
 8003f16:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003f1a:	d2db      	bcs.n	8003ed4 <quorem+0x44>
 8003f1c:	f855 300b 	ldr.w	r3, [r5, fp]
 8003f20:	b92b      	cbnz	r3, 8003f2e <quorem+0x9e>
 8003f22:	9b01      	ldr	r3, [sp, #4]
 8003f24:	3b04      	subs	r3, #4
 8003f26:	429d      	cmp	r5, r3
 8003f28:	461a      	mov	r2, r3
 8003f2a:	d32e      	bcc.n	8003f8a <quorem+0xfa>
 8003f2c:	613c      	str	r4, [r7, #16]
 8003f2e:	4638      	mov	r0, r7
 8003f30:	f001 f8be 	bl	80050b0 <__mcmp>
 8003f34:	2800      	cmp	r0, #0
 8003f36:	db24      	blt.n	8003f82 <quorem+0xf2>
 8003f38:	3601      	adds	r6, #1
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	f04f 0c00 	mov.w	ip, #0
 8003f40:	f858 2b04 	ldr.w	r2, [r8], #4
 8003f44:	f8d0 e000 	ldr.w	lr, [r0]
 8003f48:	b293      	uxth	r3, r2
 8003f4a:	ebac 0303 	sub.w	r3, ip, r3
 8003f4e:	0c12      	lsrs	r2, r2, #16
 8003f50:	fa13 f38e 	uxtah	r3, r3, lr
 8003f54:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003f58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f62:	45c1      	cmp	r9, r8
 8003f64:	f840 3b04 	str.w	r3, [r0], #4
 8003f68:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003f6c:	d2e8      	bcs.n	8003f40 <quorem+0xb0>
 8003f6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f76:	b922      	cbnz	r2, 8003f82 <quorem+0xf2>
 8003f78:	3b04      	subs	r3, #4
 8003f7a:	429d      	cmp	r5, r3
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	d30a      	bcc.n	8003f96 <quorem+0x106>
 8003f80:	613c      	str	r4, [r7, #16]
 8003f82:	4630      	mov	r0, r6
 8003f84:	b003      	add	sp, #12
 8003f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f8a:	6812      	ldr	r2, [r2, #0]
 8003f8c:	3b04      	subs	r3, #4
 8003f8e:	2a00      	cmp	r2, #0
 8003f90:	d1cc      	bne.n	8003f2c <quorem+0x9c>
 8003f92:	3c01      	subs	r4, #1
 8003f94:	e7c7      	b.n	8003f26 <quorem+0x96>
 8003f96:	6812      	ldr	r2, [r2, #0]
 8003f98:	3b04      	subs	r3, #4
 8003f9a:	2a00      	cmp	r2, #0
 8003f9c:	d1f0      	bne.n	8003f80 <quorem+0xf0>
 8003f9e:	3c01      	subs	r4, #1
 8003fa0:	e7eb      	b.n	8003f7a <quorem+0xea>
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	e7ee      	b.n	8003f84 <quorem+0xf4>
	...

08003fa8 <_dtoa_r>:
 8003fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fac:	ed2d 8b02 	vpush	{d8}
 8003fb0:	ec57 6b10 	vmov	r6, r7, d0
 8003fb4:	b095      	sub	sp, #84	; 0x54
 8003fb6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003fb8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003fbc:	9105      	str	r1, [sp, #20]
 8003fbe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8003fc2:	4604      	mov	r4, r0
 8003fc4:	9209      	str	r2, [sp, #36]	; 0x24
 8003fc6:	930f      	str	r3, [sp, #60]	; 0x3c
 8003fc8:	b975      	cbnz	r5, 8003fe8 <_dtoa_r+0x40>
 8003fca:	2010      	movs	r0, #16
 8003fcc:	f000 fddc 	bl	8004b88 <malloc>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	6260      	str	r0, [r4, #36]	; 0x24
 8003fd4:	b920      	cbnz	r0, 8003fe0 <_dtoa_r+0x38>
 8003fd6:	4bb2      	ldr	r3, [pc, #712]	; (80042a0 <_dtoa_r+0x2f8>)
 8003fd8:	21ea      	movs	r1, #234	; 0xea
 8003fda:	48b2      	ldr	r0, [pc, #712]	; (80042a4 <_dtoa_r+0x2fc>)
 8003fdc:	f001 fb8e 	bl	80056fc <__assert_func>
 8003fe0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003fe4:	6005      	str	r5, [r0, #0]
 8003fe6:	60c5      	str	r5, [r0, #12]
 8003fe8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fea:	6819      	ldr	r1, [r3, #0]
 8003fec:	b151      	cbz	r1, 8004004 <_dtoa_r+0x5c>
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	604a      	str	r2, [r1, #4]
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	4093      	lsls	r3, r2
 8003ff6:	608b      	str	r3, [r1, #8]
 8003ff8:	4620      	mov	r0, r4
 8003ffa:	f000 fe1b 	bl	8004c34 <_Bfree>
 8003ffe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	1e3b      	subs	r3, r7, #0
 8004006:	bfb9      	ittee	lt
 8004008:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800400c:	9303      	strlt	r3, [sp, #12]
 800400e:	2300      	movge	r3, #0
 8004010:	f8c8 3000 	strge.w	r3, [r8]
 8004014:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8004018:	4ba3      	ldr	r3, [pc, #652]	; (80042a8 <_dtoa_r+0x300>)
 800401a:	bfbc      	itt	lt
 800401c:	2201      	movlt	r2, #1
 800401e:	f8c8 2000 	strlt.w	r2, [r8]
 8004022:	ea33 0309 	bics.w	r3, r3, r9
 8004026:	d11b      	bne.n	8004060 <_dtoa_r+0xb8>
 8004028:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800402a:	f242 730f 	movw	r3, #9999	; 0x270f
 800402e:	6013      	str	r3, [r2, #0]
 8004030:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004034:	4333      	orrs	r3, r6
 8004036:	f000 857a 	beq.w	8004b2e <_dtoa_r+0xb86>
 800403a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800403c:	b963      	cbnz	r3, 8004058 <_dtoa_r+0xb0>
 800403e:	4b9b      	ldr	r3, [pc, #620]	; (80042ac <_dtoa_r+0x304>)
 8004040:	e024      	b.n	800408c <_dtoa_r+0xe4>
 8004042:	4b9b      	ldr	r3, [pc, #620]	; (80042b0 <_dtoa_r+0x308>)
 8004044:	9300      	str	r3, [sp, #0]
 8004046:	3308      	adds	r3, #8
 8004048:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800404a:	6013      	str	r3, [r2, #0]
 800404c:	9800      	ldr	r0, [sp, #0]
 800404e:	b015      	add	sp, #84	; 0x54
 8004050:	ecbd 8b02 	vpop	{d8}
 8004054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004058:	4b94      	ldr	r3, [pc, #592]	; (80042ac <_dtoa_r+0x304>)
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	3303      	adds	r3, #3
 800405e:	e7f3      	b.n	8004048 <_dtoa_r+0xa0>
 8004060:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004064:	2200      	movs	r2, #0
 8004066:	ec51 0b17 	vmov	r0, r1, d7
 800406a:	2300      	movs	r3, #0
 800406c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004070:	f7fc fd2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004074:	4680      	mov	r8, r0
 8004076:	b158      	cbz	r0, 8004090 <_dtoa_r+0xe8>
 8004078:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800407a:	2301      	movs	r3, #1
 800407c:	6013      	str	r3, [r2, #0]
 800407e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 8551 	beq.w	8004b28 <_dtoa_r+0xb80>
 8004086:	488b      	ldr	r0, [pc, #556]	; (80042b4 <_dtoa_r+0x30c>)
 8004088:	6018      	str	r0, [r3, #0]
 800408a:	1e43      	subs	r3, r0, #1
 800408c:	9300      	str	r3, [sp, #0]
 800408e:	e7dd      	b.n	800404c <_dtoa_r+0xa4>
 8004090:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004094:	aa12      	add	r2, sp, #72	; 0x48
 8004096:	a913      	add	r1, sp, #76	; 0x4c
 8004098:	4620      	mov	r0, r4
 800409a:	f001 f8ad 	bl	80051f8 <__d2b>
 800409e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80040a2:	4683      	mov	fp, r0
 80040a4:	2d00      	cmp	r5, #0
 80040a6:	d07c      	beq.n	80041a2 <_dtoa_r+0x1fa>
 80040a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80040aa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80040ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040b2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80040b6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80040ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80040be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80040c2:	4b7d      	ldr	r3, [pc, #500]	; (80042b8 <_dtoa_r+0x310>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	4630      	mov	r0, r6
 80040c8:	4639      	mov	r1, r7
 80040ca:	f7fc f8dd 	bl	8000288 <__aeabi_dsub>
 80040ce:	a36e      	add	r3, pc, #440	; (adr r3, 8004288 <_dtoa_r+0x2e0>)
 80040d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d4:	f7fc fa90 	bl	80005f8 <__aeabi_dmul>
 80040d8:	a36d      	add	r3, pc, #436	; (adr r3, 8004290 <_dtoa_r+0x2e8>)
 80040da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040de:	f7fc f8d5 	bl	800028c <__adddf3>
 80040e2:	4606      	mov	r6, r0
 80040e4:	4628      	mov	r0, r5
 80040e6:	460f      	mov	r7, r1
 80040e8:	f7fc fa1c 	bl	8000524 <__aeabi_i2d>
 80040ec:	a36a      	add	r3, pc, #424	; (adr r3, 8004298 <_dtoa_r+0x2f0>)
 80040ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f2:	f7fc fa81 	bl	80005f8 <__aeabi_dmul>
 80040f6:	4602      	mov	r2, r0
 80040f8:	460b      	mov	r3, r1
 80040fa:	4630      	mov	r0, r6
 80040fc:	4639      	mov	r1, r7
 80040fe:	f7fc f8c5 	bl	800028c <__adddf3>
 8004102:	4606      	mov	r6, r0
 8004104:	460f      	mov	r7, r1
 8004106:	f7fc fd27 	bl	8000b58 <__aeabi_d2iz>
 800410a:	2200      	movs	r2, #0
 800410c:	4682      	mov	sl, r0
 800410e:	2300      	movs	r3, #0
 8004110:	4630      	mov	r0, r6
 8004112:	4639      	mov	r1, r7
 8004114:	f7fc fce2 	bl	8000adc <__aeabi_dcmplt>
 8004118:	b148      	cbz	r0, 800412e <_dtoa_r+0x186>
 800411a:	4650      	mov	r0, sl
 800411c:	f7fc fa02 	bl	8000524 <__aeabi_i2d>
 8004120:	4632      	mov	r2, r6
 8004122:	463b      	mov	r3, r7
 8004124:	f7fc fcd0 	bl	8000ac8 <__aeabi_dcmpeq>
 8004128:	b908      	cbnz	r0, 800412e <_dtoa_r+0x186>
 800412a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800412e:	f1ba 0f16 	cmp.w	sl, #22
 8004132:	d854      	bhi.n	80041de <_dtoa_r+0x236>
 8004134:	4b61      	ldr	r3, [pc, #388]	; (80042bc <_dtoa_r+0x314>)
 8004136:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800413a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004142:	f7fc fccb 	bl	8000adc <__aeabi_dcmplt>
 8004146:	2800      	cmp	r0, #0
 8004148:	d04b      	beq.n	80041e2 <_dtoa_r+0x23a>
 800414a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800414e:	2300      	movs	r3, #0
 8004150:	930e      	str	r3, [sp, #56]	; 0x38
 8004152:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004154:	1b5d      	subs	r5, r3, r5
 8004156:	1e6b      	subs	r3, r5, #1
 8004158:	9304      	str	r3, [sp, #16]
 800415a:	bf43      	ittte	mi
 800415c:	2300      	movmi	r3, #0
 800415e:	f1c5 0801 	rsbmi	r8, r5, #1
 8004162:	9304      	strmi	r3, [sp, #16]
 8004164:	f04f 0800 	movpl.w	r8, #0
 8004168:	f1ba 0f00 	cmp.w	sl, #0
 800416c:	db3b      	blt.n	80041e6 <_dtoa_r+0x23e>
 800416e:	9b04      	ldr	r3, [sp, #16]
 8004170:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8004174:	4453      	add	r3, sl
 8004176:	9304      	str	r3, [sp, #16]
 8004178:	2300      	movs	r3, #0
 800417a:	9306      	str	r3, [sp, #24]
 800417c:	9b05      	ldr	r3, [sp, #20]
 800417e:	2b09      	cmp	r3, #9
 8004180:	d869      	bhi.n	8004256 <_dtoa_r+0x2ae>
 8004182:	2b05      	cmp	r3, #5
 8004184:	bfc4      	itt	gt
 8004186:	3b04      	subgt	r3, #4
 8004188:	9305      	strgt	r3, [sp, #20]
 800418a:	9b05      	ldr	r3, [sp, #20]
 800418c:	f1a3 0302 	sub.w	r3, r3, #2
 8004190:	bfcc      	ite	gt
 8004192:	2500      	movgt	r5, #0
 8004194:	2501      	movle	r5, #1
 8004196:	2b03      	cmp	r3, #3
 8004198:	d869      	bhi.n	800426e <_dtoa_r+0x2c6>
 800419a:	e8df f003 	tbb	[pc, r3]
 800419e:	4e2c      	.short	0x4e2c
 80041a0:	5a4c      	.short	0x5a4c
 80041a2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80041a6:	441d      	add	r5, r3
 80041a8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80041ac:	2b20      	cmp	r3, #32
 80041ae:	bfc1      	itttt	gt
 80041b0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80041b4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80041b8:	fa09 f303 	lslgt.w	r3, r9, r3
 80041bc:	fa26 f000 	lsrgt.w	r0, r6, r0
 80041c0:	bfda      	itte	le
 80041c2:	f1c3 0320 	rsble	r3, r3, #32
 80041c6:	fa06 f003 	lslle.w	r0, r6, r3
 80041ca:	4318      	orrgt	r0, r3
 80041cc:	f7fc f99a 	bl	8000504 <__aeabi_ui2d>
 80041d0:	2301      	movs	r3, #1
 80041d2:	4606      	mov	r6, r0
 80041d4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80041d8:	3d01      	subs	r5, #1
 80041da:	9310      	str	r3, [sp, #64]	; 0x40
 80041dc:	e771      	b.n	80040c2 <_dtoa_r+0x11a>
 80041de:	2301      	movs	r3, #1
 80041e0:	e7b6      	b.n	8004150 <_dtoa_r+0x1a8>
 80041e2:	900e      	str	r0, [sp, #56]	; 0x38
 80041e4:	e7b5      	b.n	8004152 <_dtoa_r+0x1aa>
 80041e6:	f1ca 0300 	rsb	r3, sl, #0
 80041ea:	9306      	str	r3, [sp, #24]
 80041ec:	2300      	movs	r3, #0
 80041ee:	eba8 080a 	sub.w	r8, r8, sl
 80041f2:	930d      	str	r3, [sp, #52]	; 0x34
 80041f4:	e7c2      	b.n	800417c <_dtoa_r+0x1d4>
 80041f6:	2300      	movs	r3, #0
 80041f8:	9308      	str	r3, [sp, #32]
 80041fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	dc39      	bgt.n	8004274 <_dtoa_r+0x2cc>
 8004200:	f04f 0901 	mov.w	r9, #1
 8004204:	f8cd 9004 	str.w	r9, [sp, #4]
 8004208:	464b      	mov	r3, r9
 800420a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800420e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004210:	2200      	movs	r2, #0
 8004212:	6042      	str	r2, [r0, #4]
 8004214:	2204      	movs	r2, #4
 8004216:	f102 0614 	add.w	r6, r2, #20
 800421a:	429e      	cmp	r6, r3
 800421c:	6841      	ldr	r1, [r0, #4]
 800421e:	d92f      	bls.n	8004280 <_dtoa_r+0x2d8>
 8004220:	4620      	mov	r0, r4
 8004222:	f000 fcc7 	bl	8004bb4 <_Balloc>
 8004226:	9000      	str	r0, [sp, #0]
 8004228:	2800      	cmp	r0, #0
 800422a:	d14b      	bne.n	80042c4 <_dtoa_r+0x31c>
 800422c:	4b24      	ldr	r3, [pc, #144]	; (80042c0 <_dtoa_r+0x318>)
 800422e:	4602      	mov	r2, r0
 8004230:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004234:	e6d1      	b.n	8003fda <_dtoa_r+0x32>
 8004236:	2301      	movs	r3, #1
 8004238:	e7de      	b.n	80041f8 <_dtoa_r+0x250>
 800423a:	2300      	movs	r3, #0
 800423c:	9308      	str	r3, [sp, #32]
 800423e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004240:	eb0a 0903 	add.w	r9, sl, r3
 8004244:	f109 0301 	add.w	r3, r9, #1
 8004248:	2b01      	cmp	r3, #1
 800424a:	9301      	str	r3, [sp, #4]
 800424c:	bfb8      	it	lt
 800424e:	2301      	movlt	r3, #1
 8004250:	e7dd      	b.n	800420e <_dtoa_r+0x266>
 8004252:	2301      	movs	r3, #1
 8004254:	e7f2      	b.n	800423c <_dtoa_r+0x294>
 8004256:	2501      	movs	r5, #1
 8004258:	2300      	movs	r3, #0
 800425a:	9305      	str	r3, [sp, #20]
 800425c:	9508      	str	r5, [sp, #32]
 800425e:	f04f 39ff 	mov.w	r9, #4294967295
 8004262:	2200      	movs	r2, #0
 8004264:	f8cd 9004 	str.w	r9, [sp, #4]
 8004268:	2312      	movs	r3, #18
 800426a:	9209      	str	r2, [sp, #36]	; 0x24
 800426c:	e7cf      	b.n	800420e <_dtoa_r+0x266>
 800426e:	2301      	movs	r3, #1
 8004270:	9308      	str	r3, [sp, #32]
 8004272:	e7f4      	b.n	800425e <_dtoa_r+0x2b6>
 8004274:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004278:	f8cd 9004 	str.w	r9, [sp, #4]
 800427c:	464b      	mov	r3, r9
 800427e:	e7c6      	b.n	800420e <_dtoa_r+0x266>
 8004280:	3101      	adds	r1, #1
 8004282:	6041      	str	r1, [r0, #4]
 8004284:	0052      	lsls	r2, r2, #1
 8004286:	e7c6      	b.n	8004216 <_dtoa_r+0x26e>
 8004288:	636f4361 	.word	0x636f4361
 800428c:	3fd287a7 	.word	0x3fd287a7
 8004290:	8b60c8b3 	.word	0x8b60c8b3
 8004294:	3fc68a28 	.word	0x3fc68a28
 8004298:	509f79fb 	.word	0x509f79fb
 800429c:	3fd34413 	.word	0x3fd34413
 80042a0:	080072e9 	.word	0x080072e9
 80042a4:	08007300 	.word	0x08007300
 80042a8:	7ff00000 	.word	0x7ff00000
 80042ac:	080072e5 	.word	0x080072e5
 80042b0:	080072dc 	.word	0x080072dc
 80042b4:	080072b9 	.word	0x080072b9
 80042b8:	3ff80000 	.word	0x3ff80000
 80042bc:	080073f8 	.word	0x080073f8
 80042c0:	0800735f 	.word	0x0800735f
 80042c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042c6:	9a00      	ldr	r2, [sp, #0]
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	9b01      	ldr	r3, [sp, #4]
 80042cc:	2b0e      	cmp	r3, #14
 80042ce:	f200 80ad 	bhi.w	800442c <_dtoa_r+0x484>
 80042d2:	2d00      	cmp	r5, #0
 80042d4:	f000 80aa 	beq.w	800442c <_dtoa_r+0x484>
 80042d8:	f1ba 0f00 	cmp.w	sl, #0
 80042dc:	dd36      	ble.n	800434c <_dtoa_r+0x3a4>
 80042de:	4ac3      	ldr	r2, [pc, #780]	; (80045ec <_dtoa_r+0x644>)
 80042e0:	f00a 030f 	and.w	r3, sl, #15
 80042e4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80042e8:	ed93 7b00 	vldr	d7, [r3]
 80042ec:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80042f0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80042f4:	eeb0 8a47 	vmov.f32	s16, s14
 80042f8:	eef0 8a67 	vmov.f32	s17, s15
 80042fc:	d016      	beq.n	800432c <_dtoa_r+0x384>
 80042fe:	4bbc      	ldr	r3, [pc, #752]	; (80045f0 <_dtoa_r+0x648>)
 8004300:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004304:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004308:	f7fc faa0 	bl	800084c <__aeabi_ddiv>
 800430c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004310:	f007 070f 	and.w	r7, r7, #15
 8004314:	2503      	movs	r5, #3
 8004316:	4eb6      	ldr	r6, [pc, #728]	; (80045f0 <_dtoa_r+0x648>)
 8004318:	b957      	cbnz	r7, 8004330 <_dtoa_r+0x388>
 800431a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800431e:	ec53 2b18 	vmov	r2, r3, d8
 8004322:	f7fc fa93 	bl	800084c <__aeabi_ddiv>
 8004326:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800432a:	e029      	b.n	8004380 <_dtoa_r+0x3d8>
 800432c:	2502      	movs	r5, #2
 800432e:	e7f2      	b.n	8004316 <_dtoa_r+0x36e>
 8004330:	07f9      	lsls	r1, r7, #31
 8004332:	d508      	bpl.n	8004346 <_dtoa_r+0x39e>
 8004334:	ec51 0b18 	vmov	r0, r1, d8
 8004338:	e9d6 2300 	ldrd	r2, r3, [r6]
 800433c:	f7fc f95c 	bl	80005f8 <__aeabi_dmul>
 8004340:	ec41 0b18 	vmov	d8, r0, r1
 8004344:	3501      	adds	r5, #1
 8004346:	107f      	asrs	r7, r7, #1
 8004348:	3608      	adds	r6, #8
 800434a:	e7e5      	b.n	8004318 <_dtoa_r+0x370>
 800434c:	f000 80a6 	beq.w	800449c <_dtoa_r+0x4f4>
 8004350:	f1ca 0600 	rsb	r6, sl, #0
 8004354:	4ba5      	ldr	r3, [pc, #660]	; (80045ec <_dtoa_r+0x644>)
 8004356:	4fa6      	ldr	r7, [pc, #664]	; (80045f0 <_dtoa_r+0x648>)
 8004358:	f006 020f 	and.w	r2, r6, #15
 800435c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004364:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004368:	f7fc f946 	bl	80005f8 <__aeabi_dmul>
 800436c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004370:	1136      	asrs	r6, r6, #4
 8004372:	2300      	movs	r3, #0
 8004374:	2502      	movs	r5, #2
 8004376:	2e00      	cmp	r6, #0
 8004378:	f040 8085 	bne.w	8004486 <_dtoa_r+0x4de>
 800437c:	2b00      	cmp	r3, #0
 800437e:	d1d2      	bne.n	8004326 <_dtoa_r+0x37e>
 8004380:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004382:	2b00      	cmp	r3, #0
 8004384:	f000 808c 	beq.w	80044a0 <_dtoa_r+0x4f8>
 8004388:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800438c:	4b99      	ldr	r3, [pc, #612]	; (80045f4 <_dtoa_r+0x64c>)
 800438e:	2200      	movs	r2, #0
 8004390:	4630      	mov	r0, r6
 8004392:	4639      	mov	r1, r7
 8004394:	f7fc fba2 	bl	8000adc <__aeabi_dcmplt>
 8004398:	2800      	cmp	r0, #0
 800439a:	f000 8081 	beq.w	80044a0 <_dtoa_r+0x4f8>
 800439e:	9b01      	ldr	r3, [sp, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d07d      	beq.n	80044a0 <_dtoa_r+0x4f8>
 80043a4:	f1b9 0f00 	cmp.w	r9, #0
 80043a8:	dd3c      	ble.n	8004424 <_dtoa_r+0x47c>
 80043aa:	f10a 33ff 	add.w	r3, sl, #4294967295
 80043ae:	9307      	str	r3, [sp, #28]
 80043b0:	2200      	movs	r2, #0
 80043b2:	4b91      	ldr	r3, [pc, #580]	; (80045f8 <_dtoa_r+0x650>)
 80043b4:	4630      	mov	r0, r6
 80043b6:	4639      	mov	r1, r7
 80043b8:	f7fc f91e 	bl	80005f8 <__aeabi_dmul>
 80043bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043c0:	3501      	adds	r5, #1
 80043c2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80043c6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80043ca:	4628      	mov	r0, r5
 80043cc:	f7fc f8aa 	bl	8000524 <__aeabi_i2d>
 80043d0:	4632      	mov	r2, r6
 80043d2:	463b      	mov	r3, r7
 80043d4:	f7fc f910 	bl	80005f8 <__aeabi_dmul>
 80043d8:	4b88      	ldr	r3, [pc, #544]	; (80045fc <_dtoa_r+0x654>)
 80043da:	2200      	movs	r2, #0
 80043dc:	f7fb ff56 	bl	800028c <__adddf3>
 80043e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80043e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043e8:	9303      	str	r3, [sp, #12]
 80043ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d15c      	bne.n	80044aa <_dtoa_r+0x502>
 80043f0:	4b83      	ldr	r3, [pc, #524]	; (8004600 <_dtoa_r+0x658>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	4630      	mov	r0, r6
 80043f6:	4639      	mov	r1, r7
 80043f8:	f7fb ff46 	bl	8000288 <__aeabi_dsub>
 80043fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004400:	4606      	mov	r6, r0
 8004402:	460f      	mov	r7, r1
 8004404:	f7fc fb88 	bl	8000b18 <__aeabi_dcmpgt>
 8004408:	2800      	cmp	r0, #0
 800440a:	f040 8296 	bne.w	800493a <_dtoa_r+0x992>
 800440e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8004412:	4630      	mov	r0, r6
 8004414:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004418:	4639      	mov	r1, r7
 800441a:	f7fc fb5f 	bl	8000adc <__aeabi_dcmplt>
 800441e:	2800      	cmp	r0, #0
 8004420:	f040 8288 	bne.w	8004934 <_dtoa_r+0x98c>
 8004424:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004428:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800442c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800442e:	2b00      	cmp	r3, #0
 8004430:	f2c0 8158 	blt.w	80046e4 <_dtoa_r+0x73c>
 8004434:	f1ba 0f0e 	cmp.w	sl, #14
 8004438:	f300 8154 	bgt.w	80046e4 <_dtoa_r+0x73c>
 800443c:	4b6b      	ldr	r3, [pc, #428]	; (80045ec <_dtoa_r+0x644>)
 800443e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004442:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004448:	2b00      	cmp	r3, #0
 800444a:	f280 80e3 	bge.w	8004614 <_dtoa_r+0x66c>
 800444e:	9b01      	ldr	r3, [sp, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	f300 80df 	bgt.w	8004614 <_dtoa_r+0x66c>
 8004456:	f040 826d 	bne.w	8004934 <_dtoa_r+0x98c>
 800445a:	4b69      	ldr	r3, [pc, #420]	; (8004600 <_dtoa_r+0x658>)
 800445c:	2200      	movs	r2, #0
 800445e:	4640      	mov	r0, r8
 8004460:	4649      	mov	r1, r9
 8004462:	f7fc f8c9 	bl	80005f8 <__aeabi_dmul>
 8004466:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800446a:	f7fc fb4b 	bl	8000b04 <__aeabi_dcmpge>
 800446e:	9e01      	ldr	r6, [sp, #4]
 8004470:	4637      	mov	r7, r6
 8004472:	2800      	cmp	r0, #0
 8004474:	f040 8243 	bne.w	80048fe <_dtoa_r+0x956>
 8004478:	9d00      	ldr	r5, [sp, #0]
 800447a:	2331      	movs	r3, #49	; 0x31
 800447c:	f805 3b01 	strb.w	r3, [r5], #1
 8004480:	f10a 0a01 	add.w	sl, sl, #1
 8004484:	e23f      	b.n	8004906 <_dtoa_r+0x95e>
 8004486:	07f2      	lsls	r2, r6, #31
 8004488:	d505      	bpl.n	8004496 <_dtoa_r+0x4ee>
 800448a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800448e:	f7fc f8b3 	bl	80005f8 <__aeabi_dmul>
 8004492:	3501      	adds	r5, #1
 8004494:	2301      	movs	r3, #1
 8004496:	1076      	asrs	r6, r6, #1
 8004498:	3708      	adds	r7, #8
 800449a:	e76c      	b.n	8004376 <_dtoa_r+0x3ce>
 800449c:	2502      	movs	r5, #2
 800449e:	e76f      	b.n	8004380 <_dtoa_r+0x3d8>
 80044a0:	9b01      	ldr	r3, [sp, #4]
 80044a2:	f8cd a01c 	str.w	sl, [sp, #28]
 80044a6:	930c      	str	r3, [sp, #48]	; 0x30
 80044a8:	e78d      	b.n	80043c6 <_dtoa_r+0x41e>
 80044aa:	9900      	ldr	r1, [sp, #0]
 80044ac:	980c      	ldr	r0, [sp, #48]	; 0x30
 80044ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80044b0:	4b4e      	ldr	r3, [pc, #312]	; (80045ec <_dtoa_r+0x644>)
 80044b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80044b6:	4401      	add	r1, r0
 80044b8:	9102      	str	r1, [sp, #8]
 80044ba:	9908      	ldr	r1, [sp, #32]
 80044bc:	eeb0 8a47 	vmov.f32	s16, s14
 80044c0:	eef0 8a67 	vmov.f32	s17, s15
 80044c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80044c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80044cc:	2900      	cmp	r1, #0
 80044ce:	d045      	beq.n	800455c <_dtoa_r+0x5b4>
 80044d0:	494c      	ldr	r1, [pc, #304]	; (8004604 <_dtoa_r+0x65c>)
 80044d2:	2000      	movs	r0, #0
 80044d4:	f7fc f9ba 	bl	800084c <__aeabi_ddiv>
 80044d8:	ec53 2b18 	vmov	r2, r3, d8
 80044dc:	f7fb fed4 	bl	8000288 <__aeabi_dsub>
 80044e0:	9d00      	ldr	r5, [sp, #0]
 80044e2:	ec41 0b18 	vmov	d8, r0, r1
 80044e6:	4639      	mov	r1, r7
 80044e8:	4630      	mov	r0, r6
 80044ea:	f7fc fb35 	bl	8000b58 <__aeabi_d2iz>
 80044ee:	900c      	str	r0, [sp, #48]	; 0x30
 80044f0:	f7fc f818 	bl	8000524 <__aeabi_i2d>
 80044f4:	4602      	mov	r2, r0
 80044f6:	460b      	mov	r3, r1
 80044f8:	4630      	mov	r0, r6
 80044fa:	4639      	mov	r1, r7
 80044fc:	f7fb fec4 	bl	8000288 <__aeabi_dsub>
 8004500:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004502:	3330      	adds	r3, #48	; 0x30
 8004504:	f805 3b01 	strb.w	r3, [r5], #1
 8004508:	ec53 2b18 	vmov	r2, r3, d8
 800450c:	4606      	mov	r6, r0
 800450e:	460f      	mov	r7, r1
 8004510:	f7fc fae4 	bl	8000adc <__aeabi_dcmplt>
 8004514:	2800      	cmp	r0, #0
 8004516:	d165      	bne.n	80045e4 <_dtoa_r+0x63c>
 8004518:	4632      	mov	r2, r6
 800451a:	463b      	mov	r3, r7
 800451c:	4935      	ldr	r1, [pc, #212]	; (80045f4 <_dtoa_r+0x64c>)
 800451e:	2000      	movs	r0, #0
 8004520:	f7fb feb2 	bl	8000288 <__aeabi_dsub>
 8004524:	ec53 2b18 	vmov	r2, r3, d8
 8004528:	f7fc fad8 	bl	8000adc <__aeabi_dcmplt>
 800452c:	2800      	cmp	r0, #0
 800452e:	f040 80b9 	bne.w	80046a4 <_dtoa_r+0x6fc>
 8004532:	9b02      	ldr	r3, [sp, #8]
 8004534:	429d      	cmp	r5, r3
 8004536:	f43f af75 	beq.w	8004424 <_dtoa_r+0x47c>
 800453a:	4b2f      	ldr	r3, [pc, #188]	; (80045f8 <_dtoa_r+0x650>)
 800453c:	ec51 0b18 	vmov	r0, r1, d8
 8004540:	2200      	movs	r2, #0
 8004542:	f7fc f859 	bl	80005f8 <__aeabi_dmul>
 8004546:	4b2c      	ldr	r3, [pc, #176]	; (80045f8 <_dtoa_r+0x650>)
 8004548:	ec41 0b18 	vmov	d8, r0, r1
 800454c:	2200      	movs	r2, #0
 800454e:	4630      	mov	r0, r6
 8004550:	4639      	mov	r1, r7
 8004552:	f7fc f851 	bl	80005f8 <__aeabi_dmul>
 8004556:	4606      	mov	r6, r0
 8004558:	460f      	mov	r7, r1
 800455a:	e7c4      	b.n	80044e6 <_dtoa_r+0x53e>
 800455c:	ec51 0b17 	vmov	r0, r1, d7
 8004560:	f7fc f84a 	bl	80005f8 <__aeabi_dmul>
 8004564:	9b02      	ldr	r3, [sp, #8]
 8004566:	9d00      	ldr	r5, [sp, #0]
 8004568:	930c      	str	r3, [sp, #48]	; 0x30
 800456a:	ec41 0b18 	vmov	d8, r0, r1
 800456e:	4639      	mov	r1, r7
 8004570:	4630      	mov	r0, r6
 8004572:	f7fc faf1 	bl	8000b58 <__aeabi_d2iz>
 8004576:	9011      	str	r0, [sp, #68]	; 0x44
 8004578:	f7fb ffd4 	bl	8000524 <__aeabi_i2d>
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
 8004580:	4630      	mov	r0, r6
 8004582:	4639      	mov	r1, r7
 8004584:	f7fb fe80 	bl	8000288 <__aeabi_dsub>
 8004588:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800458a:	3330      	adds	r3, #48	; 0x30
 800458c:	f805 3b01 	strb.w	r3, [r5], #1
 8004590:	9b02      	ldr	r3, [sp, #8]
 8004592:	429d      	cmp	r5, r3
 8004594:	4606      	mov	r6, r0
 8004596:	460f      	mov	r7, r1
 8004598:	f04f 0200 	mov.w	r2, #0
 800459c:	d134      	bne.n	8004608 <_dtoa_r+0x660>
 800459e:	4b19      	ldr	r3, [pc, #100]	; (8004604 <_dtoa_r+0x65c>)
 80045a0:	ec51 0b18 	vmov	r0, r1, d8
 80045a4:	f7fb fe72 	bl	800028c <__adddf3>
 80045a8:	4602      	mov	r2, r0
 80045aa:	460b      	mov	r3, r1
 80045ac:	4630      	mov	r0, r6
 80045ae:	4639      	mov	r1, r7
 80045b0:	f7fc fab2 	bl	8000b18 <__aeabi_dcmpgt>
 80045b4:	2800      	cmp	r0, #0
 80045b6:	d175      	bne.n	80046a4 <_dtoa_r+0x6fc>
 80045b8:	ec53 2b18 	vmov	r2, r3, d8
 80045bc:	4911      	ldr	r1, [pc, #68]	; (8004604 <_dtoa_r+0x65c>)
 80045be:	2000      	movs	r0, #0
 80045c0:	f7fb fe62 	bl	8000288 <__aeabi_dsub>
 80045c4:	4602      	mov	r2, r0
 80045c6:	460b      	mov	r3, r1
 80045c8:	4630      	mov	r0, r6
 80045ca:	4639      	mov	r1, r7
 80045cc:	f7fc fa86 	bl	8000adc <__aeabi_dcmplt>
 80045d0:	2800      	cmp	r0, #0
 80045d2:	f43f af27 	beq.w	8004424 <_dtoa_r+0x47c>
 80045d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80045d8:	1e6b      	subs	r3, r5, #1
 80045da:	930c      	str	r3, [sp, #48]	; 0x30
 80045dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80045e0:	2b30      	cmp	r3, #48	; 0x30
 80045e2:	d0f8      	beq.n	80045d6 <_dtoa_r+0x62e>
 80045e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80045e8:	e04a      	b.n	8004680 <_dtoa_r+0x6d8>
 80045ea:	bf00      	nop
 80045ec:	080073f8 	.word	0x080073f8
 80045f0:	080073d0 	.word	0x080073d0
 80045f4:	3ff00000 	.word	0x3ff00000
 80045f8:	40240000 	.word	0x40240000
 80045fc:	401c0000 	.word	0x401c0000
 8004600:	40140000 	.word	0x40140000
 8004604:	3fe00000 	.word	0x3fe00000
 8004608:	4baf      	ldr	r3, [pc, #700]	; (80048c8 <_dtoa_r+0x920>)
 800460a:	f7fb fff5 	bl	80005f8 <__aeabi_dmul>
 800460e:	4606      	mov	r6, r0
 8004610:	460f      	mov	r7, r1
 8004612:	e7ac      	b.n	800456e <_dtoa_r+0x5c6>
 8004614:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004618:	9d00      	ldr	r5, [sp, #0]
 800461a:	4642      	mov	r2, r8
 800461c:	464b      	mov	r3, r9
 800461e:	4630      	mov	r0, r6
 8004620:	4639      	mov	r1, r7
 8004622:	f7fc f913 	bl	800084c <__aeabi_ddiv>
 8004626:	f7fc fa97 	bl	8000b58 <__aeabi_d2iz>
 800462a:	9002      	str	r0, [sp, #8]
 800462c:	f7fb ff7a 	bl	8000524 <__aeabi_i2d>
 8004630:	4642      	mov	r2, r8
 8004632:	464b      	mov	r3, r9
 8004634:	f7fb ffe0 	bl	80005f8 <__aeabi_dmul>
 8004638:	4602      	mov	r2, r0
 800463a:	460b      	mov	r3, r1
 800463c:	4630      	mov	r0, r6
 800463e:	4639      	mov	r1, r7
 8004640:	f7fb fe22 	bl	8000288 <__aeabi_dsub>
 8004644:	9e02      	ldr	r6, [sp, #8]
 8004646:	9f01      	ldr	r7, [sp, #4]
 8004648:	3630      	adds	r6, #48	; 0x30
 800464a:	f805 6b01 	strb.w	r6, [r5], #1
 800464e:	9e00      	ldr	r6, [sp, #0]
 8004650:	1bae      	subs	r6, r5, r6
 8004652:	42b7      	cmp	r7, r6
 8004654:	4602      	mov	r2, r0
 8004656:	460b      	mov	r3, r1
 8004658:	d137      	bne.n	80046ca <_dtoa_r+0x722>
 800465a:	f7fb fe17 	bl	800028c <__adddf3>
 800465e:	4642      	mov	r2, r8
 8004660:	464b      	mov	r3, r9
 8004662:	4606      	mov	r6, r0
 8004664:	460f      	mov	r7, r1
 8004666:	f7fc fa57 	bl	8000b18 <__aeabi_dcmpgt>
 800466a:	b9c8      	cbnz	r0, 80046a0 <_dtoa_r+0x6f8>
 800466c:	4642      	mov	r2, r8
 800466e:	464b      	mov	r3, r9
 8004670:	4630      	mov	r0, r6
 8004672:	4639      	mov	r1, r7
 8004674:	f7fc fa28 	bl	8000ac8 <__aeabi_dcmpeq>
 8004678:	b110      	cbz	r0, 8004680 <_dtoa_r+0x6d8>
 800467a:	9b02      	ldr	r3, [sp, #8]
 800467c:	07d9      	lsls	r1, r3, #31
 800467e:	d40f      	bmi.n	80046a0 <_dtoa_r+0x6f8>
 8004680:	4620      	mov	r0, r4
 8004682:	4659      	mov	r1, fp
 8004684:	f000 fad6 	bl	8004c34 <_Bfree>
 8004688:	2300      	movs	r3, #0
 800468a:	702b      	strb	r3, [r5, #0]
 800468c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800468e:	f10a 0001 	add.w	r0, sl, #1
 8004692:	6018      	str	r0, [r3, #0]
 8004694:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004696:	2b00      	cmp	r3, #0
 8004698:	f43f acd8 	beq.w	800404c <_dtoa_r+0xa4>
 800469c:	601d      	str	r5, [r3, #0]
 800469e:	e4d5      	b.n	800404c <_dtoa_r+0xa4>
 80046a0:	f8cd a01c 	str.w	sl, [sp, #28]
 80046a4:	462b      	mov	r3, r5
 80046a6:	461d      	mov	r5, r3
 80046a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80046ac:	2a39      	cmp	r2, #57	; 0x39
 80046ae:	d108      	bne.n	80046c2 <_dtoa_r+0x71a>
 80046b0:	9a00      	ldr	r2, [sp, #0]
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d1f7      	bne.n	80046a6 <_dtoa_r+0x6fe>
 80046b6:	9a07      	ldr	r2, [sp, #28]
 80046b8:	9900      	ldr	r1, [sp, #0]
 80046ba:	3201      	adds	r2, #1
 80046bc:	9207      	str	r2, [sp, #28]
 80046be:	2230      	movs	r2, #48	; 0x30
 80046c0:	700a      	strb	r2, [r1, #0]
 80046c2:	781a      	ldrb	r2, [r3, #0]
 80046c4:	3201      	adds	r2, #1
 80046c6:	701a      	strb	r2, [r3, #0]
 80046c8:	e78c      	b.n	80045e4 <_dtoa_r+0x63c>
 80046ca:	4b7f      	ldr	r3, [pc, #508]	; (80048c8 <_dtoa_r+0x920>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	f7fb ff93 	bl	80005f8 <__aeabi_dmul>
 80046d2:	2200      	movs	r2, #0
 80046d4:	2300      	movs	r3, #0
 80046d6:	4606      	mov	r6, r0
 80046d8:	460f      	mov	r7, r1
 80046da:	f7fc f9f5 	bl	8000ac8 <__aeabi_dcmpeq>
 80046de:	2800      	cmp	r0, #0
 80046e0:	d09b      	beq.n	800461a <_dtoa_r+0x672>
 80046e2:	e7cd      	b.n	8004680 <_dtoa_r+0x6d8>
 80046e4:	9a08      	ldr	r2, [sp, #32]
 80046e6:	2a00      	cmp	r2, #0
 80046e8:	f000 80c4 	beq.w	8004874 <_dtoa_r+0x8cc>
 80046ec:	9a05      	ldr	r2, [sp, #20]
 80046ee:	2a01      	cmp	r2, #1
 80046f0:	f300 80a8 	bgt.w	8004844 <_dtoa_r+0x89c>
 80046f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80046f6:	2a00      	cmp	r2, #0
 80046f8:	f000 80a0 	beq.w	800483c <_dtoa_r+0x894>
 80046fc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004700:	9e06      	ldr	r6, [sp, #24]
 8004702:	4645      	mov	r5, r8
 8004704:	9a04      	ldr	r2, [sp, #16]
 8004706:	2101      	movs	r1, #1
 8004708:	441a      	add	r2, r3
 800470a:	4620      	mov	r0, r4
 800470c:	4498      	add	r8, r3
 800470e:	9204      	str	r2, [sp, #16]
 8004710:	f000 fb4c 	bl	8004dac <__i2b>
 8004714:	4607      	mov	r7, r0
 8004716:	2d00      	cmp	r5, #0
 8004718:	dd0b      	ble.n	8004732 <_dtoa_r+0x78a>
 800471a:	9b04      	ldr	r3, [sp, #16]
 800471c:	2b00      	cmp	r3, #0
 800471e:	dd08      	ble.n	8004732 <_dtoa_r+0x78a>
 8004720:	42ab      	cmp	r3, r5
 8004722:	9a04      	ldr	r2, [sp, #16]
 8004724:	bfa8      	it	ge
 8004726:	462b      	movge	r3, r5
 8004728:	eba8 0803 	sub.w	r8, r8, r3
 800472c:	1aed      	subs	r5, r5, r3
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	9304      	str	r3, [sp, #16]
 8004732:	9b06      	ldr	r3, [sp, #24]
 8004734:	b1fb      	cbz	r3, 8004776 <_dtoa_r+0x7ce>
 8004736:	9b08      	ldr	r3, [sp, #32]
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 809f 	beq.w	800487c <_dtoa_r+0x8d4>
 800473e:	2e00      	cmp	r6, #0
 8004740:	dd11      	ble.n	8004766 <_dtoa_r+0x7be>
 8004742:	4639      	mov	r1, r7
 8004744:	4632      	mov	r2, r6
 8004746:	4620      	mov	r0, r4
 8004748:	f000 fbec 	bl	8004f24 <__pow5mult>
 800474c:	465a      	mov	r2, fp
 800474e:	4601      	mov	r1, r0
 8004750:	4607      	mov	r7, r0
 8004752:	4620      	mov	r0, r4
 8004754:	f000 fb40 	bl	8004dd8 <__multiply>
 8004758:	4659      	mov	r1, fp
 800475a:	9007      	str	r0, [sp, #28]
 800475c:	4620      	mov	r0, r4
 800475e:	f000 fa69 	bl	8004c34 <_Bfree>
 8004762:	9b07      	ldr	r3, [sp, #28]
 8004764:	469b      	mov	fp, r3
 8004766:	9b06      	ldr	r3, [sp, #24]
 8004768:	1b9a      	subs	r2, r3, r6
 800476a:	d004      	beq.n	8004776 <_dtoa_r+0x7ce>
 800476c:	4659      	mov	r1, fp
 800476e:	4620      	mov	r0, r4
 8004770:	f000 fbd8 	bl	8004f24 <__pow5mult>
 8004774:	4683      	mov	fp, r0
 8004776:	2101      	movs	r1, #1
 8004778:	4620      	mov	r0, r4
 800477a:	f000 fb17 	bl	8004dac <__i2b>
 800477e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004780:	2b00      	cmp	r3, #0
 8004782:	4606      	mov	r6, r0
 8004784:	dd7c      	ble.n	8004880 <_dtoa_r+0x8d8>
 8004786:	461a      	mov	r2, r3
 8004788:	4601      	mov	r1, r0
 800478a:	4620      	mov	r0, r4
 800478c:	f000 fbca 	bl	8004f24 <__pow5mult>
 8004790:	9b05      	ldr	r3, [sp, #20]
 8004792:	2b01      	cmp	r3, #1
 8004794:	4606      	mov	r6, r0
 8004796:	dd76      	ble.n	8004886 <_dtoa_r+0x8de>
 8004798:	2300      	movs	r3, #0
 800479a:	9306      	str	r3, [sp, #24]
 800479c:	6933      	ldr	r3, [r6, #16]
 800479e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80047a2:	6918      	ldr	r0, [r3, #16]
 80047a4:	f000 fab2 	bl	8004d0c <__hi0bits>
 80047a8:	f1c0 0020 	rsb	r0, r0, #32
 80047ac:	9b04      	ldr	r3, [sp, #16]
 80047ae:	4418      	add	r0, r3
 80047b0:	f010 001f 	ands.w	r0, r0, #31
 80047b4:	f000 8086 	beq.w	80048c4 <_dtoa_r+0x91c>
 80047b8:	f1c0 0320 	rsb	r3, r0, #32
 80047bc:	2b04      	cmp	r3, #4
 80047be:	dd7f      	ble.n	80048c0 <_dtoa_r+0x918>
 80047c0:	f1c0 001c 	rsb	r0, r0, #28
 80047c4:	9b04      	ldr	r3, [sp, #16]
 80047c6:	4403      	add	r3, r0
 80047c8:	4480      	add	r8, r0
 80047ca:	4405      	add	r5, r0
 80047cc:	9304      	str	r3, [sp, #16]
 80047ce:	f1b8 0f00 	cmp.w	r8, #0
 80047d2:	dd05      	ble.n	80047e0 <_dtoa_r+0x838>
 80047d4:	4659      	mov	r1, fp
 80047d6:	4642      	mov	r2, r8
 80047d8:	4620      	mov	r0, r4
 80047da:	f000 fbfd 	bl	8004fd8 <__lshift>
 80047de:	4683      	mov	fp, r0
 80047e0:	9b04      	ldr	r3, [sp, #16]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	dd05      	ble.n	80047f2 <_dtoa_r+0x84a>
 80047e6:	4631      	mov	r1, r6
 80047e8:	461a      	mov	r2, r3
 80047ea:	4620      	mov	r0, r4
 80047ec:	f000 fbf4 	bl	8004fd8 <__lshift>
 80047f0:	4606      	mov	r6, r0
 80047f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d069      	beq.n	80048cc <_dtoa_r+0x924>
 80047f8:	4631      	mov	r1, r6
 80047fa:	4658      	mov	r0, fp
 80047fc:	f000 fc58 	bl	80050b0 <__mcmp>
 8004800:	2800      	cmp	r0, #0
 8004802:	da63      	bge.n	80048cc <_dtoa_r+0x924>
 8004804:	2300      	movs	r3, #0
 8004806:	4659      	mov	r1, fp
 8004808:	220a      	movs	r2, #10
 800480a:	4620      	mov	r0, r4
 800480c:	f000 fa34 	bl	8004c78 <__multadd>
 8004810:	9b08      	ldr	r3, [sp, #32]
 8004812:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004816:	4683      	mov	fp, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 818f 	beq.w	8004b3c <_dtoa_r+0xb94>
 800481e:	4639      	mov	r1, r7
 8004820:	2300      	movs	r3, #0
 8004822:	220a      	movs	r2, #10
 8004824:	4620      	mov	r0, r4
 8004826:	f000 fa27 	bl	8004c78 <__multadd>
 800482a:	f1b9 0f00 	cmp.w	r9, #0
 800482e:	4607      	mov	r7, r0
 8004830:	f300 808e 	bgt.w	8004950 <_dtoa_r+0x9a8>
 8004834:	9b05      	ldr	r3, [sp, #20]
 8004836:	2b02      	cmp	r3, #2
 8004838:	dc50      	bgt.n	80048dc <_dtoa_r+0x934>
 800483a:	e089      	b.n	8004950 <_dtoa_r+0x9a8>
 800483c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800483e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004842:	e75d      	b.n	8004700 <_dtoa_r+0x758>
 8004844:	9b01      	ldr	r3, [sp, #4]
 8004846:	1e5e      	subs	r6, r3, #1
 8004848:	9b06      	ldr	r3, [sp, #24]
 800484a:	42b3      	cmp	r3, r6
 800484c:	bfbf      	itttt	lt
 800484e:	9b06      	ldrlt	r3, [sp, #24]
 8004850:	9606      	strlt	r6, [sp, #24]
 8004852:	1af2      	sublt	r2, r6, r3
 8004854:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8004856:	bfb6      	itet	lt
 8004858:	189b      	addlt	r3, r3, r2
 800485a:	1b9e      	subge	r6, r3, r6
 800485c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800485e:	9b01      	ldr	r3, [sp, #4]
 8004860:	bfb8      	it	lt
 8004862:	2600      	movlt	r6, #0
 8004864:	2b00      	cmp	r3, #0
 8004866:	bfb5      	itete	lt
 8004868:	eba8 0503 	sublt.w	r5, r8, r3
 800486c:	9b01      	ldrge	r3, [sp, #4]
 800486e:	2300      	movlt	r3, #0
 8004870:	4645      	movge	r5, r8
 8004872:	e747      	b.n	8004704 <_dtoa_r+0x75c>
 8004874:	9e06      	ldr	r6, [sp, #24]
 8004876:	9f08      	ldr	r7, [sp, #32]
 8004878:	4645      	mov	r5, r8
 800487a:	e74c      	b.n	8004716 <_dtoa_r+0x76e>
 800487c:	9a06      	ldr	r2, [sp, #24]
 800487e:	e775      	b.n	800476c <_dtoa_r+0x7c4>
 8004880:	9b05      	ldr	r3, [sp, #20]
 8004882:	2b01      	cmp	r3, #1
 8004884:	dc18      	bgt.n	80048b8 <_dtoa_r+0x910>
 8004886:	9b02      	ldr	r3, [sp, #8]
 8004888:	b9b3      	cbnz	r3, 80048b8 <_dtoa_r+0x910>
 800488a:	9b03      	ldr	r3, [sp, #12]
 800488c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004890:	b9a3      	cbnz	r3, 80048bc <_dtoa_r+0x914>
 8004892:	9b03      	ldr	r3, [sp, #12]
 8004894:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004898:	0d1b      	lsrs	r3, r3, #20
 800489a:	051b      	lsls	r3, r3, #20
 800489c:	b12b      	cbz	r3, 80048aa <_dtoa_r+0x902>
 800489e:	9b04      	ldr	r3, [sp, #16]
 80048a0:	3301      	adds	r3, #1
 80048a2:	9304      	str	r3, [sp, #16]
 80048a4:	f108 0801 	add.w	r8, r8, #1
 80048a8:	2301      	movs	r3, #1
 80048aa:	9306      	str	r3, [sp, #24]
 80048ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	f47f af74 	bne.w	800479c <_dtoa_r+0x7f4>
 80048b4:	2001      	movs	r0, #1
 80048b6:	e779      	b.n	80047ac <_dtoa_r+0x804>
 80048b8:	2300      	movs	r3, #0
 80048ba:	e7f6      	b.n	80048aa <_dtoa_r+0x902>
 80048bc:	9b02      	ldr	r3, [sp, #8]
 80048be:	e7f4      	b.n	80048aa <_dtoa_r+0x902>
 80048c0:	d085      	beq.n	80047ce <_dtoa_r+0x826>
 80048c2:	4618      	mov	r0, r3
 80048c4:	301c      	adds	r0, #28
 80048c6:	e77d      	b.n	80047c4 <_dtoa_r+0x81c>
 80048c8:	40240000 	.word	0x40240000
 80048cc:	9b01      	ldr	r3, [sp, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	dc38      	bgt.n	8004944 <_dtoa_r+0x99c>
 80048d2:	9b05      	ldr	r3, [sp, #20]
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	dd35      	ble.n	8004944 <_dtoa_r+0x99c>
 80048d8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80048dc:	f1b9 0f00 	cmp.w	r9, #0
 80048e0:	d10d      	bne.n	80048fe <_dtoa_r+0x956>
 80048e2:	4631      	mov	r1, r6
 80048e4:	464b      	mov	r3, r9
 80048e6:	2205      	movs	r2, #5
 80048e8:	4620      	mov	r0, r4
 80048ea:	f000 f9c5 	bl	8004c78 <__multadd>
 80048ee:	4601      	mov	r1, r0
 80048f0:	4606      	mov	r6, r0
 80048f2:	4658      	mov	r0, fp
 80048f4:	f000 fbdc 	bl	80050b0 <__mcmp>
 80048f8:	2800      	cmp	r0, #0
 80048fa:	f73f adbd 	bgt.w	8004478 <_dtoa_r+0x4d0>
 80048fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004900:	9d00      	ldr	r5, [sp, #0]
 8004902:	ea6f 0a03 	mvn.w	sl, r3
 8004906:	f04f 0800 	mov.w	r8, #0
 800490a:	4631      	mov	r1, r6
 800490c:	4620      	mov	r0, r4
 800490e:	f000 f991 	bl	8004c34 <_Bfree>
 8004912:	2f00      	cmp	r7, #0
 8004914:	f43f aeb4 	beq.w	8004680 <_dtoa_r+0x6d8>
 8004918:	f1b8 0f00 	cmp.w	r8, #0
 800491c:	d005      	beq.n	800492a <_dtoa_r+0x982>
 800491e:	45b8      	cmp	r8, r7
 8004920:	d003      	beq.n	800492a <_dtoa_r+0x982>
 8004922:	4641      	mov	r1, r8
 8004924:	4620      	mov	r0, r4
 8004926:	f000 f985 	bl	8004c34 <_Bfree>
 800492a:	4639      	mov	r1, r7
 800492c:	4620      	mov	r0, r4
 800492e:	f000 f981 	bl	8004c34 <_Bfree>
 8004932:	e6a5      	b.n	8004680 <_dtoa_r+0x6d8>
 8004934:	2600      	movs	r6, #0
 8004936:	4637      	mov	r7, r6
 8004938:	e7e1      	b.n	80048fe <_dtoa_r+0x956>
 800493a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800493c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8004940:	4637      	mov	r7, r6
 8004942:	e599      	b.n	8004478 <_dtoa_r+0x4d0>
 8004944:	9b08      	ldr	r3, [sp, #32]
 8004946:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800494a:	2b00      	cmp	r3, #0
 800494c:	f000 80fd 	beq.w	8004b4a <_dtoa_r+0xba2>
 8004950:	2d00      	cmp	r5, #0
 8004952:	dd05      	ble.n	8004960 <_dtoa_r+0x9b8>
 8004954:	4639      	mov	r1, r7
 8004956:	462a      	mov	r2, r5
 8004958:	4620      	mov	r0, r4
 800495a:	f000 fb3d 	bl	8004fd8 <__lshift>
 800495e:	4607      	mov	r7, r0
 8004960:	9b06      	ldr	r3, [sp, #24]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d05c      	beq.n	8004a20 <_dtoa_r+0xa78>
 8004966:	6879      	ldr	r1, [r7, #4]
 8004968:	4620      	mov	r0, r4
 800496a:	f000 f923 	bl	8004bb4 <_Balloc>
 800496e:	4605      	mov	r5, r0
 8004970:	b928      	cbnz	r0, 800497e <_dtoa_r+0x9d6>
 8004972:	4b80      	ldr	r3, [pc, #512]	; (8004b74 <_dtoa_r+0xbcc>)
 8004974:	4602      	mov	r2, r0
 8004976:	f240 21ea 	movw	r1, #746	; 0x2ea
 800497a:	f7ff bb2e 	b.w	8003fda <_dtoa_r+0x32>
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	3202      	adds	r2, #2
 8004982:	0092      	lsls	r2, r2, #2
 8004984:	f107 010c 	add.w	r1, r7, #12
 8004988:	300c      	adds	r0, #12
 800498a:	f000 f905 	bl	8004b98 <memcpy>
 800498e:	2201      	movs	r2, #1
 8004990:	4629      	mov	r1, r5
 8004992:	4620      	mov	r0, r4
 8004994:	f000 fb20 	bl	8004fd8 <__lshift>
 8004998:	9b00      	ldr	r3, [sp, #0]
 800499a:	3301      	adds	r3, #1
 800499c:	9301      	str	r3, [sp, #4]
 800499e:	9b00      	ldr	r3, [sp, #0]
 80049a0:	444b      	add	r3, r9
 80049a2:	9307      	str	r3, [sp, #28]
 80049a4:	9b02      	ldr	r3, [sp, #8]
 80049a6:	f003 0301 	and.w	r3, r3, #1
 80049aa:	46b8      	mov	r8, r7
 80049ac:	9306      	str	r3, [sp, #24]
 80049ae:	4607      	mov	r7, r0
 80049b0:	9b01      	ldr	r3, [sp, #4]
 80049b2:	4631      	mov	r1, r6
 80049b4:	3b01      	subs	r3, #1
 80049b6:	4658      	mov	r0, fp
 80049b8:	9302      	str	r3, [sp, #8]
 80049ba:	f7ff fa69 	bl	8003e90 <quorem>
 80049be:	4603      	mov	r3, r0
 80049c0:	3330      	adds	r3, #48	; 0x30
 80049c2:	9004      	str	r0, [sp, #16]
 80049c4:	4641      	mov	r1, r8
 80049c6:	4658      	mov	r0, fp
 80049c8:	9308      	str	r3, [sp, #32]
 80049ca:	f000 fb71 	bl	80050b0 <__mcmp>
 80049ce:	463a      	mov	r2, r7
 80049d0:	4681      	mov	r9, r0
 80049d2:	4631      	mov	r1, r6
 80049d4:	4620      	mov	r0, r4
 80049d6:	f000 fb87 	bl	80050e8 <__mdiff>
 80049da:	68c2      	ldr	r2, [r0, #12]
 80049dc:	9b08      	ldr	r3, [sp, #32]
 80049de:	4605      	mov	r5, r0
 80049e0:	bb02      	cbnz	r2, 8004a24 <_dtoa_r+0xa7c>
 80049e2:	4601      	mov	r1, r0
 80049e4:	4658      	mov	r0, fp
 80049e6:	f000 fb63 	bl	80050b0 <__mcmp>
 80049ea:	9b08      	ldr	r3, [sp, #32]
 80049ec:	4602      	mov	r2, r0
 80049ee:	4629      	mov	r1, r5
 80049f0:	4620      	mov	r0, r4
 80049f2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80049f6:	f000 f91d 	bl	8004c34 <_Bfree>
 80049fa:	9b05      	ldr	r3, [sp, #20]
 80049fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049fe:	9d01      	ldr	r5, [sp, #4]
 8004a00:	ea43 0102 	orr.w	r1, r3, r2
 8004a04:	9b06      	ldr	r3, [sp, #24]
 8004a06:	430b      	orrs	r3, r1
 8004a08:	9b08      	ldr	r3, [sp, #32]
 8004a0a:	d10d      	bne.n	8004a28 <_dtoa_r+0xa80>
 8004a0c:	2b39      	cmp	r3, #57	; 0x39
 8004a0e:	d029      	beq.n	8004a64 <_dtoa_r+0xabc>
 8004a10:	f1b9 0f00 	cmp.w	r9, #0
 8004a14:	dd01      	ble.n	8004a1a <_dtoa_r+0xa72>
 8004a16:	9b04      	ldr	r3, [sp, #16]
 8004a18:	3331      	adds	r3, #49	; 0x31
 8004a1a:	9a02      	ldr	r2, [sp, #8]
 8004a1c:	7013      	strb	r3, [r2, #0]
 8004a1e:	e774      	b.n	800490a <_dtoa_r+0x962>
 8004a20:	4638      	mov	r0, r7
 8004a22:	e7b9      	b.n	8004998 <_dtoa_r+0x9f0>
 8004a24:	2201      	movs	r2, #1
 8004a26:	e7e2      	b.n	80049ee <_dtoa_r+0xa46>
 8004a28:	f1b9 0f00 	cmp.w	r9, #0
 8004a2c:	db06      	blt.n	8004a3c <_dtoa_r+0xa94>
 8004a2e:	9905      	ldr	r1, [sp, #20]
 8004a30:	ea41 0909 	orr.w	r9, r1, r9
 8004a34:	9906      	ldr	r1, [sp, #24]
 8004a36:	ea59 0101 	orrs.w	r1, r9, r1
 8004a3a:	d120      	bne.n	8004a7e <_dtoa_r+0xad6>
 8004a3c:	2a00      	cmp	r2, #0
 8004a3e:	ddec      	ble.n	8004a1a <_dtoa_r+0xa72>
 8004a40:	4659      	mov	r1, fp
 8004a42:	2201      	movs	r2, #1
 8004a44:	4620      	mov	r0, r4
 8004a46:	9301      	str	r3, [sp, #4]
 8004a48:	f000 fac6 	bl	8004fd8 <__lshift>
 8004a4c:	4631      	mov	r1, r6
 8004a4e:	4683      	mov	fp, r0
 8004a50:	f000 fb2e 	bl	80050b0 <__mcmp>
 8004a54:	2800      	cmp	r0, #0
 8004a56:	9b01      	ldr	r3, [sp, #4]
 8004a58:	dc02      	bgt.n	8004a60 <_dtoa_r+0xab8>
 8004a5a:	d1de      	bne.n	8004a1a <_dtoa_r+0xa72>
 8004a5c:	07da      	lsls	r2, r3, #31
 8004a5e:	d5dc      	bpl.n	8004a1a <_dtoa_r+0xa72>
 8004a60:	2b39      	cmp	r3, #57	; 0x39
 8004a62:	d1d8      	bne.n	8004a16 <_dtoa_r+0xa6e>
 8004a64:	9a02      	ldr	r2, [sp, #8]
 8004a66:	2339      	movs	r3, #57	; 0x39
 8004a68:	7013      	strb	r3, [r2, #0]
 8004a6a:	462b      	mov	r3, r5
 8004a6c:	461d      	mov	r5, r3
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004a74:	2a39      	cmp	r2, #57	; 0x39
 8004a76:	d050      	beq.n	8004b1a <_dtoa_r+0xb72>
 8004a78:	3201      	adds	r2, #1
 8004a7a:	701a      	strb	r2, [r3, #0]
 8004a7c:	e745      	b.n	800490a <_dtoa_r+0x962>
 8004a7e:	2a00      	cmp	r2, #0
 8004a80:	dd03      	ble.n	8004a8a <_dtoa_r+0xae2>
 8004a82:	2b39      	cmp	r3, #57	; 0x39
 8004a84:	d0ee      	beq.n	8004a64 <_dtoa_r+0xabc>
 8004a86:	3301      	adds	r3, #1
 8004a88:	e7c7      	b.n	8004a1a <_dtoa_r+0xa72>
 8004a8a:	9a01      	ldr	r2, [sp, #4]
 8004a8c:	9907      	ldr	r1, [sp, #28]
 8004a8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004a92:	428a      	cmp	r2, r1
 8004a94:	d02a      	beq.n	8004aec <_dtoa_r+0xb44>
 8004a96:	4659      	mov	r1, fp
 8004a98:	2300      	movs	r3, #0
 8004a9a:	220a      	movs	r2, #10
 8004a9c:	4620      	mov	r0, r4
 8004a9e:	f000 f8eb 	bl	8004c78 <__multadd>
 8004aa2:	45b8      	cmp	r8, r7
 8004aa4:	4683      	mov	fp, r0
 8004aa6:	f04f 0300 	mov.w	r3, #0
 8004aaa:	f04f 020a 	mov.w	r2, #10
 8004aae:	4641      	mov	r1, r8
 8004ab0:	4620      	mov	r0, r4
 8004ab2:	d107      	bne.n	8004ac4 <_dtoa_r+0xb1c>
 8004ab4:	f000 f8e0 	bl	8004c78 <__multadd>
 8004ab8:	4680      	mov	r8, r0
 8004aba:	4607      	mov	r7, r0
 8004abc:	9b01      	ldr	r3, [sp, #4]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	9301      	str	r3, [sp, #4]
 8004ac2:	e775      	b.n	80049b0 <_dtoa_r+0xa08>
 8004ac4:	f000 f8d8 	bl	8004c78 <__multadd>
 8004ac8:	4639      	mov	r1, r7
 8004aca:	4680      	mov	r8, r0
 8004acc:	2300      	movs	r3, #0
 8004ace:	220a      	movs	r2, #10
 8004ad0:	4620      	mov	r0, r4
 8004ad2:	f000 f8d1 	bl	8004c78 <__multadd>
 8004ad6:	4607      	mov	r7, r0
 8004ad8:	e7f0      	b.n	8004abc <_dtoa_r+0xb14>
 8004ada:	f1b9 0f00 	cmp.w	r9, #0
 8004ade:	9a00      	ldr	r2, [sp, #0]
 8004ae0:	bfcc      	ite	gt
 8004ae2:	464d      	movgt	r5, r9
 8004ae4:	2501      	movle	r5, #1
 8004ae6:	4415      	add	r5, r2
 8004ae8:	f04f 0800 	mov.w	r8, #0
 8004aec:	4659      	mov	r1, fp
 8004aee:	2201      	movs	r2, #1
 8004af0:	4620      	mov	r0, r4
 8004af2:	9301      	str	r3, [sp, #4]
 8004af4:	f000 fa70 	bl	8004fd8 <__lshift>
 8004af8:	4631      	mov	r1, r6
 8004afa:	4683      	mov	fp, r0
 8004afc:	f000 fad8 	bl	80050b0 <__mcmp>
 8004b00:	2800      	cmp	r0, #0
 8004b02:	dcb2      	bgt.n	8004a6a <_dtoa_r+0xac2>
 8004b04:	d102      	bne.n	8004b0c <_dtoa_r+0xb64>
 8004b06:	9b01      	ldr	r3, [sp, #4]
 8004b08:	07db      	lsls	r3, r3, #31
 8004b0a:	d4ae      	bmi.n	8004a6a <_dtoa_r+0xac2>
 8004b0c:	462b      	mov	r3, r5
 8004b0e:	461d      	mov	r5, r3
 8004b10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004b14:	2a30      	cmp	r2, #48	; 0x30
 8004b16:	d0fa      	beq.n	8004b0e <_dtoa_r+0xb66>
 8004b18:	e6f7      	b.n	800490a <_dtoa_r+0x962>
 8004b1a:	9a00      	ldr	r2, [sp, #0]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d1a5      	bne.n	8004a6c <_dtoa_r+0xac4>
 8004b20:	f10a 0a01 	add.w	sl, sl, #1
 8004b24:	2331      	movs	r3, #49	; 0x31
 8004b26:	e779      	b.n	8004a1c <_dtoa_r+0xa74>
 8004b28:	4b13      	ldr	r3, [pc, #76]	; (8004b78 <_dtoa_r+0xbd0>)
 8004b2a:	f7ff baaf 	b.w	800408c <_dtoa_r+0xe4>
 8004b2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f47f aa86 	bne.w	8004042 <_dtoa_r+0x9a>
 8004b36:	4b11      	ldr	r3, [pc, #68]	; (8004b7c <_dtoa_r+0xbd4>)
 8004b38:	f7ff baa8 	b.w	800408c <_dtoa_r+0xe4>
 8004b3c:	f1b9 0f00 	cmp.w	r9, #0
 8004b40:	dc03      	bgt.n	8004b4a <_dtoa_r+0xba2>
 8004b42:	9b05      	ldr	r3, [sp, #20]
 8004b44:	2b02      	cmp	r3, #2
 8004b46:	f73f aec9 	bgt.w	80048dc <_dtoa_r+0x934>
 8004b4a:	9d00      	ldr	r5, [sp, #0]
 8004b4c:	4631      	mov	r1, r6
 8004b4e:	4658      	mov	r0, fp
 8004b50:	f7ff f99e 	bl	8003e90 <quorem>
 8004b54:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004b58:	f805 3b01 	strb.w	r3, [r5], #1
 8004b5c:	9a00      	ldr	r2, [sp, #0]
 8004b5e:	1aaa      	subs	r2, r5, r2
 8004b60:	4591      	cmp	r9, r2
 8004b62:	ddba      	ble.n	8004ada <_dtoa_r+0xb32>
 8004b64:	4659      	mov	r1, fp
 8004b66:	2300      	movs	r3, #0
 8004b68:	220a      	movs	r2, #10
 8004b6a:	4620      	mov	r0, r4
 8004b6c:	f000 f884 	bl	8004c78 <__multadd>
 8004b70:	4683      	mov	fp, r0
 8004b72:	e7eb      	b.n	8004b4c <_dtoa_r+0xba4>
 8004b74:	0800735f 	.word	0x0800735f
 8004b78:	080072b8 	.word	0x080072b8
 8004b7c:	080072dc 	.word	0x080072dc

08004b80 <_localeconv_r>:
 8004b80:	4800      	ldr	r0, [pc, #0]	; (8004b84 <_localeconv_r+0x4>)
 8004b82:	4770      	bx	lr
 8004b84:	2000015c 	.word	0x2000015c

08004b88 <malloc>:
 8004b88:	4b02      	ldr	r3, [pc, #8]	; (8004b94 <malloc+0xc>)
 8004b8a:	4601      	mov	r1, r0
 8004b8c:	6818      	ldr	r0, [r3, #0]
 8004b8e:	f000 bbef 	b.w	8005370 <_malloc_r>
 8004b92:	bf00      	nop
 8004b94:	20000008 	.word	0x20000008

08004b98 <memcpy>:
 8004b98:	440a      	add	r2, r1
 8004b9a:	4291      	cmp	r1, r2
 8004b9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ba0:	d100      	bne.n	8004ba4 <memcpy+0xc>
 8004ba2:	4770      	bx	lr
 8004ba4:	b510      	push	{r4, lr}
 8004ba6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004baa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bae:	4291      	cmp	r1, r2
 8004bb0:	d1f9      	bne.n	8004ba6 <memcpy+0xe>
 8004bb2:	bd10      	pop	{r4, pc}

08004bb4 <_Balloc>:
 8004bb4:	b570      	push	{r4, r5, r6, lr}
 8004bb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004bb8:	4604      	mov	r4, r0
 8004bba:	460d      	mov	r5, r1
 8004bbc:	b976      	cbnz	r6, 8004bdc <_Balloc+0x28>
 8004bbe:	2010      	movs	r0, #16
 8004bc0:	f7ff ffe2 	bl	8004b88 <malloc>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	6260      	str	r0, [r4, #36]	; 0x24
 8004bc8:	b920      	cbnz	r0, 8004bd4 <_Balloc+0x20>
 8004bca:	4b18      	ldr	r3, [pc, #96]	; (8004c2c <_Balloc+0x78>)
 8004bcc:	4818      	ldr	r0, [pc, #96]	; (8004c30 <_Balloc+0x7c>)
 8004bce:	2166      	movs	r1, #102	; 0x66
 8004bd0:	f000 fd94 	bl	80056fc <__assert_func>
 8004bd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004bd8:	6006      	str	r6, [r0, #0]
 8004bda:	60c6      	str	r6, [r0, #12]
 8004bdc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004bde:	68f3      	ldr	r3, [r6, #12]
 8004be0:	b183      	cbz	r3, 8004c04 <_Balloc+0x50>
 8004be2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004bea:	b9b8      	cbnz	r0, 8004c1c <_Balloc+0x68>
 8004bec:	2101      	movs	r1, #1
 8004bee:	fa01 f605 	lsl.w	r6, r1, r5
 8004bf2:	1d72      	adds	r2, r6, #5
 8004bf4:	0092      	lsls	r2, r2, #2
 8004bf6:	4620      	mov	r0, r4
 8004bf8:	f000 fb5a 	bl	80052b0 <_calloc_r>
 8004bfc:	b160      	cbz	r0, 8004c18 <_Balloc+0x64>
 8004bfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004c02:	e00e      	b.n	8004c22 <_Balloc+0x6e>
 8004c04:	2221      	movs	r2, #33	; 0x21
 8004c06:	2104      	movs	r1, #4
 8004c08:	4620      	mov	r0, r4
 8004c0a:	f000 fb51 	bl	80052b0 <_calloc_r>
 8004c0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c10:	60f0      	str	r0, [r6, #12]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1e4      	bne.n	8004be2 <_Balloc+0x2e>
 8004c18:	2000      	movs	r0, #0
 8004c1a:	bd70      	pop	{r4, r5, r6, pc}
 8004c1c:	6802      	ldr	r2, [r0, #0]
 8004c1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004c22:	2300      	movs	r3, #0
 8004c24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004c28:	e7f7      	b.n	8004c1a <_Balloc+0x66>
 8004c2a:	bf00      	nop
 8004c2c:	080072e9 	.word	0x080072e9
 8004c30:	08007370 	.word	0x08007370

08004c34 <_Bfree>:
 8004c34:	b570      	push	{r4, r5, r6, lr}
 8004c36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004c38:	4605      	mov	r5, r0
 8004c3a:	460c      	mov	r4, r1
 8004c3c:	b976      	cbnz	r6, 8004c5c <_Bfree+0x28>
 8004c3e:	2010      	movs	r0, #16
 8004c40:	f7ff ffa2 	bl	8004b88 <malloc>
 8004c44:	4602      	mov	r2, r0
 8004c46:	6268      	str	r0, [r5, #36]	; 0x24
 8004c48:	b920      	cbnz	r0, 8004c54 <_Bfree+0x20>
 8004c4a:	4b09      	ldr	r3, [pc, #36]	; (8004c70 <_Bfree+0x3c>)
 8004c4c:	4809      	ldr	r0, [pc, #36]	; (8004c74 <_Bfree+0x40>)
 8004c4e:	218a      	movs	r1, #138	; 0x8a
 8004c50:	f000 fd54 	bl	80056fc <__assert_func>
 8004c54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004c58:	6006      	str	r6, [r0, #0]
 8004c5a:	60c6      	str	r6, [r0, #12]
 8004c5c:	b13c      	cbz	r4, 8004c6e <_Bfree+0x3a>
 8004c5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c60:	6862      	ldr	r2, [r4, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c68:	6021      	str	r1, [r4, #0]
 8004c6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004c6e:	bd70      	pop	{r4, r5, r6, pc}
 8004c70:	080072e9 	.word	0x080072e9
 8004c74:	08007370 	.word	0x08007370

08004c78 <__multadd>:
 8004c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c7c:	690e      	ldr	r6, [r1, #16]
 8004c7e:	4607      	mov	r7, r0
 8004c80:	4698      	mov	r8, r3
 8004c82:	460c      	mov	r4, r1
 8004c84:	f101 0014 	add.w	r0, r1, #20
 8004c88:	2300      	movs	r3, #0
 8004c8a:	6805      	ldr	r5, [r0, #0]
 8004c8c:	b2a9      	uxth	r1, r5
 8004c8e:	fb02 8101 	mla	r1, r2, r1, r8
 8004c92:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004c96:	0c2d      	lsrs	r5, r5, #16
 8004c98:	fb02 c505 	mla	r5, r2, r5, ip
 8004c9c:	b289      	uxth	r1, r1
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004ca4:	429e      	cmp	r6, r3
 8004ca6:	f840 1b04 	str.w	r1, [r0], #4
 8004caa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004cae:	dcec      	bgt.n	8004c8a <__multadd+0x12>
 8004cb0:	f1b8 0f00 	cmp.w	r8, #0
 8004cb4:	d022      	beq.n	8004cfc <__multadd+0x84>
 8004cb6:	68a3      	ldr	r3, [r4, #8]
 8004cb8:	42b3      	cmp	r3, r6
 8004cba:	dc19      	bgt.n	8004cf0 <__multadd+0x78>
 8004cbc:	6861      	ldr	r1, [r4, #4]
 8004cbe:	4638      	mov	r0, r7
 8004cc0:	3101      	adds	r1, #1
 8004cc2:	f7ff ff77 	bl	8004bb4 <_Balloc>
 8004cc6:	4605      	mov	r5, r0
 8004cc8:	b928      	cbnz	r0, 8004cd6 <__multadd+0x5e>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	4b0d      	ldr	r3, [pc, #52]	; (8004d04 <__multadd+0x8c>)
 8004cce:	480e      	ldr	r0, [pc, #56]	; (8004d08 <__multadd+0x90>)
 8004cd0:	21b5      	movs	r1, #181	; 0xb5
 8004cd2:	f000 fd13 	bl	80056fc <__assert_func>
 8004cd6:	6922      	ldr	r2, [r4, #16]
 8004cd8:	3202      	adds	r2, #2
 8004cda:	f104 010c 	add.w	r1, r4, #12
 8004cde:	0092      	lsls	r2, r2, #2
 8004ce0:	300c      	adds	r0, #12
 8004ce2:	f7ff ff59 	bl	8004b98 <memcpy>
 8004ce6:	4621      	mov	r1, r4
 8004ce8:	4638      	mov	r0, r7
 8004cea:	f7ff ffa3 	bl	8004c34 <_Bfree>
 8004cee:	462c      	mov	r4, r5
 8004cf0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004cf4:	3601      	adds	r6, #1
 8004cf6:	f8c3 8014 	str.w	r8, [r3, #20]
 8004cfa:	6126      	str	r6, [r4, #16]
 8004cfc:	4620      	mov	r0, r4
 8004cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d02:	bf00      	nop
 8004d04:	0800735f 	.word	0x0800735f
 8004d08:	08007370 	.word	0x08007370

08004d0c <__hi0bits>:
 8004d0c:	0c03      	lsrs	r3, r0, #16
 8004d0e:	041b      	lsls	r3, r3, #16
 8004d10:	b9d3      	cbnz	r3, 8004d48 <__hi0bits+0x3c>
 8004d12:	0400      	lsls	r0, r0, #16
 8004d14:	2310      	movs	r3, #16
 8004d16:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004d1a:	bf04      	itt	eq
 8004d1c:	0200      	lsleq	r0, r0, #8
 8004d1e:	3308      	addeq	r3, #8
 8004d20:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004d24:	bf04      	itt	eq
 8004d26:	0100      	lsleq	r0, r0, #4
 8004d28:	3304      	addeq	r3, #4
 8004d2a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004d2e:	bf04      	itt	eq
 8004d30:	0080      	lsleq	r0, r0, #2
 8004d32:	3302      	addeq	r3, #2
 8004d34:	2800      	cmp	r0, #0
 8004d36:	db05      	blt.n	8004d44 <__hi0bits+0x38>
 8004d38:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004d3c:	f103 0301 	add.w	r3, r3, #1
 8004d40:	bf08      	it	eq
 8004d42:	2320      	moveq	r3, #32
 8004d44:	4618      	mov	r0, r3
 8004d46:	4770      	bx	lr
 8004d48:	2300      	movs	r3, #0
 8004d4a:	e7e4      	b.n	8004d16 <__hi0bits+0xa>

08004d4c <__lo0bits>:
 8004d4c:	6803      	ldr	r3, [r0, #0]
 8004d4e:	f013 0207 	ands.w	r2, r3, #7
 8004d52:	4601      	mov	r1, r0
 8004d54:	d00b      	beq.n	8004d6e <__lo0bits+0x22>
 8004d56:	07da      	lsls	r2, r3, #31
 8004d58:	d424      	bmi.n	8004da4 <__lo0bits+0x58>
 8004d5a:	0798      	lsls	r0, r3, #30
 8004d5c:	bf49      	itett	mi
 8004d5e:	085b      	lsrmi	r3, r3, #1
 8004d60:	089b      	lsrpl	r3, r3, #2
 8004d62:	2001      	movmi	r0, #1
 8004d64:	600b      	strmi	r3, [r1, #0]
 8004d66:	bf5c      	itt	pl
 8004d68:	600b      	strpl	r3, [r1, #0]
 8004d6a:	2002      	movpl	r0, #2
 8004d6c:	4770      	bx	lr
 8004d6e:	b298      	uxth	r0, r3
 8004d70:	b9b0      	cbnz	r0, 8004da0 <__lo0bits+0x54>
 8004d72:	0c1b      	lsrs	r3, r3, #16
 8004d74:	2010      	movs	r0, #16
 8004d76:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004d7a:	bf04      	itt	eq
 8004d7c:	0a1b      	lsreq	r3, r3, #8
 8004d7e:	3008      	addeq	r0, #8
 8004d80:	071a      	lsls	r2, r3, #28
 8004d82:	bf04      	itt	eq
 8004d84:	091b      	lsreq	r3, r3, #4
 8004d86:	3004      	addeq	r0, #4
 8004d88:	079a      	lsls	r2, r3, #30
 8004d8a:	bf04      	itt	eq
 8004d8c:	089b      	lsreq	r3, r3, #2
 8004d8e:	3002      	addeq	r0, #2
 8004d90:	07da      	lsls	r2, r3, #31
 8004d92:	d403      	bmi.n	8004d9c <__lo0bits+0x50>
 8004d94:	085b      	lsrs	r3, r3, #1
 8004d96:	f100 0001 	add.w	r0, r0, #1
 8004d9a:	d005      	beq.n	8004da8 <__lo0bits+0x5c>
 8004d9c:	600b      	str	r3, [r1, #0]
 8004d9e:	4770      	bx	lr
 8004da0:	4610      	mov	r0, r2
 8004da2:	e7e8      	b.n	8004d76 <__lo0bits+0x2a>
 8004da4:	2000      	movs	r0, #0
 8004da6:	4770      	bx	lr
 8004da8:	2020      	movs	r0, #32
 8004daa:	4770      	bx	lr

08004dac <__i2b>:
 8004dac:	b510      	push	{r4, lr}
 8004dae:	460c      	mov	r4, r1
 8004db0:	2101      	movs	r1, #1
 8004db2:	f7ff feff 	bl	8004bb4 <_Balloc>
 8004db6:	4602      	mov	r2, r0
 8004db8:	b928      	cbnz	r0, 8004dc6 <__i2b+0x1a>
 8004dba:	4b05      	ldr	r3, [pc, #20]	; (8004dd0 <__i2b+0x24>)
 8004dbc:	4805      	ldr	r0, [pc, #20]	; (8004dd4 <__i2b+0x28>)
 8004dbe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004dc2:	f000 fc9b 	bl	80056fc <__assert_func>
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	6144      	str	r4, [r0, #20]
 8004dca:	6103      	str	r3, [r0, #16]
 8004dcc:	bd10      	pop	{r4, pc}
 8004dce:	bf00      	nop
 8004dd0:	0800735f 	.word	0x0800735f
 8004dd4:	08007370 	.word	0x08007370

08004dd8 <__multiply>:
 8004dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ddc:	4614      	mov	r4, r2
 8004dde:	690a      	ldr	r2, [r1, #16]
 8004de0:	6923      	ldr	r3, [r4, #16]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	bfb8      	it	lt
 8004de6:	460b      	movlt	r3, r1
 8004de8:	460d      	mov	r5, r1
 8004dea:	bfbc      	itt	lt
 8004dec:	4625      	movlt	r5, r4
 8004dee:	461c      	movlt	r4, r3
 8004df0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004df4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004df8:	68ab      	ldr	r3, [r5, #8]
 8004dfa:	6869      	ldr	r1, [r5, #4]
 8004dfc:	eb0a 0709 	add.w	r7, sl, r9
 8004e00:	42bb      	cmp	r3, r7
 8004e02:	b085      	sub	sp, #20
 8004e04:	bfb8      	it	lt
 8004e06:	3101      	addlt	r1, #1
 8004e08:	f7ff fed4 	bl	8004bb4 <_Balloc>
 8004e0c:	b930      	cbnz	r0, 8004e1c <__multiply+0x44>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	4b42      	ldr	r3, [pc, #264]	; (8004f1c <__multiply+0x144>)
 8004e12:	4843      	ldr	r0, [pc, #268]	; (8004f20 <__multiply+0x148>)
 8004e14:	f240 115d 	movw	r1, #349	; 0x15d
 8004e18:	f000 fc70 	bl	80056fc <__assert_func>
 8004e1c:	f100 0614 	add.w	r6, r0, #20
 8004e20:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004e24:	4633      	mov	r3, r6
 8004e26:	2200      	movs	r2, #0
 8004e28:	4543      	cmp	r3, r8
 8004e2a:	d31e      	bcc.n	8004e6a <__multiply+0x92>
 8004e2c:	f105 0c14 	add.w	ip, r5, #20
 8004e30:	f104 0314 	add.w	r3, r4, #20
 8004e34:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004e38:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004e3c:	9202      	str	r2, [sp, #8]
 8004e3e:	ebac 0205 	sub.w	r2, ip, r5
 8004e42:	3a15      	subs	r2, #21
 8004e44:	f022 0203 	bic.w	r2, r2, #3
 8004e48:	3204      	adds	r2, #4
 8004e4a:	f105 0115 	add.w	r1, r5, #21
 8004e4e:	458c      	cmp	ip, r1
 8004e50:	bf38      	it	cc
 8004e52:	2204      	movcc	r2, #4
 8004e54:	9201      	str	r2, [sp, #4]
 8004e56:	9a02      	ldr	r2, [sp, #8]
 8004e58:	9303      	str	r3, [sp, #12]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d808      	bhi.n	8004e70 <__multiply+0x98>
 8004e5e:	2f00      	cmp	r7, #0
 8004e60:	dc55      	bgt.n	8004f0e <__multiply+0x136>
 8004e62:	6107      	str	r7, [r0, #16]
 8004e64:	b005      	add	sp, #20
 8004e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e6a:	f843 2b04 	str.w	r2, [r3], #4
 8004e6e:	e7db      	b.n	8004e28 <__multiply+0x50>
 8004e70:	f8b3 a000 	ldrh.w	sl, [r3]
 8004e74:	f1ba 0f00 	cmp.w	sl, #0
 8004e78:	d020      	beq.n	8004ebc <__multiply+0xe4>
 8004e7a:	f105 0e14 	add.w	lr, r5, #20
 8004e7e:	46b1      	mov	r9, r6
 8004e80:	2200      	movs	r2, #0
 8004e82:	f85e 4b04 	ldr.w	r4, [lr], #4
 8004e86:	f8d9 b000 	ldr.w	fp, [r9]
 8004e8a:	b2a1      	uxth	r1, r4
 8004e8c:	fa1f fb8b 	uxth.w	fp, fp
 8004e90:	fb0a b101 	mla	r1, sl, r1, fp
 8004e94:	4411      	add	r1, r2
 8004e96:	f8d9 2000 	ldr.w	r2, [r9]
 8004e9a:	0c24      	lsrs	r4, r4, #16
 8004e9c:	0c12      	lsrs	r2, r2, #16
 8004e9e:	fb0a 2404 	mla	r4, sl, r4, r2
 8004ea2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8004ea6:	b289      	uxth	r1, r1
 8004ea8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004eac:	45f4      	cmp	ip, lr
 8004eae:	f849 1b04 	str.w	r1, [r9], #4
 8004eb2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8004eb6:	d8e4      	bhi.n	8004e82 <__multiply+0xaa>
 8004eb8:	9901      	ldr	r1, [sp, #4]
 8004eba:	5072      	str	r2, [r6, r1]
 8004ebc:	9a03      	ldr	r2, [sp, #12]
 8004ebe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004ec2:	3304      	adds	r3, #4
 8004ec4:	f1b9 0f00 	cmp.w	r9, #0
 8004ec8:	d01f      	beq.n	8004f0a <__multiply+0x132>
 8004eca:	6834      	ldr	r4, [r6, #0]
 8004ecc:	f105 0114 	add.w	r1, r5, #20
 8004ed0:	46b6      	mov	lr, r6
 8004ed2:	f04f 0a00 	mov.w	sl, #0
 8004ed6:	880a      	ldrh	r2, [r1, #0]
 8004ed8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004edc:	fb09 b202 	mla	r2, r9, r2, fp
 8004ee0:	4492      	add	sl, r2
 8004ee2:	b2a4      	uxth	r4, r4
 8004ee4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004ee8:	f84e 4b04 	str.w	r4, [lr], #4
 8004eec:	f851 4b04 	ldr.w	r4, [r1], #4
 8004ef0:	f8be 2000 	ldrh.w	r2, [lr]
 8004ef4:	0c24      	lsrs	r4, r4, #16
 8004ef6:	fb09 2404 	mla	r4, r9, r4, r2
 8004efa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8004efe:	458c      	cmp	ip, r1
 8004f00:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004f04:	d8e7      	bhi.n	8004ed6 <__multiply+0xfe>
 8004f06:	9a01      	ldr	r2, [sp, #4]
 8004f08:	50b4      	str	r4, [r6, r2]
 8004f0a:	3604      	adds	r6, #4
 8004f0c:	e7a3      	b.n	8004e56 <__multiply+0x7e>
 8004f0e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d1a5      	bne.n	8004e62 <__multiply+0x8a>
 8004f16:	3f01      	subs	r7, #1
 8004f18:	e7a1      	b.n	8004e5e <__multiply+0x86>
 8004f1a:	bf00      	nop
 8004f1c:	0800735f 	.word	0x0800735f
 8004f20:	08007370 	.word	0x08007370

08004f24 <__pow5mult>:
 8004f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f28:	4615      	mov	r5, r2
 8004f2a:	f012 0203 	ands.w	r2, r2, #3
 8004f2e:	4606      	mov	r6, r0
 8004f30:	460f      	mov	r7, r1
 8004f32:	d007      	beq.n	8004f44 <__pow5mult+0x20>
 8004f34:	4c25      	ldr	r4, [pc, #148]	; (8004fcc <__pow5mult+0xa8>)
 8004f36:	3a01      	subs	r2, #1
 8004f38:	2300      	movs	r3, #0
 8004f3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004f3e:	f7ff fe9b 	bl	8004c78 <__multadd>
 8004f42:	4607      	mov	r7, r0
 8004f44:	10ad      	asrs	r5, r5, #2
 8004f46:	d03d      	beq.n	8004fc4 <__pow5mult+0xa0>
 8004f48:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004f4a:	b97c      	cbnz	r4, 8004f6c <__pow5mult+0x48>
 8004f4c:	2010      	movs	r0, #16
 8004f4e:	f7ff fe1b 	bl	8004b88 <malloc>
 8004f52:	4602      	mov	r2, r0
 8004f54:	6270      	str	r0, [r6, #36]	; 0x24
 8004f56:	b928      	cbnz	r0, 8004f64 <__pow5mult+0x40>
 8004f58:	4b1d      	ldr	r3, [pc, #116]	; (8004fd0 <__pow5mult+0xac>)
 8004f5a:	481e      	ldr	r0, [pc, #120]	; (8004fd4 <__pow5mult+0xb0>)
 8004f5c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004f60:	f000 fbcc 	bl	80056fc <__assert_func>
 8004f64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004f68:	6004      	str	r4, [r0, #0]
 8004f6a:	60c4      	str	r4, [r0, #12]
 8004f6c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004f70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004f74:	b94c      	cbnz	r4, 8004f8a <__pow5mult+0x66>
 8004f76:	f240 2171 	movw	r1, #625	; 0x271
 8004f7a:	4630      	mov	r0, r6
 8004f7c:	f7ff ff16 	bl	8004dac <__i2b>
 8004f80:	2300      	movs	r3, #0
 8004f82:	f8c8 0008 	str.w	r0, [r8, #8]
 8004f86:	4604      	mov	r4, r0
 8004f88:	6003      	str	r3, [r0, #0]
 8004f8a:	f04f 0900 	mov.w	r9, #0
 8004f8e:	07eb      	lsls	r3, r5, #31
 8004f90:	d50a      	bpl.n	8004fa8 <__pow5mult+0x84>
 8004f92:	4639      	mov	r1, r7
 8004f94:	4622      	mov	r2, r4
 8004f96:	4630      	mov	r0, r6
 8004f98:	f7ff ff1e 	bl	8004dd8 <__multiply>
 8004f9c:	4639      	mov	r1, r7
 8004f9e:	4680      	mov	r8, r0
 8004fa0:	4630      	mov	r0, r6
 8004fa2:	f7ff fe47 	bl	8004c34 <_Bfree>
 8004fa6:	4647      	mov	r7, r8
 8004fa8:	106d      	asrs	r5, r5, #1
 8004faa:	d00b      	beq.n	8004fc4 <__pow5mult+0xa0>
 8004fac:	6820      	ldr	r0, [r4, #0]
 8004fae:	b938      	cbnz	r0, 8004fc0 <__pow5mult+0x9c>
 8004fb0:	4622      	mov	r2, r4
 8004fb2:	4621      	mov	r1, r4
 8004fb4:	4630      	mov	r0, r6
 8004fb6:	f7ff ff0f 	bl	8004dd8 <__multiply>
 8004fba:	6020      	str	r0, [r4, #0]
 8004fbc:	f8c0 9000 	str.w	r9, [r0]
 8004fc0:	4604      	mov	r4, r0
 8004fc2:	e7e4      	b.n	8004f8e <__pow5mult+0x6a>
 8004fc4:	4638      	mov	r0, r7
 8004fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fca:	bf00      	nop
 8004fcc:	080074c0 	.word	0x080074c0
 8004fd0:	080072e9 	.word	0x080072e9
 8004fd4:	08007370 	.word	0x08007370

08004fd8 <__lshift>:
 8004fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fdc:	460c      	mov	r4, r1
 8004fde:	6849      	ldr	r1, [r1, #4]
 8004fe0:	6923      	ldr	r3, [r4, #16]
 8004fe2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004fe6:	68a3      	ldr	r3, [r4, #8]
 8004fe8:	4607      	mov	r7, r0
 8004fea:	4691      	mov	r9, r2
 8004fec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004ff0:	f108 0601 	add.w	r6, r8, #1
 8004ff4:	42b3      	cmp	r3, r6
 8004ff6:	db0b      	blt.n	8005010 <__lshift+0x38>
 8004ff8:	4638      	mov	r0, r7
 8004ffa:	f7ff fddb 	bl	8004bb4 <_Balloc>
 8004ffe:	4605      	mov	r5, r0
 8005000:	b948      	cbnz	r0, 8005016 <__lshift+0x3e>
 8005002:	4602      	mov	r2, r0
 8005004:	4b28      	ldr	r3, [pc, #160]	; (80050a8 <__lshift+0xd0>)
 8005006:	4829      	ldr	r0, [pc, #164]	; (80050ac <__lshift+0xd4>)
 8005008:	f240 11d9 	movw	r1, #473	; 0x1d9
 800500c:	f000 fb76 	bl	80056fc <__assert_func>
 8005010:	3101      	adds	r1, #1
 8005012:	005b      	lsls	r3, r3, #1
 8005014:	e7ee      	b.n	8004ff4 <__lshift+0x1c>
 8005016:	2300      	movs	r3, #0
 8005018:	f100 0114 	add.w	r1, r0, #20
 800501c:	f100 0210 	add.w	r2, r0, #16
 8005020:	4618      	mov	r0, r3
 8005022:	4553      	cmp	r3, sl
 8005024:	db33      	blt.n	800508e <__lshift+0xb6>
 8005026:	6920      	ldr	r0, [r4, #16]
 8005028:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800502c:	f104 0314 	add.w	r3, r4, #20
 8005030:	f019 091f 	ands.w	r9, r9, #31
 8005034:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005038:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800503c:	d02b      	beq.n	8005096 <__lshift+0xbe>
 800503e:	f1c9 0e20 	rsb	lr, r9, #32
 8005042:	468a      	mov	sl, r1
 8005044:	2200      	movs	r2, #0
 8005046:	6818      	ldr	r0, [r3, #0]
 8005048:	fa00 f009 	lsl.w	r0, r0, r9
 800504c:	4302      	orrs	r2, r0
 800504e:	f84a 2b04 	str.w	r2, [sl], #4
 8005052:	f853 2b04 	ldr.w	r2, [r3], #4
 8005056:	459c      	cmp	ip, r3
 8005058:	fa22 f20e 	lsr.w	r2, r2, lr
 800505c:	d8f3      	bhi.n	8005046 <__lshift+0x6e>
 800505e:	ebac 0304 	sub.w	r3, ip, r4
 8005062:	3b15      	subs	r3, #21
 8005064:	f023 0303 	bic.w	r3, r3, #3
 8005068:	3304      	adds	r3, #4
 800506a:	f104 0015 	add.w	r0, r4, #21
 800506e:	4584      	cmp	ip, r0
 8005070:	bf38      	it	cc
 8005072:	2304      	movcc	r3, #4
 8005074:	50ca      	str	r2, [r1, r3]
 8005076:	b10a      	cbz	r2, 800507c <__lshift+0xa4>
 8005078:	f108 0602 	add.w	r6, r8, #2
 800507c:	3e01      	subs	r6, #1
 800507e:	4638      	mov	r0, r7
 8005080:	612e      	str	r6, [r5, #16]
 8005082:	4621      	mov	r1, r4
 8005084:	f7ff fdd6 	bl	8004c34 <_Bfree>
 8005088:	4628      	mov	r0, r5
 800508a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800508e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005092:	3301      	adds	r3, #1
 8005094:	e7c5      	b.n	8005022 <__lshift+0x4a>
 8005096:	3904      	subs	r1, #4
 8005098:	f853 2b04 	ldr.w	r2, [r3], #4
 800509c:	f841 2f04 	str.w	r2, [r1, #4]!
 80050a0:	459c      	cmp	ip, r3
 80050a2:	d8f9      	bhi.n	8005098 <__lshift+0xc0>
 80050a4:	e7ea      	b.n	800507c <__lshift+0xa4>
 80050a6:	bf00      	nop
 80050a8:	0800735f 	.word	0x0800735f
 80050ac:	08007370 	.word	0x08007370

080050b0 <__mcmp>:
 80050b0:	b530      	push	{r4, r5, lr}
 80050b2:	6902      	ldr	r2, [r0, #16]
 80050b4:	690c      	ldr	r4, [r1, #16]
 80050b6:	1b12      	subs	r2, r2, r4
 80050b8:	d10e      	bne.n	80050d8 <__mcmp+0x28>
 80050ba:	f100 0314 	add.w	r3, r0, #20
 80050be:	3114      	adds	r1, #20
 80050c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80050c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80050c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80050cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80050d0:	42a5      	cmp	r5, r4
 80050d2:	d003      	beq.n	80050dc <__mcmp+0x2c>
 80050d4:	d305      	bcc.n	80050e2 <__mcmp+0x32>
 80050d6:	2201      	movs	r2, #1
 80050d8:	4610      	mov	r0, r2
 80050da:	bd30      	pop	{r4, r5, pc}
 80050dc:	4283      	cmp	r3, r0
 80050de:	d3f3      	bcc.n	80050c8 <__mcmp+0x18>
 80050e0:	e7fa      	b.n	80050d8 <__mcmp+0x28>
 80050e2:	f04f 32ff 	mov.w	r2, #4294967295
 80050e6:	e7f7      	b.n	80050d8 <__mcmp+0x28>

080050e8 <__mdiff>:
 80050e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050ec:	460c      	mov	r4, r1
 80050ee:	4606      	mov	r6, r0
 80050f0:	4611      	mov	r1, r2
 80050f2:	4620      	mov	r0, r4
 80050f4:	4617      	mov	r7, r2
 80050f6:	f7ff ffdb 	bl	80050b0 <__mcmp>
 80050fa:	1e05      	subs	r5, r0, #0
 80050fc:	d110      	bne.n	8005120 <__mdiff+0x38>
 80050fe:	4629      	mov	r1, r5
 8005100:	4630      	mov	r0, r6
 8005102:	f7ff fd57 	bl	8004bb4 <_Balloc>
 8005106:	b930      	cbnz	r0, 8005116 <__mdiff+0x2e>
 8005108:	4b39      	ldr	r3, [pc, #228]	; (80051f0 <__mdiff+0x108>)
 800510a:	4602      	mov	r2, r0
 800510c:	f240 2132 	movw	r1, #562	; 0x232
 8005110:	4838      	ldr	r0, [pc, #224]	; (80051f4 <__mdiff+0x10c>)
 8005112:	f000 faf3 	bl	80056fc <__assert_func>
 8005116:	2301      	movs	r3, #1
 8005118:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800511c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005120:	bfa4      	itt	ge
 8005122:	463b      	movge	r3, r7
 8005124:	4627      	movge	r7, r4
 8005126:	4630      	mov	r0, r6
 8005128:	6879      	ldr	r1, [r7, #4]
 800512a:	bfa6      	itte	ge
 800512c:	461c      	movge	r4, r3
 800512e:	2500      	movge	r5, #0
 8005130:	2501      	movlt	r5, #1
 8005132:	f7ff fd3f 	bl	8004bb4 <_Balloc>
 8005136:	b920      	cbnz	r0, 8005142 <__mdiff+0x5a>
 8005138:	4b2d      	ldr	r3, [pc, #180]	; (80051f0 <__mdiff+0x108>)
 800513a:	4602      	mov	r2, r0
 800513c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005140:	e7e6      	b.n	8005110 <__mdiff+0x28>
 8005142:	693e      	ldr	r6, [r7, #16]
 8005144:	60c5      	str	r5, [r0, #12]
 8005146:	6925      	ldr	r5, [r4, #16]
 8005148:	f107 0114 	add.w	r1, r7, #20
 800514c:	f104 0914 	add.w	r9, r4, #20
 8005150:	f100 0e14 	add.w	lr, r0, #20
 8005154:	f107 0210 	add.w	r2, r7, #16
 8005158:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800515c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8005160:	46f2      	mov	sl, lr
 8005162:	2700      	movs	r7, #0
 8005164:	f859 3b04 	ldr.w	r3, [r9], #4
 8005168:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800516c:	fa1f f883 	uxth.w	r8, r3
 8005170:	fa17 f78b 	uxtah	r7, r7, fp
 8005174:	0c1b      	lsrs	r3, r3, #16
 8005176:	eba7 0808 	sub.w	r8, r7, r8
 800517a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800517e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005182:	fa1f f888 	uxth.w	r8, r8
 8005186:	141f      	asrs	r7, r3, #16
 8005188:	454d      	cmp	r5, r9
 800518a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800518e:	f84a 3b04 	str.w	r3, [sl], #4
 8005192:	d8e7      	bhi.n	8005164 <__mdiff+0x7c>
 8005194:	1b2b      	subs	r3, r5, r4
 8005196:	3b15      	subs	r3, #21
 8005198:	f023 0303 	bic.w	r3, r3, #3
 800519c:	3304      	adds	r3, #4
 800519e:	3415      	adds	r4, #21
 80051a0:	42a5      	cmp	r5, r4
 80051a2:	bf38      	it	cc
 80051a4:	2304      	movcc	r3, #4
 80051a6:	4419      	add	r1, r3
 80051a8:	4473      	add	r3, lr
 80051aa:	469e      	mov	lr, r3
 80051ac:	460d      	mov	r5, r1
 80051ae:	4565      	cmp	r5, ip
 80051b0:	d30e      	bcc.n	80051d0 <__mdiff+0xe8>
 80051b2:	f10c 0203 	add.w	r2, ip, #3
 80051b6:	1a52      	subs	r2, r2, r1
 80051b8:	f022 0203 	bic.w	r2, r2, #3
 80051bc:	3903      	subs	r1, #3
 80051be:	458c      	cmp	ip, r1
 80051c0:	bf38      	it	cc
 80051c2:	2200      	movcc	r2, #0
 80051c4:	441a      	add	r2, r3
 80051c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80051ca:	b17b      	cbz	r3, 80051ec <__mdiff+0x104>
 80051cc:	6106      	str	r6, [r0, #16]
 80051ce:	e7a5      	b.n	800511c <__mdiff+0x34>
 80051d0:	f855 8b04 	ldr.w	r8, [r5], #4
 80051d4:	fa17 f488 	uxtah	r4, r7, r8
 80051d8:	1422      	asrs	r2, r4, #16
 80051da:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80051de:	b2a4      	uxth	r4, r4
 80051e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80051e4:	f84e 4b04 	str.w	r4, [lr], #4
 80051e8:	1417      	asrs	r7, r2, #16
 80051ea:	e7e0      	b.n	80051ae <__mdiff+0xc6>
 80051ec:	3e01      	subs	r6, #1
 80051ee:	e7ea      	b.n	80051c6 <__mdiff+0xde>
 80051f0:	0800735f 	.word	0x0800735f
 80051f4:	08007370 	.word	0x08007370

080051f8 <__d2b>:
 80051f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80051fc:	4689      	mov	r9, r1
 80051fe:	2101      	movs	r1, #1
 8005200:	ec57 6b10 	vmov	r6, r7, d0
 8005204:	4690      	mov	r8, r2
 8005206:	f7ff fcd5 	bl	8004bb4 <_Balloc>
 800520a:	4604      	mov	r4, r0
 800520c:	b930      	cbnz	r0, 800521c <__d2b+0x24>
 800520e:	4602      	mov	r2, r0
 8005210:	4b25      	ldr	r3, [pc, #148]	; (80052a8 <__d2b+0xb0>)
 8005212:	4826      	ldr	r0, [pc, #152]	; (80052ac <__d2b+0xb4>)
 8005214:	f240 310a 	movw	r1, #778	; 0x30a
 8005218:	f000 fa70 	bl	80056fc <__assert_func>
 800521c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005220:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005224:	bb35      	cbnz	r5, 8005274 <__d2b+0x7c>
 8005226:	2e00      	cmp	r6, #0
 8005228:	9301      	str	r3, [sp, #4]
 800522a:	d028      	beq.n	800527e <__d2b+0x86>
 800522c:	4668      	mov	r0, sp
 800522e:	9600      	str	r6, [sp, #0]
 8005230:	f7ff fd8c 	bl	8004d4c <__lo0bits>
 8005234:	9900      	ldr	r1, [sp, #0]
 8005236:	b300      	cbz	r0, 800527a <__d2b+0x82>
 8005238:	9a01      	ldr	r2, [sp, #4]
 800523a:	f1c0 0320 	rsb	r3, r0, #32
 800523e:	fa02 f303 	lsl.w	r3, r2, r3
 8005242:	430b      	orrs	r3, r1
 8005244:	40c2      	lsrs	r2, r0
 8005246:	6163      	str	r3, [r4, #20]
 8005248:	9201      	str	r2, [sp, #4]
 800524a:	9b01      	ldr	r3, [sp, #4]
 800524c:	61a3      	str	r3, [r4, #24]
 800524e:	2b00      	cmp	r3, #0
 8005250:	bf14      	ite	ne
 8005252:	2202      	movne	r2, #2
 8005254:	2201      	moveq	r2, #1
 8005256:	6122      	str	r2, [r4, #16]
 8005258:	b1d5      	cbz	r5, 8005290 <__d2b+0x98>
 800525a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800525e:	4405      	add	r5, r0
 8005260:	f8c9 5000 	str.w	r5, [r9]
 8005264:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005268:	f8c8 0000 	str.w	r0, [r8]
 800526c:	4620      	mov	r0, r4
 800526e:	b003      	add	sp, #12
 8005270:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005274:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005278:	e7d5      	b.n	8005226 <__d2b+0x2e>
 800527a:	6161      	str	r1, [r4, #20]
 800527c:	e7e5      	b.n	800524a <__d2b+0x52>
 800527e:	a801      	add	r0, sp, #4
 8005280:	f7ff fd64 	bl	8004d4c <__lo0bits>
 8005284:	9b01      	ldr	r3, [sp, #4]
 8005286:	6163      	str	r3, [r4, #20]
 8005288:	2201      	movs	r2, #1
 800528a:	6122      	str	r2, [r4, #16]
 800528c:	3020      	adds	r0, #32
 800528e:	e7e3      	b.n	8005258 <__d2b+0x60>
 8005290:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005294:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005298:	f8c9 0000 	str.w	r0, [r9]
 800529c:	6918      	ldr	r0, [r3, #16]
 800529e:	f7ff fd35 	bl	8004d0c <__hi0bits>
 80052a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80052a6:	e7df      	b.n	8005268 <__d2b+0x70>
 80052a8:	0800735f 	.word	0x0800735f
 80052ac:	08007370 	.word	0x08007370

080052b0 <_calloc_r>:
 80052b0:	b513      	push	{r0, r1, r4, lr}
 80052b2:	434a      	muls	r2, r1
 80052b4:	4611      	mov	r1, r2
 80052b6:	9201      	str	r2, [sp, #4]
 80052b8:	f000 f85a 	bl	8005370 <_malloc_r>
 80052bc:	4604      	mov	r4, r0
 80052be:	b118      	cbz	r0, 80052c8 <_calloc_r+0x18>
 80052c0:	9a01      	ldr	r2, [sp, #4]
 80052c2:	2100      	movs	r1, #0
 80052c4:	f7fe f952 	bl	800356c <memset>
 80052c8:	4620      	mov	r0, r4
 80052ca:	b002      	add	sp, #8
 80052cc:	bd10      	pop	{r4, pc}
	...

080052d0 <_free_r>:
 80052d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052d2:	2900      	cmp	r1, #0
 80052d4:	d048      	beq.n	8005368 <_free_r+0x98>
 80052d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052da:	9001      	str	r0, [sp, #4]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f1a1 0404 	sub.w	r4, r1, #4
 80052e2:	bfb8      	it	lt
 80052e4:	18e4      	addlt	r4, r4, r3
 80052e6:	f000 fa65 	bl	80057b4 <__malloc_lock>
 80052ea:	4a20      	ldr	r2, [pc, #128]	; (800536c <_free_r+0x9c>)
 80052ec:	9801      	ldr	r0, [sp, #4]
 80052ee:	6813      	ldr	r3, [r2, #0]
 80052f0:	4615      	mov	r5, r2
 80052f2:	b933      	cbnz	r3, 8005302 <_free_r+0x32>
 80052f4:	6063      	str	r3, [r4, #4]
 80052f6:	6014      	str	r4, [r2, #0]
 80052f8:	b003      	add	sp, #12
 80052fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052fe:	f000 ba5f 	b.w	80057c0 <__malloc_unlock>
 8005302:	42a3      	cmp	r3, r4
 8005304:	d90b      	bls.n	800531e <_free_r+0x4e>
 8005306:	6821      	ldr	r1, [r4, #0]
 8005308:	1862      	adds	r2, r4, r1
 800530a:	4293      	cmp	r3, r2
 800530c:	bf04      	itt	eq
 800530e:	681a      	ldreq	r2, [r3, #0]
 8005310:	685b      	ldreq	r3, [r3, #4]
 8005312:	6063      	str	r3, [r4, #4]
 8005314:	bf04      	itt	eq
 8005316:	1852      	addeq	r2, r2, r1
 8005318:	6022      	streq	r2, [r4, #0]
 800531a:	602c      	str	r4, [r5, #0]
 800531c:	e7ec      	b.n	80052f8 <_free_r+0x28>
 800531e:	461a      	mov	r2, r3
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	b10b      	cbz	r3, 8005328 <_free_r+0x58>
 8005324:	42a3      	cmp	r3, r4
 8005326:	d9fa      	bls.n	800531e <_free_r+0x4e>
 8005328:	6811      	ldr	r1, [r2, #0]
 800532a:	1855      	adds	r5, r2, r1
 800532c:	42a5      	cmp	r5, r4
 800532e:	d10b      	bne.n	8005348 <_free_r+0x78>
 8005330:	6824      	ldr	r4, [r4, #0]
 8005332:	4421      	add	r1, r4
 8005334:	1854      	adds	r4, r2, r1
 8005336:	42a3      	cmp	r3, r4
 8005338:	6011      	str	r1, [r2, #0]
 800533a:	d1dd      	bne.n	80052f8 <_free_r+0x28>
 800533c:	681c      	ldr	r4, [r3, #0]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	6053      	str	r3, [r2, #4]
 8005342:	4421      	add	r1, r4
 8005344:	6011      	str	r1, [r2, #0]
 8005346:	e7d7      	b.n	80052f8 <_free_r+0x28>
 8005348:	d902      	bls.n	8005350 <_free_r+0x80>
 800534a:	230c      	movs	r3, #12
 800534c:	6003      	str	r3, [r0, #0]
 800534e:	e7d3      	b.n	80052f8 <_free_r+0x28>
 8005350:	6825      	ldr	r5, [r4, #0]
 8005352:	1961      	adds	r1, r4, r5
 8005354:	428b      	cmp	r3, r1
 8005356:	bf04      	itt	eq
 8005358:	6819      	ldreq	r1, [r3, #0]
 800535a:	685b      	ldreq	r3, [r3, #4]
 800535c:	6063      	str	r3, [r4, #4]
 800535e:	bf04      	itt	eq
 8005360:	1949      	addeq	r1, r1, r5
 8005362:	6021      	streq	r1, [r4, #0]
 8005364:	6054      	str	r4, [r2, #4]
 8005366:	e7c7      	b.n	80052f8 <_free_r+0x28>
 8005368:	b003      	add	sp, #12
 800536a:	bd30      	pop	{r4, r5, pc}
 800536c:	20000230 	.word	0x20000230

08005370 <_malloc_r>:
 8005370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005372:	1ccd      	adds	r5, r1, #3
 8005374:	f025 0503 	bic.w	r5, r5, #3
 8005378:	3508      	adds	r5, #8
 800537a:	2d0c      	cmp	r5, #12
 800537c:	bf38      	it	cc
 800537e:	250c      	movcc	r5, #12
 8005380:	2d00      	cmp	r5, #0
 8005382:	4606      	mov	r6, r0
 8005384:	db01      	blt.n	800538a <_malloc_r+0x1a>
 8005386:	42a9      	cmp	r1, r5
 8005388:	d903      	bls.n	8005392 <_malloc_r+0x22>
 800538a:	230c      	movs	r3, #12
 800538c:	6033      	str	r3, [r6, #0]
 800538e:	2000      	movs	r0, #0
 8005390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005392:	f000 fa0f 	bl	80057b4 <__malloc_lock>
 8005396:	4921      	ldr	r1, [pc, #132]	; (800541c <_malloc_r+0xac>)
 8005398:	680a      	ldr	r2, [r1, #0]
 800539a:	4614      	mov	r4, r2
 800539c:	b99c      	cbnz	r4, 80053c6 <_malloc_r+0x56>
 800539e:	4f20      	ldr	r7, [pc, #128]	; (8005420 <_malloc_r+0xb0>)
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	b923      	cbnz	r3, 80053ae <_malloc_r+0x3e>
 80053a4:	4621      	mov	r1, r4
 80053a6:	4630      	mov	r0, r6
 80053a8:	f000 f998 	bl	80056dc <_sbrk_r>
 80053ac:	6038      	str	r0, [r7, #0]
 80053ae:	4629      	mov	r1, r5
 80053b0:	4630      	mov	r0, r6
 80053b2:	f000 f993 	bl	80056dc <_sbrk_r>
 80053b6:	1c43      	adds	r3, r0, #1
 80053b8:	d123      	bne.n	8005402 <_malloc_r+0x92>
 80053ba:	230c      	movs	r3, #12
 80053bc:	6033      	str	r3, [r6, #0]
 80053be:	4630      	mov	r0, r6
 80053c0:	f000 f9fe 	bl	80057c0 <__malloc_unlock>
 80053c4:	e7e3      	b.n	800538e <_malloc_r+0x1e>
 80053c6:	6823      	ldr	r3, [r4, #0]
 80053c8:	1b5b      	subs	r3, r3, r5
 80053ca:	d417      	bmi.n	80053fc <_malloc_r+0x8c>
 80053cc:	2b0b      	cmp	r3, #11
 80053ce:	d903      	bls.n	80053d8 <_malloc_r+0x68>
 80053d0:	6023      	str	r3, [r4, #0]
 80053d2:	441c      	add	r4, r3
 80053d4:	6025      	str	r5, [r4, #0]
 80053d6:	e004      	b.n	80053e2 <_malloc_r+0x72>
 80053d8:	6863      	ldr	r3, [r4, #4]
 80053da:	42a2      	cmp	r2, r4
 80053dc:	bf0c      	ite	eq
 80053de:	600b      	streq	r3, [r1, #0]
 80053e0:	6053      	strne	r3, [r2, #4]
 80053e2:	4630      	mov	r0, r6
 80053e4:	f000 f9ec 	bl	80057c0 <__malloc_unlock>
 80053e8:	f104 000b 	add.w	r0, r4, #11
 80053ec:	1d23      	adds	r3, r4, #4
 80053ee:	f020 0007 	bic.w	r0, r0, #7
 80053f2:	1ac2      	subs	r2, r0, r3
 80053f4:	d0cc      	beq.n	8005390 <_malloc_r+0x20>
 80053f6:	1a1b      	subs	r3, r3, r0
 80053f8:	50a3      	str	r3, [r4, r2]
 80053fa:	e7c9      	b.n	8005390 <_malloc_r+0x20>
 80053fc:	4622      	mov	r2, r4
 80053fe:	6864      	ldr	r4, [r4, #4]
 8005400:	e7cc      	b.n	800539c <_malloc_r+0x2c>
 8005402:	1cc4      	adds	r4, r0, #3
 8005404:	f024 0403 	bic.w	r4, r4, #3
 8005408:	42a0      	cmp	r0, r4
 800540a:	d0e3      	beq.n	80053d4 <_malloc_r+0x64>
 800540c:	1a21      	subs	r1, r4, r0
 800540e:	4630      	mov	r0, r6
 8005410:	f000 f964 	bl	80056dc <_sbrk_r>
 8005414:	3001      	adds	r0, #1
 8005416:	d1dd      	bne.n	80053d4 <_malloc_r+0x64>
 8005418:	e7cf      	b.n	80053ba <_malloc_r+0x4a>
 800541a:	bf00      	nop
 800541c:	20000230 	.word	0x20000230
 8005420:	20000234 	.word	0x20000234

08005424 <__ssputs_r>:
 8005424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005428:	688e      	ldr	r6, [r1, #8]
 800542a:	429e      	cmp	r6, r3
 800542c:	4682      	mov	sl, r0
 800542e:	460c      	mov	r4, r1
 8005430:	4690      	mov	r8, r2
 8005432:	461f      	mov	r7, r3
 8005434:	d838      	bhi.n	80054a8 <__ssputs_r+0x84>
 8005436:	898a      	ldrh	r2, [r1, #12]
 8005438:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800543c:	d032      	beq.n	80054a4 <__ssputs_r+0x80>
 800543e:	6825      	ldr	r5, [r4, #0]
 8005440:	6909      	ldr	r1, [r1, #16]
 8005442:	eba5 0901 	sub.w	r9, r5, r1
 8005446:	6965      	ldr	r5, [r4, #20]
 8005448:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800544c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005450:	3301      	adds	r3, #1
 8005452:	444b      	add	r3, r9
 8005454:	106d      	asrs	r5, r5, #1
 8005456:	429d      	cmp	r5, r3
 8005458:	bf38      	it	cc
 800545a:	461d      	movcc	r5, r3
 800545c:	0553      	lsls	r3, r2, #21
 800545e:	d531      	bpl.n	80054c4 <__ssputs_r+0xa0>
 8005460:	4629      	mov	r1, r5
 8005462:	f7ff ff85 	bl	8005370 <_malloc_r>
 8005466:	4606      	mov	r6, r0
 8005468:	b950      	cbnz	r0, 8005480 <__ssputs_r+0x5c>
 800546a:	230c      	movs	r3, #12
 800546c:	f8ca 3000 	str.w	r3, [sl]
 8005470:	89a3      	ldrh	r3, [r4, #12]
 8005472:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005476:	81a3      	strh	r3, [r4, #12]
 8005478:	f04f 30ff 	mov.w	r0, #4294967295
 800547c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005480:	6921      	ldr	r1, [r4, #16]
 8005482:	464a      	mov	r2, r9
 8005484:	f7ff fb88 	bl	8004b98 <memcpy>
 8005488:	89a3      	ldrh	r3, [r4, #12]
 800548a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800548e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005492:	81a3      	strh	r3, [r4, #12]
 8005494:	6126      	str	r6, [r4, #16]
 8005496:	6165      	str	r5, [r4, #20]
 8005498:	444e      	add	r6, r9
 800549a:	eba5 0509 	sub.w	r5, r5, r9
 800549e:	6026      	str	r6, [r4, #0]
 80054a0:	60a5      	str	r5, [r4, #8]
 80054a2:	463e      	mov	r6, r7
 80054a4:	42be      	cmp	r6, r7
 80054a6:	d900      	bls.n	80054aa <__ssputs_r+0x86>
 80054a8:	463e      	mov	r6, r7
 80054aa:	4632      	mov	r2, r6
 80054ac:	6820      	ldr	r0, [r4, #0]
 80054ae:	4641      	mov	r1, r8
 80054b0:	f000 f966 	bl	8005780 <memmove>
 80054b4:	68a3      	ldr	r3, [r4, #8]
 80054b6:	6822      	ldr	r2, [r4, #0]
 80054b8:	1b9b      	subs	r3, r3, r6
 80054ba:	4432      	add	r2, r6
 80054bc:	60a3      	str	r3, [r4, #8]
 80054be:	6022      	str	r2, [r4, #0]
 80054c0:	2000      	movs	r0, #0
 80054c2:	e7db      	b.n	800547c <__ssputs_r+0x58>
 80054c4:	462a      	mov	r2, r5
 80054c6:	f000 f981 	bl	80057cc <_realloc_r>
 80054ca:	4606      	mov	r6, r0
 80054cc:	2800      	cmp	r0, #0
 80054ce:	d1e1      	bne.n	8005494 <__ssputs_r+0x70>
 80054d0:	6921      	ldr	r1, [r4, #16]
 80054d2:	4650      	mov	r0, sl
 80054d4:	f7ff fefc 	bl	80052d0 <_free_r>
 80054d8:	e7c7      	b.n	800546a <__ssputs_r+0x46>
	...

080054dc <_svfiprintf_r>:
 80054dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054e0:	4698      	mov	r8, r3
 80054e2:	898b      	ldrh	r3, [r1, #12]
 80054e4:	061b      	lsls	r3, r3, #24
 80054e6:	b09d      	sub	sp, #116	; 0x74
 80054e8:	4607      	mov	r7, r0
 80054ea:	460d      	mov	r5, r1
 80054ec:	4614      	mov	r4, r2
 80054ee:	d50e      	bpl.n	800550e <_svfiprintf_r+0x32>
 80054f0:	690b      	ldr	r3, [r1, #16]
 80054f2:	b963      	cbnz	r3, 800550e <_svfiprintf_r+0x32>
 80054f4:	2140      	movs	r1, #64	; 0x40
 80054f6:	f7ff ff3b 	bl	8005370 <_malloc_r>
 80054fa:	6028      	str	r0, [r5, #0]
 80054fc:	6128      	str	r0, [r5, #16]
 80054fe:	b920      	cbnz	r0, 800550a <_svfiprintf_r+0x2e>
 8005500:	230c      	movs	r3, #12
 8005502:	603b      	str	r3, [r7, #0]
 8005504:	f04f 30ff 	mov.w	r0, #4294967295
 8005508:	e0d1      	b.n	80056ae <_svfiprintf_r+0x1d2>
 800550a:	2340      	movs	r3, #64	; 0x40
 800550c:	616b      	str	r3, [r5, #20]
 800550e:	2300      	movs	r3, #0
 8005510:	9309      	str	r3, [sp, #36]	; 0x24
 8005512:	2320      	movs	r3, #32
 8005514:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005518:	f8cd 800c 	str.w	r8, [sp, #12]
 800551c:	2330      	movs	r3, #48	; 0x30
 800551e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80056c8 <_svfiprintf_r+0x1ec>
 8005522:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005526:	f04f 0901 	mov.w	r9, #1
 800552a:	4623      	mov	r3, r4
 800552c:	469a      	mov	sl, r3
 800552e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005532:	b10a      	cbz	r2, 8005538 <_svfiprintf_r+0x5c>
 8005534:	2a25      	cmp	r2, #37	; 0x25
 8005536:	d1f9      	bne.n	800552c <_svfiprintf_r+0x50>
 8005538:	ebba 0b04 	subs.w	fp, sl, r4
 800553c:	d00b      	beq.n	8005556 <_svfiprintf_r+0x7a>
 800553e:	465b      	mov	r3, fp
 8005540:	4622      	mov	r2, r4
 8005542:	4629      	mov	r1, r5
 8005544:	4638      	mov	r0, r7
 8005546:	f7ff ff6d 	bl	8005424 <__ssputs_r>
 800554a:	3001      	adds	r0, #1
 800554c:	f000 80aa 	beq.w	80056a4 <_svfiprintf_r+0x1c8>
 8005550:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005552:	445a      	add	r2, fp
 8005554:	9209      	str	r2, [sp, #36]	; 0x24
 8005556:	f89a 3000 	ldrb.w	r3, [sl]
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 80a2 	beq.w	80056a4 <_svfiprintf_r+0x1c8>
 8005560:	2300      	movs	r3, #0
 8005562:	f04f 32ff 	mov.w	r2, #4294967295
 8005566:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800556a:	f10a 0a01 	add.w	sl, sl, #1
 800556e:	9304      	str	r3, [sp, #16]
 8005570:	9307      	str	r3, [sp, #28]
 8005572:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005576:	931a      	str	r3, [sp, #104]	; 0x68
 8005578:	4654      	mov	r4, sl
 800557a:	2205      	movs	r2, #5
 800557c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005580:	4851      	ldr	r0, [pc, #324]	; (80056c8 <_svfiprintf_r+0x1ec>)
 8005582:	f7fa fe2d 	bl	80001e0 <memchr>
 8005586:	9a04      	ldr	r2, [sp, #16]
 8005588:	b9d8      	cbnz	r0, 80055c2 <_svfiprintf_r+0xe6>
 800558a:	06d0      	lsls	r0, r2, #27
 800558c:	bf44      	itt	mi
 800558e:	2320      	movmi	r3, #32
 8005590:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005594:	0711      	lsls	r1, r2, #28
 8005596:	bf44      	itt	mi
 8005598:	232b      	movmi	r3, #43	; 0x2b
 800559a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800559e:	f89a 3000 	ldrb.w	r3, [sl]
 80055a2:	2b2a      	cmp	r3, #42	; 0x2a
 80055a4:	d015      	beq.n	80055d2 <_svfiprintf_r+0xf6>
 80055a6:	9a07      	ldr	r2, [sp, #28]
 80055a8:	4654      	mov	r4, sl
 80055aa:	2000      	movs	r0, #0
 80055ac:	f04f 0c0a 	mov.w	ip, #10
 80055b0:	4621      	mov	r1, r4
 80055b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055b6:	3b30      	subs	r3, #48	; 0x30
 80055b8:	2b09      	cmp	r3, #9
 80055ba:	d94e      	bls.n	800565a <_svfiprintf_r+0x17e>
 80055bc:	b1b0      	cbz	r0, 80055ec <_svfiprintf_r+0x110>
 80055be:	9207      	str	r2, [sp, #28]
 80055c0:	e014      	b.n	80055ec <_svfiprintf_r+0x110>
 80055c2:	eba0 0308 	sub.w	r3, r0, r8
 80055c6:	fa09 f303 	lsl.w	r3, r9, r3
 80055ca:	4313      	orrs	r3, r2
 80055cc:	9304      	str	r3, [sp, #16]
 80055ce:	46a2      	mov	sl, r4
 80055d0:	e7d2      	b.n	8005578 <_svfiprintf_r+0x9c>
 80055d2:	9b03      	ldr	r3, [sp, #12]
 80055d4:	1d19      	adds	r1, r3, #4
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	9103      	str	r1, [sp, #12]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	bfbb      	ittet	lt
 80055de:	425b      	neglt	r3, r3
 80055e0:	f042 0202 	orrlt.w	r2, r2, #2
 80055e4:	9307      	strge	r3, [sp, #28]
 80055e6:	9307      	strlt	r3, [sp, #28]
 80055e8:	bfb8      	it	lt
 80055ea:	9204      	strlt	r2, [sp, #16]
 80055ec:	7823      	ldrb	r3, [r4, #0]
 80055ee:	2b2e      	cmp	r3, #46	; 0x2e
 80055f0:	d10c      	bne.n	800560c <_svfiprintf_r+0x130>
 80055f2:	7863      	ldrb	r3, [r4, #1]
 80055f4:	2b2a      	cmp	r3, #42	; 0x2a
 80055f6:	d135      	bne.n	8005664 <_svfiprintf_r+0x188>
 80055f8:	9b03      	ldr	r3, [sp, #12]
 80055fa:	1d1a      	adds	r2, r3, #4
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	9203      	str	r2, [sp, #12]
 8005600:	2b00      	cmp	r3, #0
 8005602:	bfb8      	it	lt
 8005604:	f04f 33ff 	movlt.w	r3, #4294967295
 8005608:	3402      	adds	r4, #2
 800560a:	9305      	str	r3, [sp, #20]
 800560c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80056d8 <_svfiprintf_r+0x1fc>
 8005610:	7821      	ldrb	r1, [r4, #0]
 8005612:	2203      	movs	r2, #3
 8005614:	4650      	mov	r0, sl
 8005616:	f7fa fde3 	bl	80001e0 <memchr>
 800561a:	b140      	cbz	r0, 800562e <_svfiprintf_r+0x152>
 800561c:	2340      	movs	r3, #64	; 0x40
 800561e:	eba0 000a 	sub.w	r0, r0, sl
 8005622:	fa03 f000 	lsl.w	r0, r3, r0
 8005626:	9b04      	ldr	r3, [sp, #16]
 8005628:	4303      	orrs	r3, r0
 800562a:	3401      	adds	r4, #1
 800562c:	9304      	str	r3, [sp, #16]
 800562e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005632:	4826      	ldr	r0, [pc, #152]	; (80056cc <_svfiprintf_r+0x1f0>)
 8005634:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005638:	2206      	movs	r2, #6
 800563a:	f7fa fdd1 	bl	80001e0 <memchr>
 800563e:	2800      	cmp	r0, #0
 8005640:	d038      	beq.n	80056b4 <_svfiprintf_r+0x1d8>
 8005642:	4b23      	ldr	r3, [pc, #140]	; (80056d0 <_svfiprintf_r+0x1f4>)
 8005644:	bb1b      	cbnz	r3, 800568e <_svfiprintf_r+0x1b2>
 8005646:	9b03      	ldr	r3, [sp, #12]
 8005648:	3307      	adds	r3, #7
 800564a:	f023 0307 	bic.w	r3, r3, #7
 800564e:	3308      	adds	r3, #8
 8005650:	9303      	str	r3, [sp, #12]
 8005652:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005654:	4433      	add	r3, r6
 8005656:	9309      	str	r3, [sp, #36]	; 0x24
 8005658:	e767      	b.n	800552a <_svfiprintf_r+0x4e>
 800565a:	fb0c 3202 	mla	r2, ip, r2, r3
 800565e:	460c      	mov	r4, r1
 8005660:	2001      	movs	r0, #1
 8005662:	e7a5      	b.n	80055b0 <_svfiprintf_r+0xd4>
 8005664:	2300      	movs	r3, #0
 8005666:	3401      	adds	r4, #1
 8005668:	9305      	str	r3, [sp, #20]
 800566a:	4619      	mov	r1, r3
 800566c:	f04f 0c0a 	mov.w	ip, #10
 8005670:	4620      	mov	r0, r4
 8005672:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005676:	3a30      	subs	r2, #48	; 0x30
 8005678:	2a09      	cmp	r2, #9
 800567a:	d903      	bls.n	8005684 <_svfiprintf_r+0x1a8>
 800567c:	2b00      	cmp	r3, #0
 800567e:	d0c5      	beq.n	800560c <_svfiprintf_r+0x130>
 8005680:	9105      	str	r1, [sp, #20]
 8005682:	e7c3      	b.n	800560c <_svfiprintf_r+0x130>
 8005684:	fb0c 2101 	mla	r1, ip, r1, r2
 8005688:	4604      	mov	r4, r0
 800568a:	2301      	movs	r3, #1
 800568c:	e7f0      	b.n	8005670 <_svfiprintf_r+0x194>
 800568e:	ab03      	add	r3, sp, #12
 8005690:	9300      	str	r3, [sp, #0]
 8005692:	462a      	mov	r2, r5
 8005694:	4b0f      	ldr	r3, [pc, #60]	; (80056d4 <_svfiprintf_r+0x1f8>)
 8005696:	a904      	add	r1, sp, #16
 8005698:	4638      	mov	r0, r7
 800569a:	f7fe f80f 	bl	80036bc <_printf_float>
 800569e:	1c42      	adds	r2, r0, #1
 80056a0:	4606      	mov	r6, r0
 80056a2:	d1d6      	bne.n	8005652 <_svfiprintf_r+0x176>
 80056a4:	89ab      	ldrh	r3, [r5, #12]
 80056a6:	065b      	lsls	r3, r3, #25
 80056a8:	f53f af2c 	bmi.w	8005504 <_svfiprintf_r+0x28>
 80056ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056ae:	b01d      	add	sp, #116	; 0x74
 80056b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056b4:	ab03      	add	r3, sp, #12
 80056b6:	9300      	str	r3, [sp, #0]
 80056b8:	462a      	mov	r2, r5
 80056ba:	4b06      	ldr	r3, [pc, #24]	; (80056d4 <_svfiprintf_r+0x1f8>)
 80056bc:	a904      	add	r1, sp, #16
 80056be:	4638      	mov	r0, r7
 80056c0:	f7fe faa0 	bl	8003c04 <_printf_i>
 80056c4:	e7eb      	b.n	800569e <_svfiprintf_r+0x1c2>
 80056c6:	bf00      	nop
 80056c8:	080074cc 	.word	0x080074cc
 80056cc:	080074d6 	.word	0x080074d6
 80056d0:	080036bd 	.word	0x080036bd
 80056d4:	08005425 	.word	0x08005425
 80056d8:	080074d2 	.word	0x080074d2

080056dc <_sbrk_r>:
 80056dc:	b538      	push	{r3, r4, r5, lr}
 80056de:	4d06      	ldr	r5, [pc, #24]	; (80056f8 <_sbrk_r+0x1c>)
 80056e0:	2300      	movs	r3, #0
 80056e2:	4604      	mov	r4, r0
 80056e4:	4608      	mov	r0, r1
 80056e6:	602b      	str	r3, [r5, #0]
 80056e8:	f7fc fff6 	bl	80026d8 <_sbrk>
 80056ec:	1c43      	adds	r3, r0, #1
 80056ee:	d102      	bne.n	80056f6 <_sbrk_r+0x1a>
 80056f0:	682b      	ldr	r3, [r5, #0]
 80056f2:	b103      	cbz	r3, 80056f6 <_sbrk_r+0x1a>
 80056f4:	6023      	str	r3, [r4, #0]
 80056f6:	bd38      	pop	{r3, r4, r5, pc}
 80056f8:	20000250 	.word	0x20000250

080056fc <__assert_func>:
 80056fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80056fe:	4614      	mov	r4, r2
 8005700:	461a      	mov	r2, r3
 8005702:	4b09      	ldr	r3, [pc, #36]	; (8005728 <__assert_func+0x2c>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4605      	mov	r5, r0
 8005708:	68d8      	ldr	r0, [r3, #12]
 800570a:	b14c      	cbz	r4, 8005720 <__assert_func+0x24>
 800570c:	4b07      	ldr	r3, [pc, #28]	; (800572c <__assert_func+0x30>)
 800570e:	9100      	str	r1, [sp, #0]
 8005710:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005714:	4906      	ldr	r1, [pc, #24]	; (8005730 <__assert_func+0x34>)
 8005716:	462b      	mov	r3, r5
 8005718:	f000 f80e 	bl	8005738 <fiprintf>
 800571c:	f000 faa4 	bl	8005c68 <abort>
 8005720:	4b04      	ldr	r3, [pc, #16]	; (8005734 <__assert_func+0x38>)
 8005722:	461c      	mov	r4, r3
 8005724:	e7f3      	b.n	800570e <__assert_func+0x12>
 8005726:	bf00      	nop
 8005728:	20000008 	.word	0x20000008
 800572c:	080074dd 	.word	0x080074dd
 8005730:	080074ea 	.word	0x080074ea
 8005734:	08007518 	.word	0x08007518

08005738 <fiprintf>:
 8005738:	b40e      	push	{r1, r2, r3}
 800573a:	b503      	push	{r0, r1, lr}
 800573c:	4601      	mov	r1, r0
 800573e:	ab03      	add	r3, sp, #12
 8005740:	4805      	ldr	r0, [pc, #20]	; (8005758 <fiprintf+0x20>)
 8005742:	f853 2b04 	ldr.w	r2, [r3], #4
 8005746:	6800      	ldr	r0, [r0, #0]
 8005748:	9301      	str	r3, [sp, #4]
 800574a:	f000 f88f 	bl	800586c <_vfiprintf_r>
 800574e:	b002      	add	sp, #8
 8005750:	f85d eb04 	ldr.w	lr, [sp], #4
 8005754:	b003      	add	sp, #12
 8005756:	4770      	bx	lr
 8005758:	20000008 	.word	0x20000008

0800575c <__ascii_mbtowc>:
 800575c:	b082      	sub	sp, #8
 800575e:	b901      	cbnz	r1, 8005762 <__ascii_mbtowc+0x6>
 8005760:	a901      	add	r1, sp, #4
 8005762:	b142      	cbz	r2, 8005776 <__ascii_mbtowc+0x1a>
 8005764:	b14b      	cbz	r3, 800577a <__ascii_mbtowc+0x1e>
 8005766:	7813      	ldrb	r3, [r2, #0]
 8005768:	600b      	str	r3, [r1, #0]
 800576a:	7812      	ldrb	r2, [r2, #0]
 800576c:	1e10      	subs	r0, r2, #0
 800576e:	bf18      	it	ne
 8005770:	2001      	movne	r0, #1
 8005772:	b002      	add	sp, #8
 8005774:	4770      	bx	lr
 8005776:	4610      	mov	r0, r2
 8005778:	e7fb      	b.n	8005772 <__ascii_mbtowc+0x16>
 800577a:	f06f 0001 	mvn.w	r0, #1
 800577e:	e7f8      	b.n	8005772 <__ascii_mbtowc+0x16>

08005780 <memmove>:
 8005780:	4288      	cmp	r0, r1
 8005782:	b510      	push	{r4, lr}
 8005784:	eb01 0402 	add.w	r4, r1, r2
 8005788:	d902      	bls.n	8005790 <memmove+0x10>
 800578a:	4284      	cmp	r4, r0
 800578c:	4623      	mov	r3, r4
 800578e:	d807      	bhi.n	80057a0 <memmove+0x20>
 8005790:	1e43      	subs	r3, r0, #1
 8005792:	42a1      	cmp	r1, r4
 8005794:	d008      	beq.n	80057a8 <memmove+0x28>
 8005796:	f811 2b01 	ldrb.w	r2, [r1], #1
 800579a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800579e:	e7f8      	b.n	8005792 <memmove+0x12>
 80057a0:	4402      	add	r2, r0
 80057a2:	4601      	mov	r1, r0
 80057a4:	428a      	cmp	r2, r1
 80057a6:	d100      	bne.n	80057aa <memmove+0x2a>
 80057a8:	bd10      	pop	{r4, pc}
 80057aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80057ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80057b2:	e7f7      	b.n	80057a4 <memmove+0x24>

080057b4 <__malloc_lock>:
 80057b4:	4801      	ldr	r0, [pc, #4]	; (80057bc <__malloc_lock+0x8>)
 80057b6:	f000 bc17 	b.w	8005fe8 <__retarget_lock_acquire_recursive>
 80057ba:	bf00      	nop
 80057bc:	20000258 	.word	0x20000258

080057c0 <__malloc_unlock>:
 80057c0:	4801      	ldr	r0, [pc, #4]	; (80057c8 <__malloc_unlock+0x8>)
 80057c2:	f000 bc12 	b.w	8005fea <__retarget_lock_release_recursive>
 80057c6:	bf00      	nop
 80057c8:	20000258 	.word	0x20000258

080057cc <_realloc_r>:
 80057cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ce:	4607      	mov	r7, r0
 80057d0:	4614      	mov	r4, r2
 80057d2:	460e      	mov	r6, r1
 80057d4:	b921      	cbnz	r1, 80057e0 <_realloc_r+0x14>
 80057d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80057da:	4611      	mov	r1, r2
 80057dc:	f7ff bdc8 	b.w	8005370 <_malloc_r>
 80057e0:	b922      	cbnz	r2, 80057ec <_realloc_r+0x20>
 80057e2:	f7ff fd75 	bl	80052d0 <_free_r>
 80057e6:	4625      	mov	r5, r4
 80057e8:	4628      	mov	r0, r5
 80057ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057ec:	f000 fc62 	bl	80060b4 <_malloc_usable_size_r>
 80057f0:	42a0      	cmp	r0, r4
 80057f2:	d20f      	bcs.n	8005814 <_realloc_r+0x48>
 80057f4:	4621      	mov	r1, r4
 80057f6:	4638      	mov	r0, r7
 80057f8:	f7ff fdba 	bl	8005370 <_malloc_r>
 80057fc:	4605      	mov	r5, r0
 80057fe:	2800      	cmp	r0, #0
 8005800:	d0f2      	beq.n	80057e8 <_realloc_r+0x1c>
 8005802:	4631      	mov	r1, r6
 8005804:	4622      	mov	r2, r4
 8005806:	f7ff f9c7 	bl	8004b98 <memcpy>
 800580a:	4631      	mov	r1, r6
 800580c:	4638      	mov	r0, r7
 800580e:	f7ff fd5f 	bl	80052d0 <_free_r>
 8005812:	e7e9      	b.n	80057e8 <_realloc_r+0x1c>
 8005814:	4635      	mov	r5, r6
 8005816:	e7e7      	b.n	80057e8 <_realloc_r+0x1c>

08005818 <__sfputc_r>:
 8005818:	6893      	ldr	r3, [r2, #8]
 800581a:	3b01      	subs	r3, #1
 800581c:	2b00      	cmp	r3, #0
 800581e:	b410      	push	{r4}
 8005820:	6093      	str	r3, [r2, #8]
 8005822:	da08      	bge.n	8005836 <__sfputc_r+0x1e>
 8005824:	6994      	ldr	r4, [r2, #24]
 8005826:	42a3      	cmp	r3, r4
 8005828:	db01      	blt.n	800582e <__sfputc_r+0x16>
 800582a:	290a      	cmp	r1, #10
 800582c:	d103      	bne.n	8005836 <__sfputc_r+0x1e>
 800582e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005832:	f000 b94b 	b.w	8005acc <__swbuf_r>
 8005836:	6813      	ldr	r3, [r2, #0]
 8005838:	1c58      	adds	r0, r3, #1
 800583a:	6010      	str	r0, [r2, #0]
 800583c:	7019      	strb	r1, [r3, #0]
 800583e:	4608      	mov	r0, r1
 8005840:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005844:	4770      	bx	lr

08005846 <__sfputs_r>:
 8005846:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005848:	4606      	mov	r6, r0
 800584a:	460f      	mov	r7, r1
 800584c:	4614      	mov	r4, r2
 800584e:	18d5      	adds	r5, r2, r3
 8005850:	42ac      	cmp	r4, r5
 8005852:	d101      	bne.n	8005858 <__sfputs_r+0x12>
 8005854:	2000      	movs	r0, #0
 8005856:	e007      	b.n	8005868 <__sfputs_r+0x22>
 8005858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800585c:	463a      	mov	r2, r7
 800585e:	4630      	mov	r0, r6
 8005860:	f7ff ffda 	bl	8005818 <__sfputc_r>
 8005864:	1c43      	adds	r3, r0, #1
 8005866:	d1f3      	bne.n	8005850 <__sfputs_r+0xa>
 8005868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800586c <_vfiprintf_r>:
 800586c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005870:	460d      	mov	r5, r1
 8005872:	b09d      	sub	sp, #116	; 0x74
 8005874:	4614      	mov	r4, r2
 8005876:	4698      	mov	r8, r3
 8005878:	4606      	mov	r6, r0
 800587a:	b118      	cbz	r0, 8005884 <_vfiprintf_r+0x18>
 800587c:	6983      	ldr	r3, [r0, #24]
 800587e:	b90b      	cbnz	r3, 8005884 <_vfiprintf_r+0x18>
 8005880:	f000 fb14 	bl	8005eac <__sinit>
 8005884:	4b89      	ldr	r3, [pc, #548]	; (8005aac <_vfiprintf_r+0x240>)
 8005886:	429d      	cmp	r5, r3
 8005888:	d11b      	bne.n	80058c2 <_vfiprintf_r+0x56>
 800588a:	6875      	ldr	r5, [r6, #4]
 800588c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800588e:	07d9      	lsls	r1, r3, #31
 8005890:	d405      	bmi.n	800589e <_vfiprintf_r+0x32>
 8005892:	89ab      	ldrh	r3, [r5, #12]
 8005894:	059a      	lsls	r2, r3, #22
 8005896:	d402      	bmi.n	800589e <_vfiprintf_r+0x32>
 8005898:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800589a:	f000 fba5 	bl	8005fe8 <__retarget_lock_acquire_recursive>
 800589e:	89ab      	ldrh	r3, [r5, #12]
 80058a0:	071b      	lsls	r3, r3, #28
 80058a2:	d501      	bpl.n	80058a8 <_vfiprintf_r+0x3c>
 80058a4:	692b      	ldr	r3, [r5, #16]
 80058a6:	b9eb      	cbnz	r3, 80058e4 <_vfiprintf_r+0x78>
 80058a8:	4629      	mov	r1, r5
 80058aa:	4630      	mov	r0, r6
 80058ac:	f000 f96e 	bl	8005b8c <__swsetup_r>
 80058b0:	b1c0      	cbz	r0, 80058e4 <_vfiprintf_r+0x78>
 80058b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80058b4:	07dc      	lsls	r4, r3, #31
 80058b6:	d50e      	bpl.n	80058d6 <_vfiprintf_r+0x6a>
 80058b8:	f04f 30ff 	mov.w	r0, #4294967295
 80058bc:	b01d      	add	sp, #116	; 0x74
 80058be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058c2:	4b7b      	ldr	r3, [pc, #492]	; (8005ab0 <_vfiprintf_r+0x244>)
 80058c4:	429d      	cmp	r5, r3
 80058c6:	d101      	bne.n	80058cc <_vfiprintf_r+0x60>
 80058c8:	68b5      	ldr	r5, [r6, #8]
 80058ca:	e7df      	b.n	800588c <_vfiprintf_r+0x20>
 80058cc:	4b79      	ldr	r3, [pc, #484]	; (8005ab4 <_vfiprintf_r+0x248>)
 80058ce:	429d      	cmp	r5, r3
 80058d0:	bf08      	it	eq
 80058d2:	68f5      	ldreq	r5, [r6, #12]
 80058d4:	e7da      	b.n	800588c <_vfiprintf_r+0x20>
 80058d6:	89ab      	ldrh	r3, [r5, #12]
 80058d8:	0598      	lsls	r0, r3, #22
 80058da:	d4ed      	bmi.n	80058b8 <_vfiprintf_r+0x4c>
 80058dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80058de:	f000 fb84 	bl	8005fea <__retarget_lock_release_recursive>
 80058e2:	e7e9      	b.n	80058b8 <_vfiprintf_r+0x4c>
 80058e4:	2300      	movs	r3, #0
 80058e6:	9309      	str	r3, [sp, #36]	; 0x24
 80058e8:	2320      	movs	r3, #32
 80058ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80058ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80058f2:	2330      	movs	r3, #48	; 0x30
 80058f4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005ab8 <_vfiprintf_r+0x24c>
 80058f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80058fc:	f04f 0901 	mov.w	r9, #1
 8005900:	4623      	mov	r3, r4
 8005902:	469a      	mov	sl, r3
 8005904:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005908:	b10a      	cbz	r2, 800590e <_vfiprintf_r+0xa2>
 800590a:	2a25      	cmp	r2, #37	; 0x25
 800590c:	d1f9      	bne.n	8005902 <_vfiprintf_r+0x96>
 800590e:	ebba 0b04 	subs.w	fp, sl, r4
 8005912:	d00b      	beq.n	800592c <_vfiprintf_r+0xc0>
 8005914:	465b      	mov	r3, fp
 8005916:	4622      	mov	r2, r4
 8005918:	4629      	mov	r1, r5
 800591a:	4630      	mov	r0, r6
 800591c:	f7ff ff93 	bl	8005846 <__sfputs_r>
 8005920:	3001      	adds	r0, #1
 8005922:	f000 80aa 	beq.w	8005a7a <_vfiprintf_r+0x20e>
 8005926:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005928:	445a      	add	r2, fp
 800592a:	9209      	str	r2, [sp, #36]	; 0x24
 800592c:	f89a 3000 	ldrb.w	r3, [sl]
 8005930:	2b00      	cmp	r3, #0
 8005932:	f000 80a2 	beq.w	8005a7a <_vfiprintf_r+0x20e>
 8005936:	2300      	movs	r3, #0
 8005938:	f04f 32ff 	mov.w	r2, #4294967295
 800593c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005940:	f10a 0a01 	add.w	sl, sl, #1
 8005944:	9304      	str	r3, [sp, #16]
 8005946:	9307      	str	r3, [sp, #28]
 8005948:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800594c:	931a      	str	r3, [sp, #104]	; 0x68
 800594e:	4654      	mov	r4, sl
 8005950:	2205      	movs	r2, #5
 8005952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005956:	4858      	ldr	r0, [pc, #352]	; (8005ab8 <_vfiprintf_r+0x24c>)
 8005958:	f7fa fc42 	bl	80001e0 <memchr>
 800595c:	9a04      	ldr	r2, [sp, #16]
 800595e:	b9d8      	cbnz	r0, 8005998 <_vfiprintf_r+0x12c>
 8005960:	06d1      	lsls	r1, r2, #27
 8005962:	bf44      	itt	mi
 8005964:	2320      	movmi	r3, #32
 8005966:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800596a:	0713      	lsls	r3, r2, #28
 800596c:	bf44      	itt	mi
 800596e:	232b      	movmi	r3, #43	; 0x2b
 8005970:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005974:	f89a 3000 	ldrb.w	r3, [sl]
 8005978:	2b2a      	cmp	r3, #42	; 0x2a
 800597a:	d015      	beq.n	80059a8 <_vfiprintf_r+0x13c>
 800597c:	9a07      	ldr	r2, [sp, #28]
 800597e:	4654      	mov	r4, sl
 8005980:	2000      	movs	r0, #0
 8005982:	f04f 0c0a 	mov.w	ip, #10
 8005986:	4621      	mov	r1, r4
 8005988:	f811 3b01 	ldrb.w	r3, [r1], #1
 800598c:	3b30      	subs	r3, #48	; 0x30
 800598e:	2b09      	cmp	r3, #9
 8005990:	d94e      	bls.n	8005a30 <_vfiprintf_r+0x1c4>
 8005992:	b1b0      	cbz	r0, 80059c2 <_vfiprintf_r+0x156>
 8005994:	9207      	str	r2, [sp, #28]
 8005996:	e014      	b.n	80059c2 <_vfiprintf_r+0x156>
 8005998:	eba0 0308 	sub.w	r3, r0, r8
 800599c:	fa09 f303 	lsl.w	r3, r9, r3
 80059a0:	4313      	orrs	r3, r2
 80059a2:	9304      	str	r3, [sp, #16]
 80059a4:	46a2      	mov	sl, r4
 80059a6:	e7d2      	b.n	800594e <_vfiprintf_r+0xe2>
 80059a8:	9b03      	ldr	r3, [sp, #12]
 80059aa:	1d19      	adds	r1, r3, #4
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	9103      	str	r1, [sp, #12]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	bfbb      	ittet	lt
 80059b4:	425b      	neglt	r3, r3
 80059b6:	f042 0202 	orrlt.w	r2, r2, #2
 80059ba:	9307      	strge	r3, [sp, #28]
 80059bc:	9307      	strlt	r3, [sp, #28]
 80059be:	bfb8      	it	lt
 80059c0:	9204      	strlt	r2, [sp, #16]
 80059c2:	7823      	ldrb	r3, [r4, #0]
 80059c4:	2b2e      	cmp	r3, #46	; 0x2e
 80059c6:	d10c      	bne.n	80059e2 <_vfiprintf_r+0x176>
 80059c8:	7863      	ldrb	r3, [r4, #1]
 80059ca:	2b2a      	cmp	r3, #42	; 0x2a
 80059cc:	d135      	bne.n	8005a3a <_vfiprintf_r+0x1ce>
 80059ce:	9b03      	ldr	r3, [sp, #12]
 80059d0:	1d1a      	adds	r2, r3, #4
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	9203      	str	r2, [sp, #12]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	bfb8      	it	lt
 80059da:	f04f 33ff 	movlt.w	r3, #4294967295
 80059de:	3402      	adds	r4, #2
 80059e0:	9305      	str	r3, [sp, #20]
 80059e2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005ac8 <_vfiprintf_r+0x25c>
 80059e6:	7821      	ldrb	r1, [r4, #0]
 80059e8:	2203      	movs	r2, #3
 80059ea:	4650      	mov	r0, sl
 80059ec:	f7fa fbf8 	bl	80001e0 <memchr>
 80059f0:	b140      	cbz	r0, 8005a04 <_vfiprintf_r+0x198>
 80059f2:	2340      	movs	r3, #64	; 0x40
 80059f4:	eba0 000a 	sub.w	r0, r0, sl
 80059f8:	fa03 f000 	lsl.w	r0, r3, r0
 80059fc:	9b04      	ldr	r3, [sp, #16]
 80059fe:	4303      	orrs	r3, r0
 8005a00:	3401      	adds	r4, #1
 8005a02:	9304      	str	r3, [sp, #16]
 8005a04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a08:	482c      	ldr	r0, [pc, #176]	; (8005abc <_vfiprintf_r+0x250>)
 8005a0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a0e:	2206      	movs	r2, #6
 8005a10:	f7fa fbe6 	bl	80001e0 <memchr>
 8005a14:	2800      	cmp	r0, #0
 8005a16:	d03f      	beq.n	8005a98 <_vfiprintf_r+0x22c>
 8005a18:	4b29      	ldr	r3, [pc, #164]	; (8005ac0 <_vfiprintf_r+0x254>)
 8005a1a:	bb1b      	cbnz	r3, 8005a64 <_vfiprintf_r+0x1f8>
 8005a1c:	9b03      	ldr	r3, [sp, #12]
 8005a1e:	3307      	adds	r3, #7
 8005a20:	f023 0307 	bic.w	r3, r3, #7
 8005a24:	3308      	adds	r3, #8
 8005a26:	9303      	str	r3, [sp, #12]
 8005a28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a2a:	443b      	add	r3, r7
 8005a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a2e:	e767      	b.n	8005900 <_vfiprintf_r+0x94>
 8005a30:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a34:	460c      	mov	r4, r1
 8005a36:	2001      	movs	r0, #1
 8005a38:	e7a5      	b.n	8005986 <_vfiprintf_r+0x11a>
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	3401      	adds	r4, #1
 8005a3e:	9305      	str	r3, [sp, #20]
 8005a40:	4619      	mov	r1, r3
 8005a42:	f04f 0c0a 	mov.w	ip, #10
 8005a46:	4620      	mov	r0, r4
 8005a48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a4c:	3a30      	subs	r2, #48	; 0x30
 8005a4e:	2a09      	cmp	r2, #9
 8005a50:	d903      	bls.n	8005a5a <_vfiprintf_r+0x1ee>
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d0c5      	beq.n	80059e2 <_vfiprintf_r+0x176>
 8005a56:	9105      	str	r1, [sp, #20]
 8005a58:	e7c3      	b.n	80059e2 <_vfiprintf_r+0x176>
 8005a5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a5e:	4604      	mov	r4, r0
 8005a60:	2301      	movs	r3, #1
 8005a62:	e7f0      	b.n	8005a46 <_vfiprintf_r+0x1da>
 8005a64:	ab03      	add	r3, sp, #12
 8005a66:	9300      	str	r3, [sp, #0]
 8005a68:	462a      	mov	r2, r5
 8005a6a:	4b16      	ldr	r3, [pc, #88]	; (8005ac4 <_vfiprintf_r+0x258>)
 8005a6c:	a904      	add	r1, sp, #16
 8005a6e:	4630      	mov	r0, r6
 8005a70:	f7fd fe24 	bl	80036bc <_printf_float>
 8005a74:	4607      	mov	r7, r0
 8005a76:	1c78      	adds	r0, r7, #1
 8005a78:	d1d6      	bne.n	8005a28 <_vfiprintf_r+0x1bc>
 8005a7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a7c:	07d9      	lsls	r1, r3, #31
 8005a7e:	d405      	bmi.n	8005a8c <_vfiprintf_r+0x220>
 8005a80:	89ab      	ldrh	r3, [r5, #12]
 8005a82:	059a      	lsls	r2, r3, #22
 8005a84:	d402      	bmi.n	8005a8c <_vfiprintf_r+0x220>
 8005a86:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a88:	f000 faaf 	bl	8005fea <__retarget_lock_release_recursive>
 8005a8c:	89ab      	ldrh	r3, [r5, #12]
 8005a8e:	065b      	lsls	r3, r3, #25
 8005a90:	f53f af12 	bmi.w	80058b8 <_vfiprintf_r+0x4c>
 8005a94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a96:	e711      	b.n	80058bc <_vfiprintf_r+0x50>
 8005a98:	ab03      	add	r3, sp, #12
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	462a      	mov	r2, r5
 8005a9e:	4b09      	ldr	r3, [pc, #36]	; (8005ac4 <_vfiprintf_r+0x258>)
 8005aa0:	a904      	add	r1, sp, #16
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	f7fe f8ae 	bl	8003c04 <_printf_i>
 8005aa8:	e7e4      	b.n	8005a74 <_vfiprintf_r+0x208>
 8005aaa:	bf00      	nop
 8005aac:	08007644 	.word	0x08007644
 8005ab0:	08007664 	.word	0x08007664
 8005ab4:	08007624 	.word	0x08007624
 8005ab8:	080074cc 	.word	0x080074cc
 8005abc:	080074d6 	.word	0x080074d6
 8005ac0:	080036bd 	.word	0x080036bd
 8005ac4:	08005847 	.word	0x08005847
 8005ac8:	080074d2 	.word	0x080074d2

08005acc <__swbuf_r>:
 8005acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ace:	460e      	mov	r6, r1
 8005ad0:	4614      	mov	r4, r2
 8005ad2:	4605      	mov	r5, r0
 8005ad4:	b118      	cbz	r0, 8005ade <__swbuf_r+0x12>
 8005ad6:	6983      	ldr	r3, [r0, #24]
 8005ad8:	b90b      	cbnz	r3, 8005ade <__swbuf_r+0x12>
 8005ada:	f000 f9e7 	bl	8005eac <__sinit>
 8005ade:	4b21      	ldr	r3, [pc, #132]	; (8005b64 <__swbuf_r+0x98>)
 8005ae0:	429c      	cmp	r4, r3
 8005ae2:	d12b      	bne.n	8005b3c <__swbuf_r+0x70>
 8005ae4:	686c      	ldr	r4, [r5, #4]
 8005ae6:	69a3      	ldr	r3, [r4, #24]
 8005ae8:	60a3      	str	r3, [r4, #8]
 8005aea:	89a3      	ldrh	r3, [r4, #12]
 8005aec:	071a      	lsls	r2, r3, #28
 8005aee:	d52f      	bpl.n	8005b50 <__swbuf_r+0x84>
 8005af0:	6923      	ldr	r3, [r4, #16]
 8005af2:	b36b      	cbz	r3, 8005b50 <__swbuf_r+0x84>
 8005af4:	6923      	ldr	r3, [r4, #16]
 8005af6:	6820      	ldr	r0, [r4, #0]
 8005af8:	1ac0      	subs	r0, r0, r3
 8005afa:	6963      	ldr	r3, [r4, #20]
 8005afc:	b2f6      	uxtb	r6, r6
 8005afe:	4283      	cmp	r3, r0
 8005b00:	4637      	mov	r7, r6
 8005b02:	dc04      	bgt.n	8005b0e <__swbuf_r+0x42>
 8005b04:	4621      	mov	r1, r4
 8005b06:	4628      	mov	r0, r5
 8005b08:	f000 f93c 	bl	8005d84 <_fflush_r>
 8005b0c:	bb30      	cbnz	r0, 8005b5c <__swbuf_r+0x90>
 8005b0e:	68a3      	ldr	r3, [r4, #8]
 8005b10:	3b01      	subs	r3, #1
 8005b12:	60a3      	str	r3, [r4, #8]
 8005b14:	6823      	ldr	r3, [r4, #0]
 8005b16:	1c5a      	adds	r2, r3, #1
 8005b18:	6022      	str	r2, [r4, #0]
 8005b1a:	701e      	strb	r6, [r3, #0]
 8005b1c:	6963      	ldr	r3, [r4, #20]
 8005b1e:	3001      	adds	r0, #1
 8005b20:	4283      	cmp	r3, r0
 8005b22:	d004      	beq.n	8005b2e <__swbuf_r+0x62>
 8005b24:	89a3      	ldrh	r3, [r4, #12]
 8005b26:	07db      	lsls	r3, r3, #31
 8005b28:	d506      	bpl.n	8005b38 <__swbuf_r+0x6c>
 8005b2a:	2e0a      	cmp	r6, #10
 8005b2c:	d104      	bne.n	8005b38 <__swbuf_r+0x6c>
 8005b2e:	4621      	mov	r1, r4
 8005b30:	4628      	mov	r0, r5
 8005b32:	f000 f927 	bl	8005d84 <_fflush_r>
 8005b36:	b988      	cbnz	r0, 8005b5c <__swbuf_r+0x90>
 8005b38:	4638      	mov	r0, r7
 8005b3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b3c:	4b0a      	ldr	r3, [pc, #40]	; (8005b68 <__swbuf_r+0x9c>)
 8005b3e:	429c      	cmp	r4, r3
 8005b40:	d101      	bne.n	8005b46 <__swbuf_r+0x7a>
 8005b42:	68ac      	ldr	r4, [r5, #8]
 8005b44:	e7cf      	b.n	8005ae6 <__swbuf_r+0x1a>
 8005b46:	4b09      	ldr	r3, [pc, #36]	; (8005b6c <__swbuf_r+0xa0>)
 8005b48:	429c      	cmp	r4, r3
 8005b4a:	bf08      	it	eq
 8005b4c:	68ec      	ldreq	r4, [r5, #12]
 8005b4e:	e7ca      	b.n	8005ae6 <__swbuf_r+0x1a>
 8005b50:	4621      	mov	r1, r4
 8005b52:	4628      	mov	r0, r5
 8005b54:	f000 f81a 	bl	8005b8c <__swsetup_r>
 8005b58:	2800      	cmp	r0, #0
 8005b5a:	d0cb      	beq.n	8005af4 <__swbuf_r+0x28>
 8005b5c:	f04f 37ff 	mov.w	r7, #4294967295
 8005b60:	e7ea      	b.n	8005b38 <__swbuf_r+0x6c>
 8005b62:	bf00      	nop
 8005b64:	08007644 	.word	0x08007644
 8005b68:	08007664 	.word	0x08007664
 8005b6c:	08007624 	.word	0x08007624

08005b70 <__ascii_wctomb>:
 8005b70:	b149      	cbz	r1, 8005b86 <__ascii_wctomb+0x16>
 8005b72:	2aff      	cmp	r2, #255	; 0xff
 8005b74:	bf85      	ittet	hi
 8005b76:	238a      	movhi	r3, #138	; 0x8a
 8005b78:	6003      	strhi	r3, [r0, #0]
 8005b7a:	700a      	strbls	r2, [r1, #0]
 8005b7c:	f04f 30ff 	movhi.w	r0, #4294967295
 8005b80:	bf98      	it	ls
 8005b82:	2001      	movls	r0, #1
 8005b84:	4770      	bx	lr
 8005b86:	4608      	mov	r0, r1
 8005b88:	4770      	bx	lr
	...

08005b8c <__swsetup_r>:
 8005b8c:	4b32      	ldr	r3, [pc, #200]	; (8005c58 <__swsetup_r+0xcc>)
 8005b8e:	b570      	push	{r4, r5, r6, lr}
 8005b90:	681d      	ldr	r5, [r3, #0]
 8005b92:	4606      	mov	r6, r0
 8005b94:	460c      	mov	r4, r1
 8005b96:	b125      	cbz	r5, 8005ba2 <__swsetup_r+0x16>
 8005b98:	69ab      	ldr	r3, [r5, #24]
 8005b9a:	b913      	cbnz	r3, 8005ba2 <__swsetup_r+0x16>
 8005b9c:	4628      	mov	r0, r5
 8005b9e:	f000 f985 	bl	8005eac <__sinit>
 8005ba2:	4b2e      	ldr	r3, [pc, #184]	; (8005c5c <__swsetup_r+0xd0>)
 8005ba4:	429c      	cmp	r4, r3
 8005ba6:	d10f      	bne.n	8005bc8 <__swsetup_r+0x3c>
 8005ba8:	686c      	ldr	r4, [r5, #4]
 8005baa:	89a3      	ldrh	r3, [r4, #12]
 8005bac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005bb0:	0719      	lsls	r1, r3, #28
 8005bb2:	d42c      	bmi.n	8005c0e <__swsetup_r+0x82>
 8005bb4:	06dd      	lsls	r5, r3, #27
 8005bb6:	d411      	bmi.n	8005bdc <__swsetup_r+0x50>
 8005bb8:	2309      	movs	r3, #9
 8005bba:	6033      	str	r3, [r6, #0]
 8005bbc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005bc0:	81a3      	strh	r3, [r4, #12]
 8005bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8005bc6:	e03e      	b.n	8005c46 <__swsetup_r+0xba>
 8005bc8:	4b25      	ldr	r3, [pc, #148]	; (8005c60 <__swsetup_r+0xd4>)
 8005bca:	429c      	cmp	r4, r3
 8005bcc:	d101      	bne.n	8005bd2 <__swsetup_r+0x46>
 8005bce:	68ac      	ldr	r4, [r5, #8]
 8005bd0:	e7eb      	b.n	8005baa <__swsetup_r+0x1e>
 8005bd2:	4b24      	ldr	r3, [pc, #144]	; (8005c64 <__swsetup_r+0xd8>)
 8005bd4:	429c      	cmp	r4, r3
 8005bd6:	bf08      	it	eq
 8005bd8:	68ec      	ldreq	r4, [r5, #12]
 8005bda:	e7e6      	b.n	8005baa <__swsetup_r+0x1e>
 8005bdc:	0758      	lsls	r0, r3, #29
 8005bde:	d512      	bpl.n	8005c06 <__swsetup_r+0x7a>
 8005be0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005be2:	b141      	cbz	r1, 8005bf6 <__swsetup_r+0x6a>
 8005be4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005be8:	4299      	cmp	r1, r3
 8005bea:	d002      	beq.n	8005bf2 <__swsetup_r+0x66>
 8005bec:	4630      	mov	r0, r6
 8005bee:	f7ff fb6f 	bl	80052d0 <_free_r>
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	6363      	str	r3, [r4, #52]	; 0x34
 8005bf6:	89a3      	ldrh	r3, [r4, #12]
 8005bf8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005bfc:	81a3      	strh	r3, [r4, #12]
 8005bfe:	2300      	movs	r3, #0
 8005c00:	6063      	str	r3, [r4, #4]
 8005c02:	6923      	ldr	r3, [r4, #16]
 8005c04:	6023      	str	r3, [r4, #0]
 8005c06:	89a3      	ldrh	r3, [r4, #12]
 8005c08:	f043 0308 	orr.w	r3, r3, #8
 8005c0c:	81a3      	strh	r3, [r4, #12]
 8005c0e:	6923      	ldr	r3, [r4, #16]
 8005c10:	b94b      	cbnz	r3, 8005c26 <__swsetup_r+0x9a>
 8005c12:	89a3      	ldrh	r3, [r4, #12]
 8005c14:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c1c:	d003      	beq.n	8005c26 <__swsetup_r+0x9a>
 8005c1e:	4621      	mov	r1, r4
 8005c20:	4630      	mov	r0, r6
 8005c22:	f000 fa07 	bl	8006034 <__smakebuf_r>
 8005c26:	89a0      	ldrh	r0, [r4, #12]
 8005c28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c2c:	f010 0301 	ands.w	r3, r0, #1
 8005c30:	d00a      	beq.n	8005c48 <__swsetup_r+0xbc>
 8005c32:	2300      	movs	r3, #0
 8005c34:	60a3      	str	r3, [r4, #8]
 8005c36:	6963      	ldr	r3, [r4, #20]
 8005c38:	425b      	negs	r3, r3
 8005c3a:	61a3      	str	r3, [r4, #24]
 8005c3c:	6923      	ldr	r3, [r4, #16]
 8005c3e:	b943      	cbnz	r3, 8005c52 <__swsetup_r+0xc6>
 8005c40:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c44:	d1ba      	bne.n	8005bbc <__swsetup_r+0x30>
 8005c46:	bd70      	pop	{r4, r5, r6, pc}
 8005c48:	0781      	lsls	r1, r0, #30
 8005c4a:	bf58      	it	pl
 8005c4c:	6963      	ldrpl	r3, [r4, #20]
 8005c4e:	60a3      	str	r3, [r4, #8]
 8005c50:	e7f4      	b.n	8005c3c <__swsetup_r+0xb0>
 8005c52:	2000      	movs	r0, #0
 8005c54:	e7f7      	b.n	8005c46 <__swsetup_r+0xba>
 8005c56:	bf00      	nop
 8005c58:	20000008 	.word	0x20000008
 8005c5c:	08007644 	.word	0x08007644
 8005c60:	08007664 	.word	0x08007664
 8005c64:	08007624 	.word	0x08007624

08005c68 <abort>:
 8005c68:	b508      	push	{r3, lr}
 8005c6a:	2006      	movs	r0, #6
 8005c6c:	f000 fa52 	bl	8006114 <raise>
 8005c70:	2001      	movs	r0, #1
 8005c72:	f7fc fcba 	bl	80025ea <_exit>
	...

08005c78 <__sflush_r>:
 8005c78:	898a      	ldrh	r2, [r1, #12]
 8005c7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c7e:	4605      	mov	r5, r0
 8005c80:	0710      	lsls	r0, r2, #28
 8005c82:	460c      	mov	r4, r1
 8005c84:	d458      	bmi.n	8005d38 <__sflush_r+0xc0>
 8005c86:	684b      	ldr	r3, [r1, #4]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	dc05      	bgt.n	8005c98 <__sflush_r+0x20>
 8005c8c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	dc02      	bgt.n	8005c98 <__sflush_r+0x20>
 8005c92:	2000      	movs	r0, #0
 8005c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c9a:	2e00      	cmp	r6, #0
 8005c9c:	d0f9      	beq.n	8005c92 <__sflush_r+0x1a>
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005ca4:	682f      	ldr	r7, [r5, #0]
 8005ca6:	602b      	str	r3, [r5, #0]
 8005ca8:	d032      	beq.n	8005d10 <__sflush_r+0x98>
 8005caa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005cac:	89a3      	ldrh	r3, [r4, #12]
 8005cae:	075a      	lsls	r2, r3, #29
 8005cb0:	d505      	bpl.n	8005cbe <__sflush_r+0x46>
 8005cb2:	6863      	ldr	r3, [r4, #4]
 8005cb4:	1ac0      	subs	r0, r0, r3
 8005cb6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005cb8:	b10b      	cbz	r3, 8005cbe <__sflush_r+0x46>
 8005cba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005cbc:	1ac0      	subs	r0, r0, r3
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cc4:	6a21      	ldr	r1, [r4, #32]
 8005cc6:	4628      	mov	r0, r5
 8005cc8:	47b0      	blx	r6
 8005cca:	1c43      	adds	r3, r0, #1
 8005ccc:	89a3      	ldrh	r3, [r4, #12]
 8005cce:	d106      	bne.n	8005cde <__sflush_r+0x66>
 8005cd0:	6829      	ldr	r1, [r5, #0]
 8005cd2:	291d      	cmp	r1, #29
 8005cd4:	d82c      	bhi.n	8005d30 <__sflush_r+0xb8>
 8005cd6:	4a2a      	ldr	r2, [pc, #168]	; (8005d80 <__sflush_r+0x108>)
 8005cd8:	40ca      	lsrs	r2, r1
 8005cda:	07d6      	lsls	r6, r2, #31
 8005cdc:	d528      	bpl.n	8005d30 <__sflush_r+0xb8>
 8005cde:	2200      	movs	r2, #0
 8005ce0:	6062      	str	r2, [r4, #4]
 8005ce2:	04d9      	lsls	r1, r3, #19
 8005ce4:	6922      	ldr	r2, [r4, #16]
 8005ce6:	6022      	str	r2, [r4, #0]
 8005ce8:	d504      	bpl.n	8005cf4 <__sflush_r+0x7c>
 8005cea:	1c42      	adds	r2, r0, #1
 8005cec:	d101      	bne.n	8005cf2 <__sflush_r+0x7a>
 8005cee:	682b      	ldr	r3, [r5, #0]
 8005cf0:	b903      	cbnz	r3, 8005cf4 <__sflush_r+0x7c>
 8005cf2:	6560      	str	r0, [r4, #84]	; 0x54
 8005cf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005cf6:	602f      	str	r7, [r5, #0]
 8005cf8:	2900      	cmp	r1, #0
 8005cfa:	d0ca      	beq.n	8005c92 <__sflush_r+0x1a>
 8005cfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d00:	4299      	cmp	r1, r3
 8005d02:	d002      	beq.n	8005d0a <__sflush_r+0x92>
 8005d04:	4628      	mov	r0, r5
 8005d06:	f7ff fae3 	bl	80052d0 <_free_r>
 8005d0a:	2000      	movs	r0, #0
 8005d0c:	6360      	str	r0, [r4, #52]	; 0x34
 8005d0e:	e7c1      	b.n	8005c94 <__sflush_r+0x1c>
 8005d10:	6a21      	ldr	r1, [r4, #32]
 8005d12:	2301      	movs	r3, #1
 8005d14:	4628      	mov	r0, r5
 8005d16:	47b0      	blx	r6
 8005d18:	1c41      	adds	r1, r0, #1
 8005d1a:	d1c7      	bne.n	8005cac <__sflush_r+0x34>
 8005d1c:	682b      	ldr	r3, [r5, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d0c4      	beq.n	8005cac <__sflush_r+0x34>
 8005d22:	2b1d      	cmp	r3, #29
 8005d24:	d001      	beq.n	8005d2a <__sflush_r+0xb2>
 8005d26:	2b16      	cmp	r3, #22
 8005d28:	d101      	bne.n	8005d2e <__sflush_r+0xb6>
 8005d2a:	602f      	str	r7, [r5, #0]
 8005d2c:	e7b1      	b.n	8005c92 <__sflush_r+0x1a>
 8005d2e:	89a3      	ldrh	r3, [r4, #12]
 8005d30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d34:	81a3      	strh	r3, [r4, #12]
 8005d36:	e7ad      	b.n	8005c94 <__sflush_r+0x1c>
 8005d38:	690f      	ldr	r7, [r1, #16]
 8005d3a:	2f00      	cmp	r7, #0
 8005d3c:	d0a9      	beq.n	8005c92 <__sflush_r+0x1a>
 8005d3e:	0793      	lsls	r3, r2, #30
 8005d40:	680e      	ldr	r6, [r1, #0]
 8005d42:	bf08      	it	eq
 8005d44:	694b      	ldreq	r3, [r1, #20]
 8005d46:	600f      	str	r7, [r1, #0]
 8005d48:	bf18      	it	ne
 8005d4a:	2300      	movne	r3, #0
 8005d4c:	eba6 0807 	sub.w	r8, r6, r7
 8005d50:	608b      	str	r3, [r1, #8]
 8005d52:	f1b8 0f00 	cmp.w	r8, #0
 8005d56:	dd9c      	ble.n	8005c92 <__sflush_r+0x1a>
 8005d58:	6a21      	ldr	r1, [r4, #32]
 8005d5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005d5c:	4643      	mov	r3, r8
 8005d5e:	463a      	mov	r2, r7
 8005d60:	4628      	mov	r0, r5
 8005d62:	47b0      	blx	r6
 8005d64:	2800      	cmp	r0, #0
 8005d66:	dc06      	bgt.n	8005d76 <__sflush_r+0xfe>
 8005d68:	89a3      	ldrh	r3, [r4, #12]
 8005d6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d6e:	81a3      	strh	r3, [r4, #12]
 8005d70:	f04f 30ff 	mov.w	r0, #4294967295
 8005d74:	e78e      	b.n	8005c94 <__sflush_r+0x1c>
 8005d76:	4407      	add	r7, r0
 8005d78:	eba8 0800 	sub.w	r8, r8, r0
 8005d7c:	e7e9      	b.n	8005d52 <__sflush_r+0xda>
 8005d7e:	bf00      	nop
 8005d80:	20400001 	.word	0x20400001

08005d84 <_fflush_r>:
 8005d84:	b538      	push	{r3, r4, r5, lr}
 8005d86:	690b      	ldr	r3, [r1, #16]
 8005d88:	4605      	mov	r5, r0
 8005d8a:	460c      	mov	r4, r1
 8005d8c:	b913      	cbnz	r3, 8005d94 <_fflush_r+0x10>
 8005d8e:	2500      	movs	r5, #0
 8005d90:	4628      	mov	r0, r5
 8005d92:	bd38      	pop	{r3, r4, r5, pc}
 8005d94:	b118      	cbz	r0, 8005d9e <_fflush_r+0x1a>
 8005d96:	6983      	ldr	r3, [r0, #24]
 8005d98:	b90b      	cbnz	r3, 8005d9e <_fflush_r+0x1a>
 8005d9a:	f000 f887 	bl	8005eac <__sinit>
 8005d9e:	4b14      	ldr	r3, [pc, #80]	; (8005df0 <_fflush_r+0x6c>)
 8005da0:	429c      	cmp	r4, r3
 8005da2:	d11b      	bne.n	8005ddc <_fflush_r+0x58>
 8005da4:	686c      	ldr	r4, [r5, #4]
 8005da6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d0ef      	beq.n	8005d8e <_fflush_r+0xa>
 8005dae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005db0:	07d0      	lsls	r0, r2, #31
 8005db2:	d404      	bmi.n	8005dbe <_fflush_r+0x3a>
 8005db4:	0599      	lsls	r1, r3, #22
 8005db6:	d402      	bmi.n	8005dbe <_fflush_r+0x3a>
 8005db8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dba:	f000 f915 	bl	8005fe8 <__retarget_lock_acquire_recursive>
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	4621      	mov	r1, r4
 8005dc2:	f7ff ff59 	bl	8005c78 <__sflush_r>
 8005dc6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005dc8:	07da      	lsls	r2, r3, #31
 8005dca:	4605      	mov	r5, r0
 8005dcc:	d4e0      	bmi.n	8005d90 <_fflush_r+0xc>
 8005dce:	89a3      	ldrh	r3, [r4, #12]
 8005dd0:	059b      	lsls	r3, r3, #22
 8005dd2:	d4dd      	bmi.n	8005d90 <_fflush_r+0xc>
 8005dd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dd6:	f000 f908 	bl	8005fea <__retarget_lock_release_recursive>
 8005dda:	e7d9      	b.n	8005d90 <_fflush_r+0xc>
 8005ddc:	4b05      	ldr	r3, [pc, #20]	; (8005df4 <_fflush_r+0x70>)
 8005dde:	429c      	cmp	r4, r3
 8005de0:	d101      	bne.n	8005de6 <_fflush_r+0x62>
 8005de2:	68ac      	ldr	r4, [r5, #8]
 8005de4:	e7df      	b.n	8005da6 <_fflush_r+0x22>
 8005de6:	4b04      	ldr	r3, [pc, #16]	; (8005df8 <_fflush_r+0x74>)
 8005de8:	429c      	cmp	r4, r3
 8005dea:	bf08      	it	eq
 8005dec:	68ec      	ldreq	r4, [r5, #12]
 8005dee:	e7da      	b.n	8005da6 <_fflush_r+0x22>
 8005df0:	08007644 	.word	0x08007644
 8005df4:	08007664 	.word	0x08007664
 8005df8:	08007624 	.word	0x08007624

08005dfc <std>:
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	b510      	push	{r4, lr}
 8005e00:	4604      	mov	r4, r0
 8005e02:	e9c0 3300 	strd	r3, r3, [r0]
 8005e06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e0a:	6083      	str	r3, [r0, #8]
 8005e0c:	8181      	strh	r1, [r0, #12]
 8005e0e:	6643      	str	r3, [r0, #100]	; 0x64
 8005e10:	81c2      	strh	r2, [r0, #14]
 8005e12:	6183      	str	r3, [r0, #24]
 8005e14:	4619      	mov	r1, r3
 8005e16:	2208      	movs	r2, #8
 8005e18:	305c      	adds	r0, #92	; 0x5c
 8005e1a:	f7fd fba7 	bl	800356c <memset>
 8005e1e:	4b05      	ldr	r3, [pc, #20]	; (8005e34 <std+0x38>)
 8005e20:	6263      	str	r3, [r4, #36]	; 0x24
 8005e22:	4b05      	ldr	r3, [pc, #20]	; (8005e38 <std+0x3c>)
 8005e24:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e26:	4b05      	ldr	r3, [pc, #20]	; (8005e3c <std+0x40>)
 8005e28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e2a:	4b05      	ldr	r3, [pc, #20]	; (8005e40 <std+0x44>)
 8005e2c:	6224      	str	r4, [r4, #32]
 8005e2e:	6323      	str	r3, [r4, #48]	; 0x30
 8005e30:	bd10      	pop	{r4, pc}
 8005e32:	bf00      	nop
 8005e34:	0800614d 	.word	0x0800614d
 8005e38:	0800616f 	.word	0x0800616f
 8005e3c:	080061a7 	.word	0x080061a7
 8005e40:	080061cb 	.word	0x080061cb

08005e44 <_cleanup_r>:
 8005e44:	4901      	ldr	r1, [pc, #4]	; (8005e4c <_cleanup_r+0x8>)
 8005e46:	f000 b8af 	b.w	8005fa8 <_fwalk_reent>
 8005e4a:	bf00      	nop
 8005e4c:	08005d85 	.word	0x08005d85

08005e50 <__sfmoreglue>:
 8005e50:	b570      	push	{r4, r5, r6, lr}
 8005e52:	1e4a      	subs	r2, r1, #1
 8005e54:	2568      	movs	r5, #104	; 0x68
 8005e56:	4355      	muls	r5, r2
 8005e58:	460e      	mov	r6, r1
 8005e5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e5e:	f7ff fa87 	bl	8005370 <_malloc_r>
 8005e62:	4604      	mov	r4, r0
 8005e64:	b140      	cbz	r0, 8005e78 <__sfmoreglue+0x28>
 8005e66:	2100      	movs	r1, #0
 8005e68:	e9c0 1600 	strd	r1, r6, [r0]
 8005e6c:	300c      	adds	r0, #12
 8005e6e:	60a0      	str	r0, [r4, #8]
 8005e70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e74:	f7fd fb7a 	bl	800356c <memset>
 8005e78:	4620      	mov	r0, r4
 8005e7a:	bd70      	pop	{r4, r5, r6, pc}

08005e7c <__sfp_lock_acquire>:
 8005e7c:	4801      	ldr	r0, [pc, #4]	; (8005e84 <__sfp_lock_acquire+0x8>)
 8005e7e:	f000 b8b3 	b.w	8005fe8 <__retarget_lock_acquire_recursive>
 8005e82:	bf00      	nop
 8005e84:	2000025c 	.word	0x2000025c

08005e88 <__sfp_lock_release>:
 8005e88:	4801      	ldr	r0, [pc, #4]	; (8005e90 <__sfp_lock_release+0x8>)
 8005e8a:	f000 b8ae 	b.w	8005fea <__retarget_lock_release_recursive>
 8005e8e:	bf00      	nop
 8005e90:	2000025c 	.word	0x2000025c

08005e94 <__sinit_lock_acquire>:
 8005e94:	4801      	ldr	r0, [pc, #4]	; (8005e9c <__sinit_lock_acquire+0x8>)
 8005e96:	f000 b8a7 	b.w	8005fe8 <__retarget_lock_acquire_recursive>
 8005e9a:	bf00      	nop
 8005e9c:	20000257 	.word	0x20000257

08005ea0 <__sinit_lock_release>:
 8005ea0:	4801      	ldr	r0, [pc, #4]	; (8005ea8 <__sinit_lock_release+0x8>)
 8005ea2:	f000 b8a2 	b.w	8005fea <__retarget_lock_release_recursive>
 8005ea6:	bf00      	nop
 8005ea8:	20000257 	.word	0x20000257

08005eac <__sinit>:
 8005eac:	b510      	push	{r4, lr}
 8005eae:	4604      	mov	r4, r0
 8005eb0:	f7ff fff0 	bl	8005e94 <__sinit_lock_acquire>
 8005eb4:	69a3      	ldr	r3, [r4, #24]
 8005eb6:	b11b      	cbz	r3, 8005ec0 <__sinit+0x14>
 8005eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ebc:	f7ff bff0 	b.w	8005ea0 <__sinit_lock_release>
 8005ec0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005ec4:	6523      	str	r3, [r4, #80]	; 0x50
 8005ec6:	4b13      	ldr	r3, [pc, #76]	; (8005f14 <__sinit+0x68>)
 8005ec8:	4a13      	ldr	r2, [pc, #76]	; (8005f18 <__sinit+0x6c>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	62a2      	str	r2, [r4, #40]	; 0x28
 8005ece:	42a3      	cmp	r3, r4
 8005ed0:	bf04      	itt	eq
 8005ed2:	2301      	moveq	r3, #1
 8005ed4:	61a3      	streq	r3, [r4, #24]
 8005ed6:	4620      	mov	r0, r4
 8005ed8:	f000 f820 	bl	8005f1c <__sfp>
 8005edc:	6060      	str	r0, [r4, #4]
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f000 f81c 	bl	8005f1c <__sfp>
 8005ee4:	60a0      	str	r0, [r4, #8]
 8005ee6:	4620      	mov	r0, r4
 8005ee8:	f000 f818 	bl	8005f1c <__sfp>
 8005eec:	2200      	movs	r2, #0
 8005eee:	60e0      	str	r0, [r4, #12]
 8005ef0:	2104      	movs	r1, #4
 8005ef2:	6860      	ldr	r0, [r4, #4]
 8005ef4:	f7ff ff82 	bl	8005dfc <std>
 8005ef8:	68a0      	ldr	r0, [r4, #8]
 8005efa:	2201      	movs	r2, #1
 8005efc:	2109      	movs	r1, #9
 8005efe:	f7ff ff7d 	bl	8005dfc <std>
 8005f02:	68e0      	ldr	r0, [r4, #12]
 8005f04:	2202      	movs	r2, #2
 8005f06:	2112      	movs	r1, #18
 8005f08:	f7ff ff78 	bl	8005dfc <std>
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	61a3      	str	r3, [r4, #24]
 8005f10:	e7d2      	b.n	8005eb8 <__sinit+0xc>
 8005f12:	bf00      	nop
 8005f14:	080072a4 	.word	0x080072a4
 8005f18:	08005e45 	.word	0x08005e45

08005f1c <__sfp>:
 8005f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f1e:	4607      	mov	r7, r0
 8005f20:	f7ff ffac 	bl	8005e7c <__sfp_lock_acquire>
 8005f24:	4b1e      	ldr	r3, [pc, #120]	; (8005fa0 <__sfp+0x84>)
 8005f26:	681e      	ldr	r6, [r3, #0]
 8005f28:	69b3      	ldr	r3, [r6, #24]
 8005f2a:	b913      	cbnz	r3, 8005f32 <__sfp+0x16>
 8005f2c:	4630      	mov	r0, r6
 8005f2e:	f7ff ffbd 	bl	8005eac <__sinit>
 8005f32:	3648      	adds	r6, #72	; 0x48
 8005f34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f38:	3b01      	subs	r3, #1
 8005f3a:	d503      	bpl.n	8005f44 <__sfp+0x28>
 8005f3c:	6833      	ldr	r3, [r6, #0]
 8005f3e:	b30b      	cbz	r3, 8005f84 <__sfp+0x68>
 8005f40:	6836      	ldr	r6, [r6, #0]
 8005f42:	e7f7      	b.n	8005f34 <__sfp+0x18>
 8005f44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f48:	b9d5      	cbnz	r5, 8005f80 <__sfp+0x64>
 8005f4a:	4b16      	ldr	r3, [pc, #88]	; (8005fa4 <__sfp+0x88>)
 8005f4c:	60e3      	str	r3, [r4, #12]
 8005f4e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f52:	6665      	str	r5, [r4, #100]	; 0x64
 8005f54:	f000 f847 	bl	8005fe6 <__retarget_lock_init_recursive>
 8005f58:	f7ff ff96 	bl	8005e88 <__sfp_lock_release>
 8005f5c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005f60:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005f64:	6025      	str	r5, [r4, #0]
 8005f66:	61a5      	str	r5, [r4, #24]
 8005f68:	2208      	movs	r2, #8
 8005f6a:	4629      	mov	r1, r5
 8005f6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f70:	f7fd fafc 	bl	800356c <memset>
 8005f74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005f78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f80:	3468      	adds	r4, #104	; 0x68
 8005f82:	e7d9      	b.n	8005f38 <__sfp+0x1c>
 8005f84:	2104      	movs	r1, #4
 8005f86:	4638      	mov	r0, r7
 8005f88:	f7ff ff62 	bl	8005e50 <__sfmoreglue>
 8005f8c:	4604      	mov	r4, r0
 8005f8e:	6030      	str	r0, [r6, #0]
 8005f90:	2800      	cmp	r0, #0
 8005f92:	d1d5      	bne.n	8005f40 <__sfp+0x24>
 8005f94:	f7ff ff78 	bl	8005e88 <__sfp_lock_release>
 8005f98:	230c      	movs	r3, #12
 8005f9a:	603b      	str	r3, [r7, #0]
 8005f9c:	e7ee      	b.n	8005f7c <__sfp+0x60>
 8005f9e:	bf00      	nop
 8005fa0:	080072a4 	.word	0x080072a4
 8005fa4:	ffff0001 	.word	0xffff0001

08005fa8 <_fwalk_reent>:
 8005fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fac:	4606      	mov	r6, r0
 8005fae:	4688      	mov	r8, r1
 8005fb0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005fb4:	2700      	movs	r7, #0
 8005fb6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fba:	f1b9 0901 	subs.w	r9, r9, #1
 8005fbe:	d505      	bpl.n	8005fcc <_fwalk_reent+0x24>
 8005fc0:	6824      	ldr	r4, [r4, #0]
 8005fc2:	2c00      	cmp	r4, #0
 8005fc4:	d1f7      	bne.n	8005fb6 <_fwalk_reent+0xe>
 8005fc6:	4638      	mov	r0, r7
 8005fc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fcc:	89ab      	ldrh	r3, [r5, #12]
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d907      	bls.n	8005fe2 <_fwalk_reent+0x3a>
 8005fd2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	d003      	beq.n	8005fe2 <_fwalk_reent+0x3a>
 8005fda:	4629      	mov	r1, r5
 8005fdc:	4630      	mov	r0, r6
 8005fde:	47c0      	blx	r8
 8005fe0:	4307      	orrs	r7, r0
 8005fe2:	3568      	adds	r5, #104	; 0x68
 8005fe4:	e7e9      	b.n	8005fba <_fwalk_reent+0x12>

08005fe6 <__retarget_lock_init_recursive>:
 8005fe6:	4770      	bx	lr

08005fe8 <__retarget_lock_acquire_recursive>:
 8005fe8:	4770      	bx	lr

08005fea <__retarget_lock_release_recursive>:
 8005fea:	4770      	bx	lr

08005fec <__swhatbuf_r>:
 8005fec:	b570      	push	{r4, r5, r6, lr}
 8005fee:	460e      	mov	r6, r1
 8005ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ff4:	2900      	cmp	r1, #0
 8005ff6:	b096      	sub	sp, #88	; 0x58
 8005ff8:	4614      	mov	r4, r2
 8005ffa:	461d      	mov	r5, r3
 8005ffc:	da07      	bge.n	800600e <__swhatbuf_r+0x22>
 8005ffe:	2300      	movs	r3, #0
 8006000:	602b      	str	r3, [r5, #0]
 8006002:	89b3      	ldrh	r3, [r6, #12]
 8006004:	061a      	lsls	r2, r3, #24
 8006006:	d410      	bmi.n	800602a <__swhatbuf_r+0x3e>
 8006008:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800600c:	e00e      	b.n	800602c <__swhatbuf_r+0x40>
 800600e:	466a      	mov	r2, sp
 8006010:	f000 f902 	bl	8006218 <_fstat_r>
 8006014:	2800      	cmp	r0, #0
 8006016:	dbf2      	blt.n	8005ffe <__swhatbuf_r+0x12>
 8006018:	9a01      	ldr	r2, [sp, #4]
 800601a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800601e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006022:	425a      	negs	r2, r3
 8006024:	415a      	adcs	r2, r3
 8006026:	602a      	str	r2, [r5, #0]
 8006028:	e7ee      	b.n	8006008 <__swhatbuf_r+0x1c>
 800602a:	2340      	movs	r3, #64	; 0x40
 800602c:	2000      	movs	r0, #0
 800602e:	6023      	str	r3, [r4, #0]
 8006030:	b016      	add	sp, #88	; 0x58
 8006032:	bd70      	pop	{r4, r5, r6, pc}

08006034 <__smakebuf_r>:
 8006034:	898b      	ldrh	r3, [r1, #12]
 8006036:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006038:	079d      	lsls	r5, r3, #30
 800603a:	4606      	mov	r6, r0
 800603c:	460c      	mov	r4, r1
 800603e:	d507      	bpl.n	8006050 <__smakebuf_r+0x1c>
 8006040:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006044:	6023      	str	r3, [r4, #0]
 8006046:	6123      	str	r3, [r4, #16]
 8006048:	2301      	movs	r3, #1
 800604a:	6163      	str	r3, [r4, #20]
 800604c:	b002      	add	sp, #8
 800604e:	bd70      	pop	{r4, r5, r6, pc}
 8006050:	ab01      	add	r3, sp, #4
 8006052:	466a      	mov	r2, sp
 8006054:	f7ff ffca 	bl	8005fec <__swhatbuf_r>
 8006058:	9900      	ldr	r1, [sp, #0]
 800605a:	4605      	mov	r5, r0
 800605c:	4630      	mov	r0, r6
 800605e:	f7ff f987 	bl	8005370 <_malloc_r>
 8006062:	b948      	cbnz	r0, 8006078 <__smakebuf_r+0x44>
 8006064:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006068:	059a      	lsls	r2, r3, #22
 800606a:	d4ef      	bmi.n	800604c <__smakebuf_r+0x18>
 800606c:	f023 0303 	bic.w	r3, r3, #3
 8006070:	f043 0302 	orr.w	r3, r3, #2
 8006074:	81a3      	strh	r3, [r4, #12]
 8006076:	e7e3      	b.n	8006040 <__smakebuf_r+0xc>
 8006078:	4b0d      	ldr	r3, [pc, #52]	; (80060b0 <__smakebuf_r+0x7c>)
 800607a:	62b3      	str	r3, [r6, #40]	; 0x28
 800607c:	89a3      	ldrh	r3, [r4, #12]
 800607e:	6020      	str	r0, [r4, #0]
 8006080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006084:	81a3      	strh	r3, [r4, #12]
 8006086:	9b00      	ldr	r3, [sp, #0]
 8006088:	6163      	str	r3, [r4, #20]
 800608a:	9b01      	ldr	r3, [sp, #4]
 800608c:	6120      	str	r0, [r4, #16]
 800608e:	b15b      	cbz	r3, 80060a8 <__smakebuf_r+0x74>
 8006090:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006094:	4630      	mov	r0, r6
 8006096:	f000 f8d1 	bl	800623c <_isatty_r>
 800609a:	b128      	cbz	r0, 80060a8 <__smakebuf_r+0x74>
 800609c:	89a3      	ldrh	r3, [r4, #12]
 800609e:	f023 0303 	bic.w	r3, r3, #3
 80060a2:	f043 0301 	orr.w	r3, r3, #1
 80060a6:	81a3      	strh	r3, [r4, #12]
 80060a8:	89a0      	ldrh	r0, [r4, #12]
 80060aa:	4305      	orrs	r5, r0
 80060ac:	81a5      	strh	r5, [r4, #12]
 80060ae:	e7cd      	b.n	800604c <__smakebuf_r+0x18>
 80060b0:	08005e45 	.word	0x08005e45

080060b4 <_malloc_usable_size_r>:
 80060b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060b8:	1f18      	subs	r0, r3, #4
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	bfbc      	itt	lt
 80060be:	580b      	ldrlt	r3, [r1, r0]
 80060c0:	18c0      	addlt	r0, r0, r3
 80060c2:	4770      	bx	lr

080060c4 <_raise_r>:
 80060c4:	291f      	cmp	r1, #31
 80060c6:	b538      	push	{r3, r4, r5, lr}
 80060c8:	4604      	mov	r4, r0
 80060ca:	460d      	mov	r5, r1
 80060cc:	d904      	bls.n	80060d8 <_raise_r+0x14>
 80060ce:	2316      	movs	r3, #22
 80060d0:	6003      	str	r3, [r0, #0]
 80060d2:	f04f 30ff 	mov.w	r0, #4294967295
 80060d6:	bd38      	pop	{r3, r4, r5, pc}
 80060d8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80060da:	b112      	cbz	r2, 80060e2 <_raise_r+0x1e>
 80060dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060e0:	b94b      	cbnz	r3, 80060f6 <_raise_r+0x32>
 80060e2:	4620      	mov	r0, r4
 80060e4:	f000 f830 	bl	8006148 <_getpid_r>
 80060e8:	462a      	mov	r2, r5
 80060ea:	4601      	mov	r1, r0
 80060ec:	4620      	mov	r0, r4
 80060ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060f2:	f000 b817 	b.w	8006124 <_kill_r>
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d00a      	beq.n	8006110 <_raise_r+0x4c>
 80060fa:	1c59      	adds	r1, r3, #1
 80060fc:	d103      	bne.n	8006106 <_raise_r+0x42>
 80060fe:	2316      	movs	r3, #22
 8006100:	6003      	str	r3, [r0, #0]
 8006102:	2001      	movs	r0, #1
 8006104:	e7e7      	b.n	80060d6 <_raise_r+0x12>
 8006106:	2400      	movs	r4, #0
 8006108:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800610c:	4628      	mov	r0, r5
 800610e:	4798      	blx	r3
 8006110:	2000      	movs	r0, #0
 8006112:	e7e0      	b.n	80060d6 <_raise_r+0x12>

08006114 <raise>:
 8006114:	4b02      	ldr	r3, [pc, #8]	; (8006120 <raise+0xc>)
 8006116:	4601      	mov	r1, r0
 8006118:	6818      	ldr	r0, [r3, #0]
 800611a:	f7ff bfd3 	b.w	80060c4 <_raise_r>
 800611e:	bf00      	nop
 8006120:	20000008 	.word	0x20000008

08006124 <_kill_r>:
 8006124:	b538      	push	{r3, r4, r5, lr}
 8006126:	4d07      	ldr	r5, [pc, #28]	; (8006144 <_kill_r+0x20>)
 8006128:	2300      	movs	r3, #0
 800612a:	4604      	mov	r4, r0
 800612c:	4608      	mov	r0, r1
 800612e:	4611      	mov	r1, r2
 8006130:	602b      	str	r3, [r5, #0]
 8006132:	f7fc fa4a 	bl	80025ca <_kill>
 8006136:	1c43      	adds	r3, r0, #1
 8006138:	d102      	bne.n	8006140 <_kill_r+0x1c>
 800613a:	682b      	ldr	r3, [r5, #0]
 800613c:	b103      	cbz	r3, 8006140 <_kill_r+0x1c>
 800613e:	6023      	str	r3, [r4, #0]
 8006140:	bd38      	pop	{r3, r4, r5, pc}
 8006142:	bf00      	nop
 8006144:	20000250 	.word	0x20000250

08006148 <_getpid_r>:
 8006148:	f7fc ba37 	b.w	80025ba <_getpid>

0800614c <__sread>:
 800614c:	b510      	push	{r4, lr}
 800614e:	460c      	mov	r4, r1
 8006150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006154:	f000 f894 	bl	8006280 <_read_r>
 8006158:	2800      	cmp	r0, #0
 800615a:	bfab      	itete	ge
 800615c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800615e:	89a3      	ldrhlt	r3, [r4, #12]
 8006160:	181b      	addge	r3, r3, r0
 8006162:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006166:	bfac      	ite	ge
 8006168:	6563      	strge	r3, [r4, #84]	; 0x54
 800616a:	81a3      	strhlt	r3, [r4, #12]
 800616c:	bd10      	pop	{r4, pc}

0800616e <__swrite>:
 800616e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006172:	461f      	mov	r7, r3
 8006174:	898b      	ldrh	r3, [r1, #12]
 8006176:	05db      	lsls	r3, r3, #23
 8006178:	4605      	mov	r5, r0
 800617a:	460c      	mov	r4, r1
 800617c:	4616      	mov	r6, r2
 800617e:	d505      	bpl.n	800618c <__swrite+0x1e>
 8006180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006184:	2302      	movs	r3, #2
 8006186:	2200      	movs	r2, #0
 8006188:	f000 f868 	bl	800625c <_lseek_r>
 800618c:	89a3      	ldrh	r3, [r4, #12]
 800618e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006192:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006196:	81a3      	strh	r3, [r4, #12]
 8006198:	4632      	mov	r2, r6
 800619a:	463b      	mov	r3, r7
 800619c:	4628      	mov	r0, r5
 800619e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061a2:	f000 b817 	b.w	80061d4 <_write_r>

080061a6 <__sseek>:
 80061a6:	b510      	push	{r4, lr}
 80061a8:	460c      	mov	r4, r1
 80061aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ae:	f000 f855 	bl	800625c <_lseek_r>
 80061b2:	1c43      	adds	r3, r0, #1
 80061b4:	89a3      	ldrh	r3, [r4, #12]
 80061b6:	bf15      	itete	ne
 80061b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80061ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80061be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80061c2:	81a3      	strheq	r3, [r4, #12]
 80061c4:	bf18      	it	ne
 80061c6:	81a3      	strhne	r3, [r4, #12]
 80061c8:	bd10      	pop	{r4, pc}

080061ca <__sclose>:
 80061ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ce:	f000 b813 	b.w	80061f8 <_close_r>
	...

080061d4 <_write_r>:
 80061d4:	b538      	push	{r3, r4, r5, lr}
 80061d6:	4d07      	ldr	r5, [pc, #28]	; (80061f4 <_write_r+0x20>)
 80061d8:	4604      	mov	r4, r0
 80061da:	4608      	mov	r0, r1
 80061dc:	4611      	mov	r1, r2
 80061de:	2200      	movs	r2, #0
 80061e0:	602a      	str	r2, [r5, #0]
 80061e2:	461a      	mov	r2, r3
 80061e4:	f7fc fa28 	bl	8002638 <_write>
 80061e8:	1c43      	adds	r3, r0, #1
 80061ea:	d102      	bne.n	80061f2 <_write_r+0x1e>
 80061ec:	682b      	ldr	r3, [r5, #0]
 80061ee:	b103      	cbz	r3, 80061f2 <_write_r+0x1e>
 80061f0:	6023      	str	r3, [r4, #0]
 80061f2:	bd38      	pop	{r3, r4, r5, pc}
 80061f4:	20000250 	.word	0x20000250

080061f8 <_close_r>:
 80061f8:	b538      	push	{r3, r4, r5, lr}
 80061fa:	4d06      	ldr	r5, [pc, #24]	; (8006214 <_close_r+0x1c>)
 80061fc:	2300      	movs	r3, #0
 80061fe:	4604      	mov	r4, r0
 8006200:	4608      	mov	r0, r1
 8006202:	602b      	str	r3, [r5, #0]
 8006204:	f7fc fa34 	bl	8002670 <_close>
 8006208:	1c43      	adds	r3, r0, #1
 800620a:	d102      	bne.n	8006212 <_close_r+0x1a>
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	b103      	cbz	r3, 8006212 <_close_r+0x1a>
 8006210:	6023      	str	r3, [r4, #0]
 8006212:	bd38      	pop	{r3, r4, r5, pc}
 8006214:	20000250 	.word	0x20000250

08006218 <_fstat_r>:
 8006218:	b538      	push	{r3, r4, r5, lr}
 800621a:	4d07      	ldr	r5, [pc, #28]	; (8006238 <_fstat_r+0x20>)
 800621c:	2300      	movs	r3, #0
 800621e:	4604      	mov	r4, r0
 8006220:	4608      	mov	r0, r1
 8006222:	4611      	mov	r1, r2
 8006224:	602b      	str	r3, [r5, #0]
 8006226:	f7fc fa2f 	bl	8002688 <_fstat>
 800622a:	1c43      	adds	r3, r0, #1
 800622c:	d102      	bne.n	8006234 <_fstat_r+0x1c>
 800622e:	682b      	ldr	r3, [r5, #0]
 8006230:	b103      	cbz	r3, 8006234 <_fstat_r+0x1c>
 8006232:	6023      	str	r3, [r4, #0]
 8006234:	bd38      	pop	{r3, r4, r5, pc}
 8006236:	bf00      	nop
 8006238:	20000250 	.word	0x20000250

0800623c <_isatty_r>:
 800623c:	b538      	push	{r3, r4, r5, lr}
 800623e:	4d06      	ldr	r5, [pc, #24]	; (8006258 <_isatty_r+0x1c>)
 8006240:	2300      	movs	r3, #0
 8006242:	4604      	mov	r4, r0
 8006244:	4608      	mov	r0, r1
 8006246:	602b      	str	r3, [r5, #0]
 8006248:	f7fc fa2e 	bl	80026a8 <_isatty>
 800624c:	1c43      	adds	r3, r0, #1
 800624e:	d102      	bne.n	8006256 <_isatty_r+0x1a>
 8006250:	682b      	ldr	r3, [r5, #0]
 8006252:	b103      	cbz	r3, 8006256 <_isatty_r+0x1a>
 8006254:	6023      	str	r3, [r4, #0]
 8006256:	bd38      	pop	{r3, r4, r5, pc}
 8006258:	20000250 	.word	0x20000250

0800625c <_lseek_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	4d07      	ldr	r5, [pc, #28]	; (800627c <_lseek_r+0x20>)
 8006260:	4604      	mov	r4, r0
 8006262:	4608      	mov	r0, r1
 8006264:	4611      	mov	r1, r2
 8006266:	2200      	movs	r2, #0
 8006268:	602a      	str	r2, [r5, #0]
 800626a:	461a      	mov	r2, r3
 800626c:	f7fc fa27 	bl	80026be <_lseek>
 8006270:	1c43      	adds	r3, r0, #1
 8006272:	d102      	bne.n	800627a <_lseek_r+0x1e>
 8006274:	682b      	ldr	r3, [r5, #0]
 8006276:	b103      	cbz	r3, 800627a <_lseek_r+0x1e>
 8006278:	6023      	str	r3, [r4, #0]
 800627a:	bd38      	pop	{r3, r4, r5, pc}
 800627c:	20000250 	.word	0x20000250

08006280 <_read_r>:
 8006280:	b538      	push	{r3, r4, r5, lr}
 8006282:	4d07      	ldr	r5, [pc, #28]	; (80062a0 <_read_r+0x20>)
 8006284:	4604      	mov	r4, r0
 8006286:	4608      	mov	r0, r1
 8006288:	4611      	mov	r1, r2
 800628a:	2200      	movs	r2, #0
 800628c:	602a      	str	r2, [r5, #0]
 800628e:	461a      	mov	r2, r3
 8006290:	f7fc f9b5 	bl	80025fe <_read>
 8006294:	1c43      	adds	r3, r0, #1
 8006296:	d102      	bne.n	800629e <_read_r+0x1e>
 8006298:	682b      	ldr	r3, [r5, #0]
 800629a:	b103      	cbz	r3, 800629e <_read_r+0x1e>
 800629c:	6023      	str	r3, [r4, #0]
 800629e:	bd38      	pop	{r3, r4, r5, pc}
 80062a0:	20000250 	.word	0x20000250

080062a4 <pow>:
 80062a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062a8:	ec59 8b10 	vmov	r8, r9, d0
 80062ac:	ec57 6b11 	vmov	r6, r7, d1
 80062b0:	f000 f8a6 	bl	8006400 <__ieee754_pow>
 80062b4:	4b4e      	ldr	r3, [pc, #312]	; (80063f0 <pow+0x14c>)
 80062b6:	f993 3000 	ldrsb.w	r3, [r3]
 80062ba:	3301      	adds	r3, #1
 80062bc:	ec55 4b10 	vmov	r4, r5, d0
 80062c0:	d015      	beq.n	80062ee <pow+0x4a>
 80062c2:	4632      	mov	r2, r6
 80062c4:	463b      	mov	r3, r7
 80062c6:	4630      	mov	r0, r6
 80062c8:	4639      	mov	r1, r7
 80062ca:	f7fa fc2f 	bl	8000b2c <__aeabi_dcmpun>
 80062ce:	b970      	cbnz	r0, 80062ee <pow+0x4a>
 80062d0:	4642      	mov	r2, r8
 80062d2:	464b      	mov	r3, r9
 80062d4:	4640      	mov	r0, r8
 80062d6:	4649      	mov	r1, r9
 80062d8:	f7fa fc28 	bl	8000b2c <__aeabi_dcmpun>
 80062dc:	2200      	movs	r2, #0
 80062de:	2300      	movs	r3, #0
 80062e0:	b148      	cbz	r0, 80062f6 <pow+0x52>
 80062e2:	4630      	mov	r0, r6
 80062e4:	4639      	mov	r1, r7
 80062e6:	f7fa fbef 	bl	8000ac8 <__aeabi_dcmpeq>
 80062ea:	2800      	cmp	r0, #0
 80062ec:	d17d      	bne.n	80063ea <pow+0x146>
 80062ee:	ec45 4b10 	vmov	d0, r4, r5
 80062f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062f6:	4640      	mov	r0, r8
 80062f8:	4649      	mov	r1, r9
 80062fa:	f7fa fbe5 	bl	8000ac8 <__aeabi_dcmpeq>
 80062fe:	b1e0      	cbz	r0, 800633a <pow+0x96>
 8006300:	2200      	movs	r2, #0
 8006302:	2300      	movs	r3, #0
 8006304:	4630      	mov	r0, r6
 8006306:	4639      	mov	r1, r7
 8006308:	f7fa fbde 	bl	8000ac8 <__aeabi_dcmpeq>
 800630c:	2800      	cmp	r0, #0
 800630e:	d16c      	bne.n	80063ea <pow+0x146>
 8006310:	ec47 6b10 	vmov	d0, r6, r7
 8006314:	f000 fe53 	bl	8006fbe <finite>
 8006318:	2800      	cmp	r0, #0
 800631a:	d0e8      	beq.n	80062ee <pow+0x4a>
 800631c:	2200      	movs	r2, #0
 800631e:	2300      	movs	r3, #0
 8006320:	4630      	mov	r0, r6
 8006322:	4639      	mov	r1, r7
 8006324:	f7fa fbda 	bl	8000adc <__aeabi_dcmplt>
 8006328:	2800      	cmp	r0, #0
 800632a:	d0e0      	beq.n	80062ee <pow+0x4a>
 800632c:	f7fd f8f4 	bl	8003518 <__errno>
 8006330:	2321      	movs	r3, #33	; 0x21
 8006332:	6003      	str	r3, [r0, #0]
 8006334:	2400      	movs	r4, #0
 8006336:	4d2f      	ldr	r5, [pc, #188]	; (80063f4 <pow+0x150>)
 8006338:	e7d9      	b.n	80062ee <pow+0x4a>
 800633a:	ec45 4b10 	vmov	d0, r4, r5
 800633e:	f000 fe3e 	bl	8006fbe <finite>
 8006342:	bbb8      	cbnz	r0, 80063b4 <pow+0x110>
 8006344:	ec49 8b10 	vmov	d0, r8, r9
 8006348:	f000 fe39 	bl	8006fbe <finite>
 800634c:	b390      	cbz	r0, 80063b4 <pow+0x110>
 800634e:	ec47 6b10 	vmov	d0, r6, r7
 8006352:	f000 fe34 	bl	8006fbe <finite>
 8006356:	b368      	cbz	r0, 80063b4 <pow+0x110>
 8006358:	4622      	mov	r2, r4
 800635a:	462b      	mov	r3, r5
 800635c:	4620      	mov	r0, r4
 800635e:	4629      	mov	r1, r5
 8006360:	f7fa fbe4 	bl	8000b2c <__aeabi_dcmpun>
 8006364:	b160      	cbz	r0, 8006380 <pow+0xdc>
 8006366:	f7fd f8d7 	bl	8003518 <__errno>
 800636a:	2321      	movs	r3, #33	; 0x21
 800636c:	6003      	str	r3, [r0, #0]
 800636e:	2200      	movs	r2, #0
 8006370:	2300      	movs	r3, #0
 8006372:	4610      	mov	r0, r2
 8006374:	4619      	mov	r1, r3
 8006376:	f7fa fa69 	bl	800084c <__aeabi_ddiv>
 800637a:	4604      	mov	r4, r0
 800637c:	460d      	mov	r5, r1
 800637e:	e7b6      	b.n	80062ee <pow+0x4a>
 8006380:	f7fd f8ca 	bl	8003518 <__errno>
 8006384:	2322      	movs	r3, #34	; 0x22
 8006386:	6003      	str	r3, [r0, #0]
 8006388:	2200      	movs	r2, #0
 800638a:	2300      	movs	r3, #0
 800638c:	4640      	mov	r0, r8
 800638e:	4649      	mov	r1, r9
 8006390:	f7fa fba4 	bl	8000adc <__aeabi_dcmplt>
 8006394:	2400      	movs	r4, #0
 8006396:	b158      	cbz	r0, 80063b0 <pow+0x10c>
 8006398:	ec47 6b10 	vmov	d0, r6, r7
 800639c:	f000 fe24 	bl	8006fe8 <rint>
 80063a0:	4632      	mov	r2, r6
 80063a2:	ec51 0b10 	vmov	r0, r1, d0
 80063a6:	463b      	mov	r3, r7
 80063a8:	f7fa fb8e 	bl	8000ac8 <__aeabi_dcmpeq>
 80063ac:	2800      	cmp	r0, #0
 80063ae:	d0c2      	beq.n	8006336 <pow+0x92>
 80063b0:	4d11      	ldr	r5, [pc, #68]	; (80063f8 <pow+0x154>)
 80063b2:	e79c      	b.n	80062ee <pow+0x4a>
 80063b4:	2200      	movs	r2, #0
 80063b6:	2300      	movs	r3, #0
 80063b8:	4620      	mov	r0, r4
 80063ba:	4629      	mov	r1, r5
 80063bc:	f7fa fb84 	bl	8000ac8 <__aeabi_dcmpeq>
 80063c0:	2800      	cmp	r0, #0
 80063c2:	d094      	beq.n	80062ee <pow+0x4a>
 80063c4:	ec49 8b10 	vmov	d0, r8, r9
 80063c8:	f000 fdf9 	bl	8006fbe <finite>
 80063cc:	2800      	cmp	r0, #0
 80063ce:	d08e      	beq.n	80062ee <pow+0x4a>
 80063d0:	ec47 6b10 	vmov	d0, r6, r7
 80063d4:	f000 fdf3 	bl	8006fbe <finite>
 80063d8:	2800      	cmp	r0, #0
 80063da:	d088      	beq.n	80062ee <pow+0x4a>
 80063dc:	f7fd f89c 	bl	8003518 <__errno>
 80063e0:	2322      	movs	r3, #34	; 0x22
 80063e2:	6003      	str	r3, [r0, #0]
 80063e4:	2400      	movs	r4, #0
 80063e6:	2500      	movs	r5, #0
 80063e8:	e781      	b.n	80062ee <pow+0x4a>
 80063ea:	4d04      	ldr	r5, [pc, #16]	; (80063fc <pow+0x158>)
 80063ec:	2400      	movs	r4, #0
 80063ee:	e77e      	b.n	80062ee <pow+0x4a>
 80063f0:	200001d8 	.word	0x200001d8
 80063f4:	fff00000 	.word	0xfff00000
 80063f8:	7ff00000 	.word	0x7ff00000
 80063fc:	3ff00000 	.word	0x3ff00000

08006400 <__ieee754_pow>:
 8006400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006404:	ed2d 8b06 	vpush	{d8-d10}
 8006408:	b08d      	sub	sp, #52	; 0x34
 800640a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800640e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8006412:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8006416:	ea56 0100 	orrs.w	r1, r6, r0
 800641a:	ec53 2b10 	vmov	r2, r3, d0
 800641e:	f000 84d1 	beq.w	8006dc4 <__ieee754_pow+0x9c4>
 8006422:	497f      	ldr	r1, [pc, #508]	; (8006620 <__ieee754_pow+0x220>)
 8006424:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8006428:	428c      	cmp	r4, r1
 800642a:	ee10 8a10 	vmov	r8, s0
 800642e:	4699      	mov	r9, r3
 8006430:	dc09      	bgt.n	8006446 <__ieee754_pow+0x46>
 8006432:	d103      	bne.n	800643c <__ieee754_pow+0x3c>
 8006434:	b97a      	cbnz	r2, 8006456 <__ieee754_pow+0x56>
 8006436:	42a6      	cmp	r6, r4
 8006438:	dd02      	ble.n	8006440 <__ieee754_pow+0x40>
 800643a:	e00c      	b.n	8006456 <__ieee754_pow+0x56>
 800643c:	428e      	cmp	r6, r1
 800643e:	dc02      	bgt.n	8006446 <__ieee754_pow+0x46>
 8006440:	428e      	cmp	r6, r1
 8006442:	d110      	bne.n	8006466 <__ieee754_pow+0x66>
 8006444:	b178      	cbz	r0, 8006466 <__ieee754_pow+0x66>
 8006446:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800644a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800644e:	ea54 0308 	orrs.w	r3, r4, r8
 8006452:	f000 84b7 	beq.w	8006dc4 <__ieee754_pow+0x9c4>
 8006456:	4873      	ldr	r0, [pc, #460]	; (8006624 <__ieee754_pow+0x224>)
 8006458:	b00d      	add	sp, #52	; 0x34
 800645a:	ecbd 8b06 	vpop	{d8-d10}
 800645e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006462:	f000 bdb9 	b.w	8006fd8 <nan>
 8006466:	f1b9 0f00 	cmp.w	r9, #0
 800646a:	da36      	bge.n	80064da <__ieee754_pow+0xda>
 800646c:	496e      	ldr	r1, [pc, #440]	; (8006628 <__ieee754_pow+0x228>)
 800646e:	428e      	cmp	r6, r1
 8006470:	dc51      	bgt.n	8006516 <__ieee754_pow+0x116>
 8006472:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8006476:	428e      	cmp	r6, r1
 8006478:	f340 84af 	ble.w	8006dda <__ieee754_pow+0x9da>
 800647c:	1531      	asrs	r1, r6, #20
 800647e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8006482:	2914      	cmp	r1, #20
 8006484:	dd0f      	ble.n	80064a6 <__ieee754_pow+0xa6>
 8006486:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800648a:	fa20 fc01 	lsr.w	ip, r0, r1
 800648e:	fa0c f101 	lsl.w	r1, ip, r1
 8006492:	4281      	cmp	r1, r0
 8006494:	f040 84a1 	bne.w	8006dda <__ieee754_pow+0x9da>
 8006498:	f00c 0c01 	and.w	ip, ip, #1
 800649c:	f1cc 0102 	rsb	r1, ip, #2
 80064a0:	9100      	str	r1, [sp, #0]
 80064a2:	b180      	cbz	r0, 80064c6 <__ieee754_pow+0xc6>
 80064a4:	e059      	b.n	800655a <__ieee754_pow+0x15a>
 80064a6:	2800      	cmp	r0, #0
 80064a8:	d155      	bne.n	8006556 <__ieee754_pow+0x156>
 80064aa:	f1c1 0114 	rsb	r1, r1, #20
 80064ae:	fa46 fc01 	asr.w	ip, r6, r1
 80064b2:	fa0c f101 	lsl.w	r1, ip, r1
 80064b6:	42b1      	cmp	r1, r6
 80064b8:	f040 848c 	bne.w	8006dd4 <__ieee754_pow+0x9d4>
 80064bc:	f00c 0c01 	and.w	ip, ip, #1
 80064c0:	f1cc 0102 	rsb	r1, ip, #2
 80064c4:	9100      	str	r1, [sp, #0]
 80064c6:	4959      	ldr	r1, [pc, #356]	; (800662c <__ieee754_pow+0x22c>)
 80064c8:	428e      	cmp	r6, r1
 80064ca:	d12d      	bne.n	8006528 <__ieee754_pow+0x128>
 80064cc:	2f00      	cmp	r7, #0
 80064ce:	da79      	bge.n	80065c4 <__ieee754_pow+0x1c4>
 80064d0:	4956      	ldr	r1, [pc, #344]	; (800662c <__ieee754_pow+0x22c>)
 80064d2:	2000      	movs	r0, #0
 80064d4:	f7fa f9ba 	bl	800084c <__aeabi_ddiv>
 80064d8:	e016      	b.n	8006508 <__ieee754_pow+0x108>
 80064da:	2100      	movs	r1, #0
 80064dc:	9100      	str	r1, [sp, #0]
 80064de:	2800      	cmp	r0, #0
 80064e0:	d13b      	bne.n	800655a <__ieee754_pow+0x15a>
 80064e2:	494f      	ldr	r1, [pc, #316]	; (8006620 <__ieee754_pow+0x220>)
 80064e4:	428e      	cmp	r6, r1
 80064e6:	d1ee      	bne.n	80064c6 <__ieee754_pow+0xc6>
 80064e8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80064ec:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80064f0:	ea53 0308 	orrs.w	r3, r3, r8
 80064f4:	f000 8466 	beq.w	8006dc4 <__ieee754_pow+0x9c4>
 80064f8:	4b4d      	ldr	r3, [pc, #308]	; (8006630 <__ieee754_pow+0x230>)
 80064fa:	429c      	cmp	r4, r3
 80064fc:	dd0d      	ble.n	800651a <__ieee754_pow+0x11a>
 80064fe:	2f00      	cmp	r7, #0
 8006500:	f280 8464 	bge.w	8006dcc <__ieee754_pow+0x9cc>
 8006504:	2000      	movs	r0, #0
 8006506:	2100      	movs	r1, #0
 8006508:	ec41 0b10 	vmov	d0, r0, r1
 800650c:	b00d      	add	sp, #52	; 0x34
 800650e:	ecbd 8b06 	vpop	{d8-d10}
 8006512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006516:	2102      	movs	r1, #2
 8006518:	e7e0      	b.n	80064dc <__ieee754_pow+0xdc>
 800651a:	2f00      	cmp	r7, #0
 800651c:	daf2      	bge.n	8006504 <__ieee754_pow+0x104>
 800651e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8006522:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006526:	e7ef      	b.n	8006508 <__ieee754_pow+0x108>
 8006528:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800652c:	d104      	bne.n	8006538 <__ieee754_pow+0x138>
 800652e:	4610      	mov	r0, r2
 8006530:	4619      	mov	r1, r3
 8006532:	f7fa f861 	bl	80005f8 <__aeabi_dmul>
 8006536:	e7e7      	b.n	8006508 <__ieee754_pow+0x108>
 8006538:	493e      	ldr	r1, [pc, #248]	; (8006634 <__ieee754_pow+0x234>)
 800653a:	428f      	cmp	r7, r1
 800653c:	d10d      	bne.n	800655a <__ieee754_pow+0x15a>
 800653e:	f1b9 0f00 	cmp.w	r9, #0
 8006542:	db0a      	blt.n	800655a <__ieee754_pow+0x15a>
 8006544:	ec43 2b10 	vmov	d0, r2, r3
 8006548:	b00d      	add	sp, #52	; 0x34
 800654a:	ecbd 8b06 	vpop	{d8-d10}
 800654e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006552:	f000 bc77 	b.w	8006e44 <__ieee754_sqrt>
 8006556:	2100      	movs	r1, #0
 8006558:	9100      	str	r1, [sp, #0]
 800655a:	ec43 2b10 	vmov	d0, r2, r3
 800655e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006562:	f000 fd23 	bl	8006fac <fabs>
 8006566:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800656a:	ec51 0b10 	vmov	r0, r1, d0
 800656e:	f1b8 0f00 	cmp.w	r8, #0
 8006572:	d12a      	bne.n	80065ca <__ieee754_pow+0x1ca>
 8006574:	b12c      	cbz	r4, 8006582 <__ieee754_pow+0x182>
 8006576:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800662c <__ieee754_pow+0x22c>
 800657a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800657e:	45e6      	cmp	lr, ip
 8006580:	d123      	bne.n	80065ca <__ieee754_pow+0x1ca>
 8006582:	2f00      	cmp	r7, #0
 8006584:	da05      	bge.n	8006592 <__ieee754_pow+0x192>
 8006586:	4602      	mov	r2, r0
 8006588:	460b      	mov	r3, r1
 800658a:	2000      	movs	r0, #0
 800658c:	4927      	ldr	r1, [pc, #156]	; (800662c <__ieee754_pow+0x22c>)
 800658e:	f7fa f95d 	bl	800084c <__aeabi_ddiv>
 8006592:	f1b9 0f00 	cmp.w	r9, #0
 8006596:	dab7      	bge.n	8006508 <__ieee754_pow+0x108>
 8006598:	9b00      	ldr	r3, [sp, #0]
 800659a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800659e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80065a2:	4323      	orrs	r3, r4
 80065a4:	d108      	bne.n	80065b8 <__ieee754_pow+0x1b8>
 80065a6:	4602      	mov	r2, r0
 80065a8:	460b      	mov	r3, r1
 80065aa:	4610      	mov	r0, r2
 80065ac:	4619      	mov	r1, r3
 80065ae:	f7f9 fe6b 	bl	8000288 <__aeabi_dsub>
 80065b2:	4602      	mov	r2, r0
 80065b4:	460b      	mov	r3, r1
 80065b6:	e78d      	b.n	80064d4 <__ieee754_pow+0xd4>
 80065b8:	9b00      	ldr	r3, [sp, #0]
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d1a4      	bne.n	8006508 <__ieee754_pow+0x108>
 80065be:	4602      	mov	r2, r0
 80065c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80065c4:	4610      	mov	r0, r2
 80065c6:	4619      	mov	r1, r3
 80065c8:	e79e      	b.n	8006508 <__ieee754_pow+0x108>
 80065ca:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 80065ce:	f10c 35ff 	add.w	r5, ip, #4294967295
 80065d2:	950a      	str	r5, [sp, #40]	; 0x28
 80065d4:	9d00      	ldr	r5, [sp, #0]
 80065d6:	46ac      	mov	ip, r5
 80065d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80065da:	ea5c 0505 	orrs.w	r5, ip, r5
 80065de:	d0e4      	beq.n	80065aa <__ieee754_pow+0x1aa>
 80065e0:	4b15      	ldr	r3, [pc, #84]	; (8006638 <__ieee754_pow+0x238>)
 80065e2:	429e      	cmp	r6, r3
 80065e4:	f340 80fc 	ble.w	80067e0 <__ieee754_pow+0x3e0>
 80065e8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80065ec:	429e      	cmp	r6, r3
 80065ee:	4b10      	ldr	r3, [pc, #64]	; (8006630 <__ieee754_pow+0x230>)
 80065f0:	dd07      	ble.n	8006602 <__ieee754_pow+0x202>
 80065f2:	429c      	cmp	r4, r3
 80065f4:	dc0a      	bgt.n	800660c <__ieee754_pow+0x20c>
 80065f6:	2f00      	cmp	r7, #0
 80065f8:	da84      	bge.n	8006504 <__ieee754_pow+0x104>
 80065fa:	a307      	add	r3, pc, #28	; (adr r3, 8006618 <__ieee754_pow+0x218>)
 80065fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006600:	e795      	b.n	800652e <__ieee754_pow+0x12e>
 8006602:	429c      	cmp	r4, r3
 8006604:	dbf7      	blt.n	80065f6 <__ieee754_pow+0x1f6>
 8006606:	4b09      	ldr	r3, [pc, #36]	; (800662c <__ieee754_pow+0x22c>)
 8006608:	429c      	cmp	r4, r3
 800660a:	dd17      	ble.n	800663c <__ieee754_pow+0x23c>
 800660c:	2f00      	cmp	r7, #0
 800660e:	dcf4      	bgt.n	80065fa <__ieee754_pow+0x1fa>
 8006610:	e778      	b.n	8006504 <__ieee754_pow+0x104>
 8006612:	bf00      	nop
 8006614:	f3af 8000 	nop.w
 8006618:	8800759c 	.word	0x8800759c
 800661c:	7e37e43c 	.word	0x7e37e43c
 8006620:	7ff00000 	.word	0x7ff00000
 8006624:	08007518 	.word	0x08007518
 8006628:	433fffff 	.word	0x433fffff
 800662c:	3ff00000 	.word	0x3ff00000
 8006630:	3fefffff 	.word	0x3fefffff
 8006634:	3fe00000 	.word	0x3fe00000
 8006638:	41e00000 	.word	0x41e00000
 800663c:	4b64      	ldr	r3, [pc, #400]	; (80067d0 <__ieee754_pow+0x3d0>)
 800663e:	2200      	movs	r2, #0
 8006640:	f7f9 fe22 	bl	8000288 <__aeabi_dsub>
 8006644:	a356      	add	r3, pc, #344	; (adr r3, 80067a0 <__ieee754_pow+0x3a0>)
 8006646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664a:	4604      	mov	r4, r0
 800664c:	460d      	mov	r5, r1
 800664e:	f7f9 ffd3 	bl	80005f8 <__aeabi_dmul>
 8006652:	a355      	add	r3, pc, #340	; (adr r3, 80067a8 <__ieee754_pow+0x3a8>)
 8006654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006658:	4606      	mov	r6, r0
 800665a:	460f      	mov	r7, r1
 800665c:	4620      	mov	r0, r4
 800665e:	4629      	mov	r1, r5
 8006660:	f7f9 ffca 	bl	80005f8 <__aeabi_dmul>
 8006664:	4b5b      	ldr	r3, [pc, #364]	; (80067d4 <__ieee754_pow+0x3d4>)
 8006666:	4682      	mov	sl, r0
 8006668:	468b      	mov	fp, r1
 800666a:	2200      	movs	r2, #0
 800666c:	4620      	mov	r0, r4
 800666e:	4629      	mov	r1, r5
 8006670:	f7f9 ffc2 	bl	80005f8 <__aeabi_dmul>
 8006674:	4602      	mov	r2, r0
 8006676:	460b      	mov	r3, r1
 8006678:	a14d      	add	r1, pc, #308	; (adr r1, 80067b0 <__ieee754_pow+0x3b0>)
 800667a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800667e:	f7f9 fe03 	bl	8000288 <__aeabi_dsub>
 8006682:	4622      	mov	r2, r4
 8006684:	462b      	mov	r3, r5
 8006686:	f7f9 ffb7 	bl	80005f8 <__aeabi_dmul>
 800668a:	4602      	mov	r2, r0
 800668c:	460b      	mov	r3, r1
 800668e:	2000      	movs	r0, #0
 8006690:	4951      	ldr	r1, [pc, #324]	; (80067d8 <__ieee754_pow+0x3d8>)
 8006692:	f7f9 fdf9 	bl	8000288 <__aeabi_dsub>
 8006696:	4622      	mov	r2, r4
 8006698:	4680      	mov	r8, r0
 800669a:	4689      	mov	r9, r1
 800669c:	462b      	mov	r3, r5
 800669e:	4620      	mov	r0, r4
 80066a0:	4629      	mov	r1, r5
 80066a2:	f7f9 ffa9 	bl	80005f8 <__aeabi_dmul>
 80066a6:	4602      	mov	r2, r0
 80066a8:	460b      	mov	r3, r1
 80066aa:	4640      	mov	r0, r8
 80066ac:	4649      	mov	r1, r9
 80066ae:	f7f9 ffa3 	bl	80005f8 <__aeabi_dmul>
 80066b2:	a341      	add	r3, pc, #260	; (adr r3, 80067b8 <__ieee754_pow+0x3b8>)
 80066b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b8:	f7f9 ff9e 	bl	80005f8 <__aeabi_dmul>
 80066bc:	4602      	mov	r2, r0
 80066be:	460b      	mov	r3, r1
 80066c0:	4650      	mov	r0, sl
 80066c2:	4659      	mov	r1, fp
 80066c4:	f7f9 fde0 	bl	8000288 <__aeabi_dsub>
 80066c8:	4602      	mov	r2, r0
 80066ca:	460b      	mov	r3, r1
 80066cc:	4680      	mov	r8, r0
 80066ce:	4689      	mov	r9, r1
 80066d0:	4630      	mov	r0, r6
 80066d2:	4639      	mov	r1, r7
 80066d4:	f7f9 fdda 	bl	800028c <__adddf3>
 80066d8:	2400      	movs	r4, #0
 80066da:	4632      	mov	r2, r6
 80066dc:	463b      	mov	r3, r7
 80066de:	4620      	mov	r0, r4
 80066e0:	460d      	mov	r5, r1
 80066e2:	f7f9 fdd1 	bl	8000288 <__aeabi_dsub>
 80066e6:	4602      	mov	r2, r0
 80066e8:	460b      	mov	r3, r1
 80066ea:	4640      	mov	r0, r8
 80066ec:	4649      	mov	r1, r9
 80066ee:	f7f9 fdcb 	bl	8000288 <__aeabi_dsub>
 80066f2:	9b00      	ldr	r3, [sp, #0]
 80066f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066f6:	3b01      	subs	r3, #1
 80066f8:	4313      	orrs	r3, r2
 80066fa:	4682      	mov	sl, r0
 80066fc:	468b      	mov	fp, r1
 80066fe:	f040 81f1 	bne.w	8006ae4 <__ieee754_pow+0x6e4>
 8006702:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 80067c0 <__ieee754_pow+0x3c0>
 8006706:	eeb0 8a47 	vmov.f32	s16, s14
 800670a:	eef0 8a67 	vmov.f32	s17, s15
 800670e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006712:	2600      	movs	r6, #0
 8006714:	4632      	mov	r2, r6
 8006716:	463b      	mov	r3, r7
 8006718:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800671c:	f7f9 fdb4 	bl	8000288 <__aeabi_dsub>
 8006720:	4622      	mov	r2, r4
 8006722:	462b      	mov	r3, r5
 8006724:	f7f9 ff68 	bl	80005f8 <__aeabi_dmul>
 8006728:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800672c:	4680      	mov	r8, r0
 800672e:	4689      	mov	r9, r1
 8006730:	4650      	mov	r0, sl
 8006732:	4659      	mov	r1, fp
 8006734:	f7f9 ff60 	bl	80005f8 <__aeabi_dmul>
 8006738:	4602      	mov	r2, r0
 800673a:	460b      	mov	r3, r1
 800673c:	4640      	mov	r0, r8
 800673e:	4649      	mov	r1, r9
 8006740:	f7f9 fda4 	bl	800028c <__adddf3>
 8006744:	4632      	mov	r2, r6
 8006746:	463b      	mov	r3, r7
 8006748:	4680      	mov	r8, r0
 800674a:	4689      	mov	r9, r1
 800674c:	4620      	mov	r0, r4
 800674e:	4629      	mov	r1, r5
 8006750:	f7f9 ff52 	bl	80005f8 <__aeabi_dmul>
 8006754:	460b      	mov	r3, r1
 8006756:	4604      	mov	r4, r0
 8006758:	460d      	mov	r5, r1
 800675a:	4602      	mov	r2, r0
 800675c:	4649      	mov	r1, r9
 800675e:	4640      	mov	r0, r8
 8006760:	f7f9 fd94 	bl	800028c <__adddf3>
 8006764:	4b1d      	ldr	r3, [pc, #116]	; (80067dc <__ieee754_pow+0x3dc>)
 8006766:	4299      	cmp	r1, r3
 8006768:	ec45 4b19 	vmov	d9, r4, r5
 800676c:	4606      	mov	r6, r0
 800676e:	460f      	mov	r7, r1
 8006770:	468b      	mov	fp, r1
 8006772:	f340 82fe 	ble.w	8006d72 <__ieee754_pow+0x972>
 8006776:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800677a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800677e:	4303      	orrs	r3, r0
 8006780:	f000 81f0 	beq.w	8006b64 <__ieee754_pow+0x764>
 8006784:	a310      	add	r3, pc, #64	; (adr r3, 80067c8 <__ieee754_pow+0x3c8>)
 8006786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800678a:	ec51 0b18 	vmov	r0, r1, d8
 800678e:	f7f9 ff33 	bl	80005f8 <__aeabi_dmul>
 8006792:	a30d      	add	r3, pc, #52	; (adr r3, 80067c8 <__ieee754_pow+0x3c8>)
 8006794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006798:	e6cb      	b.n	8006532 <__ieee754_pow+0x132>
 800679a:	bf00      	nop
 800679c:	f3af 8000 	nop.w
 80067a0:	60000000 	.word	0x60000000
 80067a4:	3ff71547 	.word	0x3ff71547
 80067a8:	f85ddf44 	.word	0xf85ddf44
 80067ac:	3e54ae0b 	.word	0x3e54ae0b
 80067b0:	55555555 	.word	0x55555555
 80067b4:	3fd55555 	.word	0x3fd55555
 80067b8:	652b82fe 	.word	0x652b82fe
 80067bc:	3ff71547 	.word	0x3ff71547
 80067c0:	00000000 	.word	0x00000000
 80067c4:	bff00000 	.word	0xbff00000
 80067c8:	8800759c 	.word	0x8800759c
 80067cc:	7e37e43c 	.word	0x7e37e43c
 80067d0:	3ff00000 	.word	0x3ff00000
 80067d4:	3fd00000 	.word	0x3fd00000
 80067d8:	3fe00000 	.word	0x3fe00000
 80067dc:	408fffff 	.word	0x408fffff
 80067e0:	4bd7      	ldr	r3, [pc, #860]	; (8006b40 <__ieee754_pow+0x740>)
 80067e2:	ea03 0309 	and.w	r3, r3, r9
 80067e6:	2200      	movs	r2, #0
 80067e8:	b92b      	cbnz	r3, 80067f6 <__ieee754_pow+0x3f6>
 80067ea:	4bd6      	ldr	r3, [pc, #856]	; (8006b44 <__ieee754_pow+0x744>)
 80067ec:	f7f9 ff04 	bl	80005f8 <__aeabi_dmul>
 80067f0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80067f4:	460c      	mov	r4, r1
 80067f6:	1523      	asrs	r3, r4, #20
 80067f8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80067fc:	4413      	add	r3, r2
 80067fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006800:	4bd1      	ldr	r3, [pc, #836]	; (8006b48 <__ieee754_pow+0x748>)
 8006802:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006806:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800680a:	429c      	cmp	r4, r3
 800680c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006810:	dd08      	ble.n	8006824 <__ieee754_pow+0x424>
 8006812:	4bce      	ldr	r3, [pc, #824]	; (8006b4c <__ieee754_pow+0x74c>)
 8006814:	429c      	cmp	r4, r3
 8006816:	f340 8163 	ble.w	8006ae0 <__ieee754_pow+0x6e0>
 800681a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800681c:	3301      	adds	r3, #1
 800681e:	9309      	str	r3, [sp, #36]	; 0x24
 8006820:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006824:	2400      	movs	r4, #0
 8006826:	00e3      	lsls	r3, r4, #3
 8006828:	930b      	str	r3, [sp, #44]	; 0x2c
 800682a:	4bc9      	ldr	r3, [pc, #804]	; (8006b50 <__ieee754_pow+0x750>)
 800682c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006830:	ed93 7b00 	vldr	d7, [r3]
 8006834:	4629      	mov	r1, r5
 8006836:	ec53 2b17 	vmov	r2, r3, d7
 800683a:	eeb0 8a47 	vmov.f32	s16, s14
 800683e:	eef0 8a67 	vmov.f32	s17, s15
 8006842:	4682      	mov	sl, r0
 8006844:	f7f9 fd20 	bl	8000288 <__aeabi_dsub>
 8006848:	4652      	mov	r2, sl
 800684a:	4606      	mov	r6, r0
 800684c:	460f      	mov	r7, r1
 800684e:	462b      	mov	r3, r5
 8006850:	ec51 0b18 	vmov	r0, r1, d8
 8006854:	f7f9 fd1a 	bl	800028c <__adddf3>
 8006858:	4602      	mov	r2, r0
 800685a:	460b      	mov	r3, r1
 800685c:	2000      	movs	r0, #0
 800685e:	49bd      	ldr	r1, [pc, #756]	; (8006b54 <__ieee754_pow+0x754>)
 8006860:	f7f9 fff4 	bl	800084c <__aeabi_ddiv>
 8006864:	ec41 0b19 	vmov	d9, r0, r1
 8006868:	4602      	mov	r2, r0
 800686a:	460b      	mov	r3, r1
 800686c:	4630      	mov	r0, r6
 800686e:	4639      	mov	r1, r7
 8006870:	f7f9 fec2 	bl	80005f8 <__aeabi_dmul>
 8006874:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006878:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800687c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006880:	2300      	movs	r3, #0
 8006882:	9304      	str	r3, [sp, #16]
 8006884:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006888:	46ab      	mov	fp, r5
 800688a:	106d      	asrs	r5, r5, #1
 800688c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006890:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006894:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8006898:	2200      	movs	r2, #0
 800689a:	4640      	mov	r0, r8
 800689c:	4649      	mov	r1, r9
 800689e:	4614      	mov	r4, r2
 80068a0:	461d      	mov	r5, r3
 80068a2:	f7f9 fea9 	bl	80005f8 <__aeabi_dmul>
 80068a6:	4602      	mov	r2, r0
 80068a8:	460b      	mov	r3, r1
 80068aa:	4630      	mov	r0, r6
 80068ac:	4639      	mov	r1, r7
 80068ae:	f7f9 fceb 	bl	8000288 <__aeabi_dsub>
 80068b2:	ec53 2b18 	vmov	r2, r3, d8
 80068b6:	4606      	mov	r6, r0
 80068b8:	460f      	mov	r7, r1
 80068ba:	4620      	mov	r0, r4
 80068bc:	4629      	mov	r1, r5
 80068be:	f7f9 fce3 	bl	8000288 <__aeabi_dsub>
 80068c2:	4602      	mov	r2, r0
 80068c4:	460b      	mov	r3, r1
 80068c6:	4650      	mov	r0, sl
 80068c8:	4659      	mov	r1, fp
 80068ca:	f7f9 fcdd 	bl	8000288 <__aeabi_dsub>
 80068ce:	4642      	mov	r2, r8
 80068d0:	464b      	mov	r3, r9
 80068d2:	f7f9 fe91 	bl	80005f8 <__aeabi_dmul>
 80068d6:	4602      	mov	r2, r0
 80068d8:	460b      	mov	r3, r1
 80068da:	4630      	mov	r0, r6
 80068dc:	4639      	mov	r1, r7
 80068de:	f7f9 fcd3 	bl	8000288 <__aeabi_dsub>
 80068e2:	ec53 2b19 	vmov	r2, r3, d9
 80068e6:	f7f9 fe87 	bl	80005f8 <__aeabi_dmul>
 80068ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068ee:	ec41 0b18 	vmov	d8, r0, r1
 80068f2:	4610      	mov	r0, r2
 80068f4:	4619      	mov	r1, r3
 80068f6:	f7f9 fe7f 	bl	80005f8 <__aeabi_dmul>
 80068fa:	a37d      	add	r3, pc, #500	; (adr r3, 8006af0 <__ieee754_pow+0x6f0>)
 80068fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006900:	4604      	mov	r4, r0
 8006902:	460d      	mov	r5, r1
 8006904:	f7f9 fe78 	bl	80005f8 <__aeabi_dmul>
 8006908:	a37b      	add	r3, pc, #492	; (adr r3, 8006af8 <__ieee754_pow+0x6f8>)
 800690a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690e:	f7f9 fcbd 	bl	800028c <__adddf3>
 8006912:	4622      	mov	r2, r4
 8006914:	462b      	mov	r3, r5
 8006916:	f7f9 fe6f 	bl	80005f8 <__aeabi_dmul>
 800691a:	a379      	add	r3, pc, #484	; (adr r3, 8006b00 <__ieee754_pow+0x700>)
 800691c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006920:	f7f9 fcb4 	bl	800028c <__adddf3>
 8006924:	4622      	mov	r2, r4
 8006926:	462b      	mov	r3, r5
 8006928:	f7f9 fe66 	bl	80005f8 <__aeabi_dmul>
 800692c:	a376      	add	r3, pc, #472	; (adr r3, 8006b08 <__ieee754_pow+0x708>)
 800692e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006932:	f7f9 fcab 	bl	800028c <__adddf3>
 8006936:	4622      	mov	r2, r4
 8006938:	462b      	mov	r3, r5
 800693a:	f7f9 fe5d 	bl	80005f8 <__aeabi_dmul>
 800693e:	a374      	add	r3, pc, #464	; (adr r3, 8006b10 <__ieee754_pow+0x710>)
 8006940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006944:	f7f9 fca2 	bl	800028c <__adddf3>
 8006948:	4622      	mov	r2, r4
 800694a:	462b      	mov	r3, r5
 800694c:	f7f9 fe54 	bl	80005f8 <__aeabi_dmul>
 8006950:	a371      	add	r3, pc, #452	; (adr r3, 8006b18 <__ieee754_pow+0x718>)
 8006952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006956:	f7f9 fc99 	bl	800028c <__adddf3>
 800695a:	4622      	mov	r2, r4
 800695c:	4606      	mov	r6, r0
 800695e:	460f      	mov	r7, r1
 8006960:	462b      	mov	r3, r5
 8006962:	4620      	mov	r0, r4
 8006964:	4629      	mov	r1, r5
 8006966:	f7f9 fe47 	bl	80005f8 <__aeabi_dmul>
 800696a:	4602      	mov	r2, r0
 800696c:	460b      	mov	r3, r1
 800696e:	4630      	mov	r0, r6
 8006970:	4639      	mov	r1, r7
 8006972:	f7f9 fe41 	bl	80005f8 <__aeabi_dmul>
 8006976:	4642      	mov	r2, r8
 8006978:	4604      	mov	r4, r0
 800697a:	460d      	mov	r5, r1
 800697c:	464b      	mov	r3, r9
 800697e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006982:	f7f9 fc83 	bl	800028c <__adddf3>
 8006986:	ec53 2b18 	vmov	r2, r3, d8
 800698a:	f7f9 fe35 	bl	80005f8 <__aeabi_dmul>
 800698e:	4622      	mov	r2, r4
 8006990:	462b      	mov	r3, r5
 8006992:	f7f9 fc7b 	bl	800028c <__adddf3>
 8006996:	4642      	mov	r2, r8
 8006998:	4682      	mov	sl, r0
 800699a:	468b      	mov	fp, r1
 800699c:	464b      	mov	r3, r9
 800699e:	4640      	mov	r0, r8
 80069a0:	4649      	mov	r1, r9
 80069a2:	f7f9 fe29 	bl	80005f8 <__aeabi_dmul>
 80069a6:	4b6c      	ldr	r3, [pc, #432]	; (8006b58 <__ieee754_pow+0x758>)
 80069a8:	2200      	movs	r2, #0
 80069aa:	4606      	mov	r6, r0
 80069ac:	460f      	mov	r7, r1
 80069ae:	f7f9 fc6d 	bl	800028c <__adddf3>
 80069b2:	4652      	mov	r2, sl
 80069b4:	465b      	mov	r3, fp
 80069b6:	f7f9 fc69 	bl	800028c <__adddf3>
 80069ba:	9c04      	ldr	r4, [sp, #16]
 80069bc:	460d      	mov	r5, r1
 80069be:	4622      	mov	r2, r4
 80069c0:	460b      	mov	r3, r1
 80069c2:	4640      	mov	r0, r8
 80069c4:	4649      	mov	r1, r9
 80069c6:	f7f9 fe17 	bl	80005f8 <__aeabi_dmul>
 80069ca:	4b63      	ldr	r3, [pc, #396]	; (8006b58 <__ieee754_pow+0x758>)
 80069cc:	4680      	mov	r8, r0
 80069ce:	4689      	mov	r9, r1
 80069d0:	2200      	movs	r2, #0
 80069d2:	4620      	mov	r0, r4
 80069d4:	4629      	mov	r1, r5
 80069d6:	f7f9 fc57 	bl	8000288 <__aeabi_dsub>
 80069da:	4632      	mov	r2, r6
 80069dc:	463b      	mov	r3, r7
 80069de:	f7f9 fc53 	bl	8000288 <__aeabi_dsub>
 80069e2:	4602      	mov	r2, r0
 80069e4:	460b      	mov	r3, r1
 80069e6:	4650      	mov	r0, sl
 80069e8:	4659      	mov	r1, fp
 80069ea:	f7f9 fc4d 	bl	8000288 <__aeabi_dsub>
 80069ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80069f2:	f7f9 fe01 	bl	80005f8 <__aeabi_dmul>
 80069f6:	4622      	mov	r2, r4
 80069f8:	4606      	mov	r6, r0
 80069fa:	460f      	mov	r7, r1
 80069fc:	462b      	mov	r3, r5
 80069fe:	ec51 0b18 	vmov	r0, r1, d8
 8006a02:	f7f9 fdf9 	bl	80005f8 <__aeabi_dmul>
 8006a06:	4602      	mov	r2, r0
 8006a08:	460b      	mov	r3, r1
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	4639      	mov	r1, r7
 8006a0e:	f7f9 fc3d 	bl	800028c <__adddf3>
 8006a12:	4606      	mov	r6, r0
 8006a14:	460f      	mov	r7, r1
 8006a16:	4602      	mov	r2, r0
 8006a18:	460b      	mov	r3, r1
 8006a1a:	4640      	mov	r0, r8
 8006a1c:	4649      	mov	r1, r9
 8006a1e:	f7f9 fc35 	bl	800028c <__adddf3>
 8006a22:	9c04      	ldr	r4, [sp, #16]
 8006a24:	a33e      	add	r3, pc, #248	; (adr r3, 8006b20 <__ieee754_pow+0x720>)
 8006a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	460d      	mov	r5, r1
 8006a2e:	f7f9 fde3 	bl	80005f8 <__aeabi_dmul>
 8006a32:	4642      	mov	r2, r8
 8006a34:	ec41 0b18 	vmov	d8, r0, r1
 8006a38:	464b      	mov	r3, r9
 8006a3a:	4620      	mov	r0, r4
 8006a3c:	4629      	mov	r1, r5
 8006a3e:	f7f9 fc23 	bl	8000288 <__aeabi_dsub>
 8006a42:	4602      	mov	r2, r0
 8006a44:	460b      	mov	r3, r1
 8006a46:	4630      	mov	r0, r6
 8006a48:	4639      	mov	r1, r7
 8006a4a:	f7f9 fc1d 	bl	8000288 <__aeabi_dsub>
 8006a4e:	a336      	add	r3, pc, #216	; (adr r3, 8006b28 <__ieee754_pow+0x728>)
 8006a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a54:	f7f9 fdd0 	bl	80005f8 <__aeabi_dmul>
 8006a58:	a335      	add	r3, pc, #212	; (adr r3, 8006b30 <__ieee754_pow+0x730>)
 8006a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a5e:	4606      	mov	r6, r0
 8006a60:	460f      	mov	r7, r1
 8006a62:	4620      	mov	r0, r4
 8006a64:	4629      	mov	r1, r5
 8006a66:	f7f9 fdc7 	bl	80005f8 <__aeabi_dmul>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	4630      	mov	r0, r6
 8006a70:	4639      	mov	r1, r7
 8006a72:	f7f9 fc0b 	bl	800028c <__adddf3>
 8006a76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a78:	4b38      	ldr	r3, [pc, #224]	; (8006b5c <__ieee754_pow+0x75c>)
 8006a7a:	4413      	add	r3, r2
 8006a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a80:	f7f9 fc04 	bl	800028c <__adddf3>
 8006a84:	4682      	mov	sl, r0
 8006a86:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a88:	468b      	mov	fp, r1
 8006a8a:	f7f9 fd4b 	bl	8000524 <__aeabi_i2d>
 8006a8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a90:	4b33      	ldr	r3, [pc, #204]	; (8006b60 <__ieee754_pow+0x760>)
 8006a92:	4413      	add	r3, r2
 8006a94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a98:	4606      	mov	r6, r0
 8006a9a:	460f      	mov	r7, r1
 8006a9c:	4652      	mov	r2, sl
 8006a9e:	465b      	mov	r3, fp
 8006aa0:	ec51 0b18 	vmov	r0, r1, d8
 8006aa4:	f7f9 fbf2 	bl	800028c <__adddf3>
 8006aa8:	4642      	mov	r2, r8
 8006aaa:	464b      	mov	r3, r9
 8006aac:	f7f9 fbee 	bl	800028c <__adddf3>
 8006ab0:	4632      	mov	r2, r6
 8006ab2:	463b      	mov	r3, r7
 8006ab4:	f7f9 fbea 	bl	800028c <__adddf3>
 8006ab8:	9c04      	ldr	r4, [sp, #16]
 8006aba:	4632      	mov	r2, r6
 8006abc:	463b      	mov	r3, r7
 8006abe:	4620      	mov	r0, r4
 8006ac0:	460d      	mov	r5, r1
 8006ac2:	f7f9 fbe1 	bl	8000288 <__aeabi_dsub>
 8006ac6:	4642      	mov	r2, r8
 8006ac8:	464b      	mov	r3, r9
 8006aca:	f7f9 fbdd 	bl	8000288 <__aeabi_dsub>
 8006ace:	ec53 2b18 	vmov	r2, r3, d8
 8006ad2:	f7f9 fbd9 	bl	8000288 <__aeabi_dsub>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4650      	mov	r0, sl
 8006adc:	4659      	mov	r1, fp
 8006ade:	e606      	b.n	80066ee <__ieee754_pow+0x2ee>
 8006ae0:	2401      	movs	r4, #1
 8006ae2:	e6a0      	b.n	8006826 <__ieee754_pow+0x426>
 8006ae4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8006b38 <__ieee754_pow+0x738>
 8006ae8:	e60d      	b.n	8006706 <__ieee754_pow+0x306>
 8006aea:	bf00      	nop
 8006aec:	f3af 8000 	nop.w
 8006af0:	4a454eef 	.word	0x4a454eef
 8006af4:	3fca7e28 	.word	0x3fca7e28
 8006af8:	93c9db65 	.word	0x93c9db65
 8006afc:	3fcd864a 	.word	0x3fcd864a
 8006b00:	a91d4101 	.word	0xa91d4101
 8006b04:	3fd17460 	.word	0x3fd17460
 8006b08:	518f264d 	.word	0x518f264d
 8006b0c:	3fd55555 	.word	0x3fd55555
 8006b10:	db6fabff 	.word	0xdb6fabff
 8006b14:	3fdb6db6 	.word	0x3fdb6db6
 8006b18:	33333303 	.word	0x33333303
 8006b1c:	3fe33333 	.word	0x3fe33333
 8006b20:	e0000000 	.word	0xe0000000
 8006b24:	3feec709 	.word	0x3feec709
 8006b28:	dc3a03fd 	.word	0xdc3a03fd
 8006b2c:	3feec709 	.word	0x3feec709
 8006b30:	145b01f5 	.word	0x145b01f5
 8006b34:	be3e2fe0 	.word	0xbe3e2fe0
 8006b38:	00000000 	.word	0x00000000
 8006b3c:	3ff00000 	.word	0x3ff00000
 8006b40:	7ff00000 	.word	0x7ff00000
 8006b44:	43400000 	.word	0x43400000
 8006b48:	0003988e 	.word	0x0003988e
 8006b4c:	000bb679 	.word	0x000bb679
 8006b50:	08007688 	.word	0x08007688
 8006b54:	3ff00000 	.word	0x3ff00000
 8006b58:	40080000 	.word	0x40080000
 8006b5c:	080076a8 	.word	0x080076a8
 8006b60:	08007698 	.word	0x08007698
 8006b64:	a3b5      	add	r3, pc, #724	; (adr r3, 8006e3c <__ieee754_pow+0xa3c>)
 8006b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6a:	4640      	mov	r0, r8
 8006b6c:	4649      	mov	r1, r9
 8006b6e:	f7f9 fb8d 	bl	800028c <__adddf3>
 8006b72:	4622      	mov	r2, r4
 8006b74:	ec41 0b1a 	vmov	d10, r0, r1
 8006b78:	462b      	mov	r3, r5
 8006b7a:	4630      	mov	r0, r6
 8006b7c:	4639      	mov	r1, r7
 8006b7e:	f7f9 fb83 	bl	8000288 <__aeabi_dsub>
 8006b82:	4602      	mov	r2, r0
 8006b84:	460b      	mov	r3, r1
 8006b86:	ec51 0b1a 	vmov	r0, r1, d10
 8006b8a:	f7f9 ffc5 	bl	8000b18 <__aeabi_dcmpgt>
 8006b8e:	2800      	cmp	r0, #0
 8006b90:	f47f adf8 	bne.w	8006784 <__ieee754_pow+0x384>
 8006b94:	4aa4      	ldr	r2, [pc, #656]	; (8006e28 <__ieee754_pow+0xa28>)
 8006b96:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	f340 810b 	ble.w	8006db6 <__ieee754_pow+0x9b6>
 8006ba0:	151b      	asrs	r3, r3, #20
 8006ba2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006ba6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006baa:	fa4a f303 	asr.w	r3, sl, r3
 8006bae:	445b      	add	r3, fp
 8006bb0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006bb4:	4e9d      	ldr	r6, [pc, #628]	; (8006e2c <__ieee754_pow+0xa2c>)
 8006bb6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006bba:	4116      	asrs	r6, r2
 8006bbc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8006bc0:	2000      	movs	r0, #0
 8006bc2:	ea23 0106 	bic.w	r1, r3, r6
 8006bc6:	f1c2 0214 	rsb	r2, r2, #20
 8006bca:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8006bce:	fa4a fa02 	asr.w	sl, sl, r2
 8006bd2:	f1bb 0f00 	cmp.w	fp, #0
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	460b      	mov	r3, r1
 8006bda:	4620      	mov	r0, r4
 8006bdc:	4629      	mov	r1, r5
 8006bde:	bfb8      	it	lt
 8006be0:	f1ca 0a00 	rsblt	sl, sl, #0
 8006be4:	f7f9 fb50 	bl	8000288 <__aeabi_dsub>
 8006be8:	ec41 0b19 	vmov	d9, r0, r1
 8006bec:	4642      	mov	r2, r8
 8006bee:	464b      	mov	r3, r9
 8006bf0:	ec51 0b19 	vmov	r0, r1, d9
 8006bf4:	f7f9 fb4a 	bl	800028c <__adddf3>
 8006bf8:	2400      	movs	r4, #0
 8006bfa:	a379      	add	r3, pc, #484	; (adr r3, 8006de0 <__ieee754_pow+0x9e0>)
 8006bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c00:	4620      	mov	r0, r4
 8006c02:	460d      	mov	r5, r1
 8006c04:	f7f9 fcf8 	bl	80005f8 <__aeabi_dmul>
 8006c08:	ec53 2b19 	vmov	r2, r3, d9
 8006c0c:	4606      	mov	r6, r0
 8006c0e:	460f      	mov	r7, r1
 8006c10:	4620      	mov	r0, r4
 8006c12:	4629      	mov	r1, r5
 8006c14:	f7f9 fb38 	bl	8000288 <__aeabi_dsub>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	4640      	mov	r0, r8
 8006c1e:	4649      	mov	r1, r9
 8006c20:	f7f9 fb32 	bl	8000288 <__aeabi_dsub>
 8006c24:	a370      	add	r3, pc, #448	; (adr r3, 8006de8 <__ieee754_pow+0x9e8>)
 8006c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2a:	f7f9 fce5 	bl	80005f8 <__aeabi_dmul>
 8006c2e:	a370      	add	r3, pc, #448	; (adr r3, 8006df0 <__ieee754_pow+0x9f0>)
 8006c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c34:	4680      	mov	r8, r0
 8006c36:	4689      	mov	r9, r1
 8006c38:	4620      	mov	r0, r4
 8006c3a:	4629      	mov	r1, r5
 8006c3c:	f7f9 fcdc 	bl	80005f8 <__aeabi_dmul>
 8006c40:	4602      	mov	r2, r0
 8006c42:	460b      	mov	r3, r1
 8006c44:	4640      	mov	r0, r8
 8006c46:	4649      	mov	r1, r9
 8006c48:	f7f9 fb20 	bl	800028c <__adddf3>
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	460d      	mov	r5, r1
 8006c50:	4602      	mov	r2, r0
 8006c52:	460b      	mov	r3, r1
 8006c54:	4630      	mov	r0, r6
 8006c56:	4639      	mov	r1, r7
 8006c58:	f7f9 fb18 	bl	800028c <__adddf3>
 8006c5c:	4632      	mov	r2, r6
 8006c5e:	463b      	mov	r3, r7
 8006c60:	4680      	mov	r8, r0
 8006c62:	4689      	mov	r9, r1
 8006c64:	f7f9 fb10 	bl	8000288 <__aeabi_dsub>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	4620      	mov	r0, r4
 8006c6e:	4629      	mov	r1, r5
 8006c70:	f7f9 fb0a 	bl	8000288 <__aeabi_dsub>
 8006c74:	4642      	mov	r2, r8
 8006c76:	4606      	mov	r6, r0
 8006c78:	460f      	mov	r7, r1
 8006c7a:	464b      	mov	r3, r9
 8006c7c:	4640      	mov	r0, r8
 8006c7e:	4649      	mov	r1, r9
 8006c80:	f7f9 fcba 	bl	80005f8 <__aeabi_dmul>
 8006c84:	a35c      	add	r3, pc, #368	; (adr r3, 8006df8 <__ieee754_pow+0x9f8>)
 8006c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c8a:	4604      	mov	r4, r0
 8006c8c:	460d      	mov	r5, r1
 8006c8e:	f7f9 fcb3 	bl	80005f8 <__aeabi_dmul>
 8006c92:	a35b      	add	r3, pc, #364	; (adr r3, 8006e00 <__ieee754_pow+0xa00>)
 8006c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c98:	f7f9 faf6 	bl	8000288 <__aeabi_dsub>
 8006c9c:	4622      	mov	r2, r4
 8006c9e:	462b      	mov	r3, r5
 8006ca0:	f7f9 fcaa 	bl	80005f8 <__aeabi_dmul>
 8006ca4:	a358      	add	r3, pc, #352	; (adr r3, 8006e08 <__ieee754_pow+0xa08>)
 8006ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006caa:	f7f9 faef 	bl	800028c <__adddf3>
 8006cae:	4622      	mov	r2, r4
 8006cb0:	462b      	mov	r3, r5
 8006cb2:	f7f9 fca1 	bl	80005f8 <__aeabi_dmul>
 8006cb6:	a356      	add	r3, pc, #344	; (adr r3, 8006e10 <__ieee754_pow+0xa10>)
 8006cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cbc:	f7f9 fae4 	bl	8000288 <__aeabi_dsub>
 8006cc0:	4622      	mov	r2, r4
 8006cc2:	462b      	mov	r3, r5
 8006cc4:	f7f9 fc98 	bl	80005f8 <__aeabi_dmul>
 8006cc8:	a353      	add	r3, pc, #332	; (adr r3, 8006e18 <__ieee754_pow+0xa18>)
 8006cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cce:	f7f9 fadd 	bl	800028c <__adddf3>
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	462b      	mov	r3, r5
 8006cd6:	f7f9 fc8f 	bl	80005f8 <__aeabi_dmul>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	460b      	mov	r3, r1
 8006cde:	4640      	mov	r0, r8
 8006ce0:	4649      	mov	r1, r9
 8006ce2:	f7f9 fad1 	bl	8000288 <__aeabi_dsub>
 8006ce6:	4604      	mov	r4, r0
 8006ce8:	460d      	mov	r5, r1
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	4640      	mov	r0, r8
 8006cf0:	4649      	mov	r1, r9
 8006cf2:	f7f9 fc81 	bl	80005f8 <__aeabi_dmul>
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	ec41 0b19 	vmov	d9, r0, r1
 8006cfc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d00:	4620      	mov	r0, r4
 8006d02:	4629      	mov	r1, r5
 8006d04:	f7f9 fac0 	bl	8000288 <__aeabi_dsub>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	ec51 0b19 	vmov	r0, r1, d9
 8006d10:	f7f9 fd9c 	bl	800084c <__aeabi_ddiv>
 8006d14:	4632      	mov	r2, r6
 8006d16:	4604      	mov	r4, r0
 8006d18:	460d      	mov	r5, r1
 8006d1a:	463b      	mov	r3, r7
 8006d1c:	4640      	mov	r0, r8
 8006d1e:	4649      	mov	r1, r9
 8006d20:	f7f9 fc6a 	bl	80005f8 <__aeabi_dmul>
 8006d24:	4632      	mov	r2, r6
 8006d26:	463b      	mov	r3, r7
 8006d28:	f7f9 fab0 	bl	800028c <__adddf3>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	460b      	mov	r3, r1
 8006d30:	4620      	mov	r0, r4
 8006d32:	4629      	mov	r1, r5
 8006d34:	f7f9 faa8 	bl	8000288 <__aeabi_dsub>
 8006d38:	4642      	mov	r2, r8
 8006d3a:	464b      	mov	r3, r9
 8006d3c:	f7f9 faa4 	bl	8000288 <__aeabi_dsub>
 8006d40:	460b      	mov	r3, r1
 8006d42:	4602      	mov	r2, r0
 8006d44:	493a      	ldr	r1, [pc, #232]	; (8006e30 <__ieee754_pow+0xa30>)
 8006d46:	2000      	movs	r0, #0
 8006d48:	f7f9 fa9e 	bl	8000288 <__aeabi_dsub>
 8006d4c:	e9cd 0100 	strd	r0, r1, [sp]
 8006d50:	9b01      	ldr	r3, [sp, #4]
 8006d52:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006d56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d5a:	da2f      	bge.n	8006dbc <__ieee754_pow+0x9bc>
 8006d5c:	4650      	mov	r0, sl
 8006d5e:	ed9d 0b00 	vldr	d0, [sp]
 8006d62:	f000 f9cd 	bl	8007100 <scalbn>
 8006d66:	ec51 0b10 	vmov	r0, r1, d0
 8006d6a:	ec53 2b18 	vmov	r2, r3, d8
 8006d6e:	f7ff bbe0 	b.w	8006532 <__ieee754_pow+0x132>
 8006d72:	4b30      	ldr	r3, [pc, #192]	; (8006e34 <__ieee754_pow+0xa34>)
 8006d74:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006d78:	429e      	cmp	r6, r3
 8006d7a:	f77f af0b 	ble.w	8006b94 <__ieee754_pow+0x794>
 8006d7e:	4b2e      	ldr	r3, [pc, #184]	; (8006e38 <__ieee754_pow+0xa38>)
 8006d80:	440b      	add	r3, r1
 8006d82:	4303      	orrs	r3, r0
 8006d84:	d00b      	beq.n	8006d9e <__ieee754_pow+0x99e>
 8006d86:	a326      	add	r3, pc, #152	; (adr r3, 8006e20 <__ieee754_pow+0xa20>)
 8006d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d8c:	ec51 0b18 	vmov	r0, r1, d8
 8006d90:	f7f9 fc32 	bl	80005f8 <__aeabi_dmul>
 8006d94:	a322      	add	r3, pc, #136	; (adr r3, 8006e20 <__ieee754_pow+0xa20>)
 8006d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9a:	f7ff bbca 	b.w	8006532 <__ieee754_pow+0x132>
 8006d9e:	4622      	mov	r2, r4
 8006da0:	462b      	mov	r3, r5
 8006da2:	f7f9 fa71 	bl	8000288 <__aeabi_dsub>
 8006da6:	4642      	mov	r2, r8
 8006da8:	464b      	mov	r3, r9
 8006daa:	f7f9 feab 	bl	8000b04 <__aeabi_dcmpge>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	f43f aef0 	beq.w	8006b94 <__ieee754_pow+0x794>
 8006db4:	e7e7      	b.n	8006d86 <__ieee754_pow+0x986>
 8006db6:	f04f 0a00 	mov.w	sl, #0
 8006dba:	e717      	b.n	8006bec <__ieee754_pow+0x7ec>
 8006dbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	e7d2      	b.n	8006d6a <__ieee754_pow+0x96a>
 8006dc4:	491a      	ldr	r1, [pc, #104]	; (8006e30 <__ieee754_pow+0xa30>)
 8006dc6:	2000      	movs	r0, #0
 8006dc8:	f7ff bb9e 	b.w	8006508 <__ieee754_pow+0x108>
 8006dcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dd0:	f7ff bb9a 	b.w	8006508 <__ieee754_pow+0x108>
 8006dd4:	9000      	str	r0, [sp, #0]
 8006dd6:	f7ff bb76 	b.w	80064c6 <__ieee754_pow+0xc6>
 8006dda:	2100      	movs	r1, #0
 8006ddc:	f7ff bb60 	b.w	80064a0 <__ieee754_pow+0xa0>
 8006de0:	00000000 	.word	0x00000000
 8006de4:	3fe62e43 	.word	0x3fe62e43
 8006de8:	fefa39ef 	.word	0xfefa39ef
 8006dec:	3fe62e42 	.word	0x3fe62e42
 8006df0:	0ca86c39 	.word	0x0ca86c39
 8006df4:	be205c61 	.word	0xbe205c61
 8006df8:	72bea4d0 	.word	0x72bea4d0
 8006dfc:	3e663769 	.word	0x3e663769
 8006e00:	c5d26bf1 	.word	0xc5d26bf1
 8006e04:	3ebbbd41 	.word	0x3ebbbd41
 8006e08:	af25de2c 	.word	0xaf25de2c
 8006e0c:	3f11566a 	.word	0x3f11566a
 8006e10:	16bebd93 	.word	0x16bebd93
 8006e14:	3f66c16c 	.word	0x3f66c16c
 8006e18:	5555553e 	.word	0x5555553e
 8006e1c:	3fc55555 	.word	0x3fc55555
 8006e20:	c2f8f359 	.word	0xc2f8f359
 8006e24:	01a56e1f 	.word	0x01a56e1f
 8006e28:	3fe00000 	.word	0x3fe00000
 8006e2c:	000fffff 	.word	0x000fffff
 8006e30:	3ff00000 	.word	0x3ff00000
 8006e34:	4090cbff 	.word	0x4090cbff
 8006e38:	3f6f3400 	.word	0x3f6f3400
 8006e3c:	652b82fe 	.word	0x652b82fe
 8006e40:	3c971547 	.word	0x3c971547

08006e44 <__ieee754_sqrt>:
 8006e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e48:	ec55 4b10 	vmov	r4, r5, d0
 8006e4c:	4e56      	ldr	r6, [pc, #344]	; (8006fa8 <__ieee754_sqrt+0x164>)
 8006e4e:	43ae      	bics	r6, r5
 8006e50:	ee10 0a10 	vmov	r0, s0
 8006e54:	ee10 3a10 	vmov	r3, s0
 8006e58:	4629      	mov	r1, r5
 8006e5a:	462a      	mov	r2, r5
 8006e5c:	d110      	bne.n	8006e80 <__ieee754_sqrt+0x3c>
 8006e5e:	ee10 2a10 	vmov	r2, s0
 8006e62:	462b      	mov	r3, r5
 8006e64:	f7f9 fbc8 	bl	80005f8 <__aeabi_dmul>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	460b      	mov	r3, r1
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	4629      	mov	r1, r5
 8006e70:	f7f9 fa0c 	bl	800028c <__adddf3>
 8006e74:	4604      	mov	r4, r0
 8006e76:	460d      	mov	r5, r1
 8006e78:	ec45 4b10 	vmov	d0, r4, r5
 8006e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e80:	2d00      	cmp	r5, #0
 8006e82:	dc10      	bgt.n	8006ea6 <__ieee754_sqrt+0x62>
 8006e84:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006e88:	4330      	orrs	r0, r6
 8006e8a:	d0f5      	beq.n	8006e78 <__ieee754_sqrt+0x34>
 8006e8c:	b15d      	cbz	r5, 8006ea6 <__ieee754_sqrt+0x62>
 8006e8e:	ee10 2a10 	vmov	r2, s0
 8006e92:	462b      	mov	r3, r5
 8006e94:	ee10 0a10 	vmov	r0, s0
 8006e98:	f7f9 f9f6 	bl	8000288 <__aeabi_dsub>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	460b      	mov	r3, r1
 8006ea0:	f7f9 fcd4 	bl	800084c <__aeabi_ddiv>
 8006ea4:	e7e6      	b.n	8006e74 <__ieee754_sqrt+0x30>
 8006ea6:	1509      	asrs	r1, r1, #20
 8006ea8:	d076      	beq.n	8006f98 <__ieee754_sqrt+0x154>
 8006eaa:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006eae:	07ce      	lsls	r6, r1, #31
 8006eb0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8006eb4:	bf5e      	ittt	pl
 8006eb6:	0fda      	lsrpl	r2, r3, #31
 8006eb8:	005b      	lslpl	r3, r3, #1
 8006eba:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8006ebe:	0fda      	lsrs	r2, r3, #31
 8006ec0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8006ec4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8006ec8:	2000      	movs	r0, #0
 8006eca:	106d      	asrs	r5, r5, #1
 8006ecc:	005b      	lsls	r3, r3, #1
 8006ece:	f04f 0e16 	mov.w	lr, #22
 8006ed2:	4684      	mov	ip, r0
 8006ed4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006ed8:	eb0c 0401 	add.w	r4, ip, r1
 8006edc:	4294      	cmp	r4, r2
 8006ede:	bfde      	ittt	le
 8006ee0:	1b12      	suble	r2, r2, r4
 8006ee2:	eb04 0c01 	addle.w	ip, r4, r1
 8006ee6:	1840      	addle	r0, r0, r1
 8006ee8:	0052      	lsls	r2, r2, #1
 8006eea:	f1be 0e01 	subs.w	lr, lr, #1
 8006eee:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8006ef2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006ef6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006efa:	d1ed      	bne.n	8006ed8 <__ieee754_sqrt+0x94>
 8006efc:	4671      	mov	r1, lr
 8006efe:	2720      	movs	r7, #32
 8006f00:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8006f04:	4562      	cmp	r2, ip
 8006f06:	eb04 060e 	add.w	r6, r4, lr
 8006f0a:	dc02      	bgt.n	8006f12 <__ieee754_sqrt+0xce>
 8006f0c:	d113      	bne.n	8006f36 <__ieee754_sqrt+0xf2>
 8006f0e:	429e      	cmp	r6, r3
 8006f10:	d811      	bhi.n	8006f36 <__ieee754_sqrt+0xf2>
 8006f12:	2e00      	cmp	r6, #0
 8006f14:	eb06 0e04 	add.w	lr, r6, r4
 8006f18:	da43      	bge.n	8006fa2 <__ieee754_sqrt+0x15e>
 8006f1a:	f1be 0f00 	cmp.w	lr, #0
 8006f1e:	db40      	blt.n	8006fa2 <__ieee754_sqrt+0x15e>
 8006f20:	f10c 0801 	add.w	r8, ip, #1
 8006f24:	eba2 020c 	sub.w	r2, r2, ip
 8006f28:	429e      	cmp	r6, r3
 8006f2a:	bf88      	it	hi
 8006f2c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8006f30:	1b9b      	subs	r3, r3, r6
 8006f32:	4421      	add	r1, r4
 8006f34:	46c4      	mov	ip, r8
 8006f36:	0052      	lsls	r2, r2, #1
 8006f38:	3f01      	subs	r7, #1
 8006f3a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8006f3e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8006f42:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006f46:	d1dd      	bne.n	8006f04 <__ieee754_sqrt+0xc0>
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	d006      	beq.n	8006f5a <__ieee754_sqrt+0x116>
 8006f4c:	1c4c      	adds	r4, r1, #1
 8006f4e:	bf13      	iteet	ne
 8006f50:	3101      	addne	r1, #1
 8006f52:	3001      	addeq	r0, #1
 8006f54:	4639      	moveq	r1, r7
 8006f56:	f021 0101 	bicne.w	r1, r1, #1
 8006f5a:	1043      	asrs	r3, r0, #1
 8006f5c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006f60:	0849      	lsrs	r1, r1, #1
 8006f62:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006f66:	07c2      	lsls	r2, r0, #31
 8006f68:	bf48      	it	mi
 8006f6a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8006f6e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8006f72:	460c      	mov	r4, r1
 8006f74:	463d      	mov	r5, r7
 8006f76:	e77f      	b.n	8006e78 <__ieee754_sqrt+0x34>
 8006f78:	0ada      	lsrs	r2, r3, #11
 8006f7a:	3815      	subs	r0, #21
 8006f7c:	055b      	lsls	r3, r3, #21
 8006f7e:	2a00      	cmp	r2, #0
 8006f80:	d0fa      	beq.n	8006f78 <__ieee754_sqrt+0x134>
 8006f82:	02d7      	lsls	r7, r2, #11
 8006f84:	d50a      	bpl.n	8006f9c <__ieee754_sqrt+0x158>
 8006f86:	f1c1 0420 	rsb	r4, r1, #32
 8006f8a:	fa23 f404 	lsr.w	r4, r3, r4
 8006f8e:	1e4d      	subs	r5, r1, #1
 8006f90:	408b      	lsls	r3, r1
 8006f92:	4322      	orrs	r2, r4
 8006f94:	1b41      	subs	r1, r0, r5
 8006f96:	e788      	b.n	8006eaa <__ieee754_sqrt+0x66>
 8006f98:	4608      	mov	r0, r1
 8006f9a:	e7f0      	b.n	8006f7e <__ieee754_sqrt+0x13a>
 8006f9c:	0052      	lsls	r2, r2, #1
 8006f9e:	3101      	adds	r1, #1
 8006fa0:	e7ef      	b.n	8006f82 <__ieee754_sqrt+0x13e>
 8006fa2:	46e0      	mov	r8, ip
 8006fa4:	e7be      	b.n	8006f24 <__ieee754_sqrt+0xe0>
 8006fa6:	bf00      	nop
 8006fa8:	7ff00000 	.word	0x7ff00000

08006fac <fabs>:
 8006fac:	ec51 0b10 	vmov	r0, r1, d0
 8006fb0:	ee10 2a10 	vmov	r2, s0
 8006fb4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006fb8:	ec43 2b10 	vmov	d0, r2, r3
 8006fbc:	4770      	bx	lr

08006fbe <finite>:
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	ed8d 0b00 	vstr	d0, [sp]
 8006fc4:	9801      	ldr	r0, [sp, #4]
 8006fc6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8006fca:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006fce:	0fc0      	lsrs	r0, r0, #31
 8006fd0:	b002      	add	sp, #8
 8006fd2:	4770      	bx	lr
 8006fd4:	0000      	movs	r0, r0
	...

08006fd8 <nan>:
 8006fd8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006fe0 <nan+0x8>
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop
 8006fe0:	00000000 	.word	0x00000000
 8006fe4:	7ff80000 	.word	0x7ff80000

08006fe8 <rint>:
 8006fe8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fea:	ec51 0b10 	vmov	r0, r1, d0
 8006fee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006ff2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8006ff6:	2e13      	cmp	r6, #19
 8006ff8:	ee10 4a10 	vmov	r4, s0
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8007002:	dc58      	bgt.n	80070b6 <rint+0xce>
 8007004:	2e00      	cmp	r6, #0
 8007006:	da2b      	bge.n	8007060 <rint+0x78>
 8007008:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800700c:	4302      	orrs	r2, r0
 800700e:	d023      	beq.n	8007058 <rint+0x70>
 8007010:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8007014:	4302      	orrs	r2, r0
 8007016:	4254      	negs	r4, r2
 8007018:	4314      	orrs	r4, r2
 800701a:	0c4b      	lsrs	r3, r1, #17
 800701c:	0b24      	lsrs	r4, r4, #12
 800701e:	045b      	lsls	r3, r3, #17
 8007020:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8007024:	ea44 0103 	orr.w	r1, r4, r3
 8007028:	4b32      	ldr	r3, [pc, #200]	; (80070f4 <rint+0x10c>)
 800702a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800702e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	4630      	mov	r0, r6
 8007038:	4639      	mov	r1, r7
 800703a:	f7f9 f927 	bl	800028c <__adddf3>
 800703e:	e9cd 0100 	strd	r0, r1, [sp]
 8007042:	463b      	mov	r3, r7
 8007044:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007048:	4632      	mov	r2, r6
 800704a:	f7f9 f91d 	bl	8000288 <__aeabi_dsub>
 800704e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007052:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8007056:	4639      	mov	r1, r7
 8007058:	ec41 0b10 	vmov	d0, r0, r1
 800705c:	b003      	add	sp, #12
 800705e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007060:	4a25      	ldr	r2, [pc, #148]	; (80070f8 <rint+0x110>)
 8007062:	4132      	asrs	r2, r6
 8007064:	ea01 0702 	and.w	r7, r1, r2
 8007068:	4307      	orrs	r7, r0
 800706a:	d0f5      	beq.n	8007058 <rint+0x70>
 800706c:	0851      	lsrs	r1, r2, #1
 800706e:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8007072:	4314      	orrs	r4, r2
 8007074:	d00c      	beq.n	8007090 <rint+0xa8>
 8007076:	ea23 0201 	bic.w	r2, r3, r1
 800707a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800707e:	2e13      	cmp	r6, #19
 8007080:	fa43 f606 	asr.w	r6, r3, r6
 8007084:	bf0c      	ite	eq
 8007086:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800708a:	2400      	movne	r4, #0
 800708c:	ea42 0306 	orr.w	r3, r2, r6
 8007090:	4918      	ldr	r1, [pc, #96]	; (80070f4 <rint+0x10c>)
 8007092:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8007096:	4622      	mov	r2, r4
 8007098:	e9d5 4500 	ldrd	r4, r5, [r5]
 800709c:	4620      	mov	r0, r4
 800709e:	4629      	mov	r1, r5
 80070a0:	f7f9 f8f4 	bl	800028c <__adddf3>
 80070a4:	e9cd 0100 	strd	r0, r1, [sp]
 80070a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070ac:	4622      	mov	r2, r4
 80070ae:	462b      	mov	r3, r5
 80070b0:	f7f9 f8ea 	bl	8000288 <__aeabi_dsub>
 80070b4:	e7d0      	b.n	8007058 <rint+0x70>
 80070b6:	2e33      	cmp	r6, #51	; 0x33
 80070b8:	dd07      	ble.n	80070ca <rint+0xe2>
 80070ba:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80070be:	d1cb      	bne.n	8007058 <rint+0x70>
 80070c0:	ee10 2a10 	vmov	r2, s0
 80070c4:	f7f9 f8e2 	bl	800028c <__adddf3>
 80070c8:	e7c6      	b.n	8007058 <rint+0x70>
 80070ca:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 80070ce:	f04f 36ff 	mov.w	r6, #4294967295
 80070d2:	40d6      	lsrs	r6, r2
 80070d4:	4230      	tst	r0, r6
 80070d6:	d0bf      	beq.n	8007058 <rint+0x70>
 80070d8:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 80070dc:	ea4f 0156 	mov.w	r1, r6, lsr #1
 80070e0:	bf1f      	itttt	ne
 80070e2:	ea24 0101 	bicne.w	r1, r4, r1
 80070e6:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80070ea:	fa44 f202 	asrne.w	r2, r4, r2
 80070ee:	ea41 0402 	orrne.w	r4, r1, r2
 80070f2:	e7cd      	b.n	8007090 <rint+0xa8>
 80070f4:	080076b8 	.word	0x080076b8
 80070f8:	000fffff 	.word	0x000fffff
 80070fc:	00000000 	.word	0x00000000

08007100 <scalbn>:
 8007100:	b570      	push	{r4, r5, r6, lr}
 8007102:	ec55 4b10 	vmov	r4, r5, d0
 8007106:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800710a:	4606      	mov	r6, r0
 800710c:	462b      	mov	r3, r5
 800710e:	b99a      	cbnz	r2, 8007138 <scalbn+0x38>
 8007110:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007114:	4323      	orrs	r3, r4
 8007116:	d036      	beq.n	8007186 <scalbn+0x86>
 8007118:	4b39      	ldr	r3, [pc, #228]	; (8007200 <scalbn+0x100>)
 800711a:	4629      	mov	r1, r5
 800711c:	ee10 0a10 	vmov	r0, s0
 8007120:	2200      	movs	r2, #0
 8007122:	f7f9 fa69 	bl	80005f8 <__aeabi_dmul>
 8007126:	4b37      	ldr	r3, [pc, #220]	; (8007204 <scalbn+0x104>)
 8007128:	429e      	cmp	r6, r3
 800712a:	4604      	mov	r4, r0
 800712c:	460d      	mov	r5, r1
 800712e:	da10      	bge.n	8007152 <scalbn+0x52>
 8007130:	a32b      	add	r3, pc, #172	; (adr r3, 80071e0 <scalbn+0xe0>)
 8007132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007136:	e03a      	b.n	80071ae <scalbn+0xae>
 8007138:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800713c:	428a      	cmp	r2, r1
 800713e:	d10c      	bne.n	800715a <scalbn+0x5a>
 8007140:	ee10 2a10 	vmov	r2, s0
 8007144:	4620      	mov	r0, r4
 8007146:	4629      	mov	r1, r5
 8007148:	f7f9 f8a0 	bl	800028c <__adddf3>
 800714c:	4604      	mov	r4, r0
 800714e:	460d      	mov	r5, r1
 8007150:	e019      	b.n	8007186 <scalbn+0x86>
 8007152:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007156:	460b      	mov	r3, r1
 8007158:	3a36      	subs	r2, #54	; 0x36
 800715a:	4432      	add	r2, r6
 800715c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007160:	428a      	cmp	r2, r1
 8007162:	dd08      	ble.n	8007176 <scalbn+0x76>
 8007164:	2d00      	cmp	r5, #0
 8007166:	a120      	add	r1, pc, #128	; (adr r1, 80071e8 <scalbn+0xe8>)
 8007168:	e9d1 0100 	ldrd	r0, r1, [r1]
 800716c:	da1c      	bge.n	80071a8 <scalbn+0xa8>
 800716e:	a120      	add	r1, pc, #128	; (adr r1, 80071f0 <scalbn+0xf0>)
 8007170:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007174:	e018      	b.n	80071a8 <scalbn+0xa8>
 8007176:	2a00      	cmp	r2, #0
 8007178:	dd08      	ble.n	800718c <scalbn+0x8c>
 800717a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800717e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007182:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007186:	ec45 4b10 	vmov	d0, r4, r5
 800718a:	bd70      	pop	{r4, r5, r6, pc}
 800718c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007190:	da19      	bge.n	80071c6 <scalbn+0xc6>
 8007192:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007196:	429e      	cmp	r6, r3
 8007198:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800719c:	dd0a      	ble.n	80071b4 <scalbn+0xb4>
 800719e:	a112      	add	r1, pc, #72	; (adr r1, 80071e8 <scalbn+0xe8>)
 80071a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d1e2      	bne.n	800716e <scalbn+0x6e>
 80071a8:	a30f      	add	r3, pc, #60	; (adr r3, 80071e8 <scalbn+0xe8>)
 80071aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ae:	f7f9 fa23 	bl	80005f8 <__aeabi_dmul>
 80071b2:	e7cb      	b.n	800714c <scalbn+0x4c>
 80071b4:	a10a      	add	r1, pc, #40	; (adr r1, 80071e0 <scalbn+0xe0>)
 80071b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d0b8      	beq.n	8007130 <scalbn+0x30>
 80071be:	a10e      	add	r1, pc, #56	; (adr r1, 80071f8 <scalbn+0xf8>)
 80071c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071c4:	e7b4      	b.n	8007130 <scalbn+0x30>
 80071c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80071ca:	3236      	adds	r2, #54	; 0x36
 80071cc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80071d0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80071d4:	4620      	mov	r0, r4
 80071d6:	4b0c      	ldr	r3, [pc, #48]	; (8007208 <scalbn+0x108>)
 80071d8:	2200      	movs	r2, #0
 80071da:	e7e8      	b.n	80071ae <scalbn+0xae>
 80071dc:	f3af 8000 	nop.w
 80071e0:	c2f8f359 	.word	0xc2f8f359
 80071e4:	01a56e1f 	.word	0x01a56e1f
 80071e8:	8800759c 	.word	0x8800759c
 80071ec:	7e37e43c 	.word	0x7e37e43c
 80071f0:	8800759c 	.word	0x8800759c
 80071f4:	fe37e43c 	.word	0xfe37e43c
 80071f8:	c2f8f359 	.word	0xc2f8f359
 80071fc:	81a56e1f 	.word	0x81a56e1f
 8007200:	43500000 	.word	0x43500000
 8007204:	ffff3cb0 	.word	0xffff3cb0
 8007208:	3c900000 	.word	0x3c900000

0800720c <_init>:
 800720c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800720e:	bf00      	nop
 8007210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007212:	bc08      	pop	{r3}
 8007214:	469e      	mov	lr, r3
 8007216:	4770      	bx	lr

08007218 <_fini>:
 8007218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800721a:	bf00      	nop
 800721c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800721e:	bc08      	pop	{r3}
 8007220:	469e      	mov	lr, r3
 8007222:	4770      	bx	lr
