<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>ACX_MLP72_INT8_MULT_4X</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part218.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part220.htm">Next &gt;</a></p><p class="s16" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark257">&zwnj;</a>ACX_MLP72_INT8_MULT_4X<a name="bookmark421">&zwnj;</a></p><p class="s3" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_MLP72_INT8_MULT_4X primitive is a simple multiplier block with support for up to four parallel multipliers using 8-bit two&#39;s-complement signed, signed magnitude, or unsigned integers. For higher performance operation, additional input and/or output registers can be enabled. Enabling each register causes an additional cycle of latency.</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 123pt;text-indent: 0pt;text-align: left;"><span><img width="364" height="805" alt="image" src="Image_276.jpg"/></span></p><p class="s18" style="padding-top: 4pt;text-indent: 0pt;text-align: center;">Figure 51: <span class="h4">ACX_MLP72_INT8_MULT_4X Block Diagram</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part220.htm">Parameters</a><a class="toc0" href="part221.htm">Ports</a><a class="toc0" href="part222.htm">Timing Diagrams</a><a class="toc0" href="part223.htm">Inference</a><a class="toc1" href="part224.htm">Examples</a><a class="toc2" href="part225.htm">inreg_enable = 0, outreg_enable=0</a><a class="toc2" href="part226.htm">inreg_enable = 0, outreg_enable=1</a><a class="toc2" href="part227.htm">inreg_enable = 0, outreg_enable=1, with reset</a><a class="toc2" href="part228.htm">inreg_enable=1, outreg_enable=1, with input clock enable and output clock enable</a><a class="toc0" href="part229.htm">Instantiation Template</a><a class="toc1" href="part230.htm">Verilog</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part218.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part220.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
