# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:23 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:24 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:24 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:24 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:32:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:32:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:25 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:32:26 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:26 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:32:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:26 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:32:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:26 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 17:32:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:26 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 17:32:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:26 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:32:27 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:27 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:32:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:27 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 17:32:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:27 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 17:32:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:27 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 17:32:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:27 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 17:32:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:27 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 17:32:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:27 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 17:32:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 17:32:28 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftzska3n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzska3n
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
add wave -position end  sim:/pipelined_testbench/dut/ALU/as
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:50:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:40 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:41 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:50:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:42 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 17:50:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:50:44 on Nov 23,2025, Elapsed time: 0:18:16
# Errors: 0, Warnings: 4
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 17:50:44 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftvj5th5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvj5th5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:51:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:51:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:51:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:51:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:51:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:51:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 17:51:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:51:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:49 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:51:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:49 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:51:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:50 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:51:51 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:51 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:51:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:51 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:51:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:51 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:51:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:51 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 17:51:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:51 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 17:51:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:51 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:51:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:51 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:51:52 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:52 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 17:51:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:52 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 17:51:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:52 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 17:51:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:52 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 17:51:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:52 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 17:51:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:52 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 17:51:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:51:54 on Nov 23,2025, Elapsed time: 0:01:10
# Errors: 4, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 17:51:54 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftzvym3w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzvym3w
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:48 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:53:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:48 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:53:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:48 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:53:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 17:53:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:53:51 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:53:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 17:53:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 17:53:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 17:53:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 17:53:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 17:53:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 17:53:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:54:07 on Nov 23,2025, Elapsed time: 0:02:13
# Errors: 0, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 17:54:07 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftzshthh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzshthh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:36 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 18:05:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:36 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:05:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:36 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:05:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:36 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 18:05:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:37 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 18:05:38 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:38 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:05:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:38 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:05:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:38 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 18:05:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:38 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:05:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:38 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 18:05:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:38 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 18:05:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 18:05:40 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:40 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 18:05:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:40 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 18:05:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:05:42 on Nov 23,2025, Elapsed time: 0:11:35
# Errors: 0, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 18:05:42 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftf5twq9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf5twq9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 18:10:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:10:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:26 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:10:27 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:27 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:10:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:27 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 18:10:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:27 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 18:10:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:27 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 18:10:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:27 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:10:28 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:28 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 18:10:28 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:28 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 18:10:28 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:28 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 18:10:28 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:28 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 18:10:28 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:28 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 18:10:28 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:28 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 18:10:28 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:10:32 on Nov 23,2025, Elapsed time: 0:04:50
# Errors: 4, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 18:10:32 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftzya921".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzya921
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:43 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 18:11:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:43 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:11:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:43 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:11:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:43 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 18:11:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:43 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:11:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:43 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 18:11:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:43 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 18:11:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:43 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 18:11:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:43 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 18:11:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:43 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 18:11:44 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:44 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 18:11:45 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:11:50 on Nov 23,2025, Elapsed time: 0:01:18
# Errors: 4, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 18:11:50 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftt1c4ih".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt1c4ih
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:34 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 18:13:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:34 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:13:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:35 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:13:36 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:36 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 18:13:37 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:37 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 18:13:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:37 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 18:13:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:37 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:13:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:37 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 18:13:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:37 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 18:13:37 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:38 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 18:13:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:38 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 18:13:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:38 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 18:13:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:38 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 18:13:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:13:43 on Nov 23,2025, Elapsed time: 0:01:53
# Errors: 0, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 18:13:43 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft6e53qt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6e53qt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:35:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:35:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:42 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:35:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:43 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:35:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:43 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:35:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:43 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:35:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:43 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:35:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:43 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:35:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:43 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:35:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:43 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:35:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:43 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:35:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:43 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:35:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:35:45 on Nov 23,2025, Elapsed time: 2:22:02
# Errors: 0, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:35:45 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlfts5ns3c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts5ns3c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:14 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:36:14 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:14 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:36:14 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:14 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:36:14 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:14 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:36:15 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:15 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:36:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:15 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:36:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:15 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:36:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:15 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:36:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:15 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:36:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:15 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:36:16 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:16 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:36:16 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:16 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:36:16 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:16 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:36:16 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:16 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:36:16 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:16 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:36:16 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:16 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:36:16 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:16 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:36:16 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:16 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:36:16 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:16 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:36:17 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:17 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:36:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:17 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:36:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:17 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:36:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:17 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:36:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:17 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:36:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:17 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:36:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:17 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:36:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:17 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:36:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:17 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:36:18 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:18 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:36:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:18 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:36:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:18 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:36:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:18 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:36:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:18 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:36:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:18 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:36:19 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:19 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:36:19 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:36:21 on Nov 23,2025, Elapsed time: 0:00:36
# Errors: 1, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:36:21 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftzc8d6g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzc8d6g
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:49 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:36:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:50 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:36:51 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:36:52 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:52 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:36:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:52 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:36:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:52 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:36:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:52 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:36:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:52 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:36:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:53 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:36:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:53 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:36:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:53 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:36:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:53 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:36:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:53 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:36:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:36:55 on Nov 23,2025, Elapsed time: 0:00:34
# Errors: 1, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:36:55 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftezxvii".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftezxvii
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:52 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:37:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:52 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:37:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:52 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:37:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:52 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:37:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:52 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:37:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:52 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:37:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:52 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:37:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:52 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:37:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:52 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:37:52 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:52 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:37:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:53 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:54 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:37:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:55 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:37:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:37:57 on Nov 23,2025, Elapsed time: 0:01:02
# Errors: 1, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:37:57 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft9mjhsm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9mjhsm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:38:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:38:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:38:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:38:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:38:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:38:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:38:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:48 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:38:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:49 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:38:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:49 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:38:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:49 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:38:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:49 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:38:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:49 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:38:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:49 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:38:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:49 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:38:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:49 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:38:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:49 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:38:50 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:50 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:38:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:50 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:38:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:50 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:38:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:50 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:38:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:50 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:38:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:50 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:38:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:38:52 on Nov 23,2025, Elapsed time: 0:00:55
# Errors: 1, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:38:52 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftxsqexw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxsqexw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:32 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:39:32 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:32 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:33 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:39:33 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:39:34 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:34 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:39:35 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:35 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:39:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:35 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:39:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:35 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:39:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:35 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:39:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:35 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:39:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:35 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:39:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:35 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:39:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:35 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:39:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:39:37 on Nov 23,2025, Elapsed time: 0:00:45
# Errors: 2, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:39:37 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft8vw6jx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8vw6jx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:11 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:40:11 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:11 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:40:11 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:11 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:40:11 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:11 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:40:12 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:12 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:40:12 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:12 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:40:12 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:12 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:40:12 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:12 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:40:12 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:12 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:40:13 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:40:13 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:40:13 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:40:13 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:40:13 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:40:13 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:40:13 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:40:13 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:40:13 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:40:13 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:13 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:40:14 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:14 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:40:14 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:14 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:40:14 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:14 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:40:14 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:14 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:40:14 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:14 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:40:14 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:14 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:40:14 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:14 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:40:14 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:14 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:40:15 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:15 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:40:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:15 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:40:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:15 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:40:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:15 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:40:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:15 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:40:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:15 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:40:15 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:15 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:40:16 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:16 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:40:16 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:40:18 on Nov 23,2025, Elapsed time: 0:00:41
# Errors: 0, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:40:18 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftt1qjjr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt1qjjr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:40:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:40:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:40:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:40:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:40:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:40:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:40:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:47 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:40:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:47 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:40:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:47 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:40:47 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:48 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:40:48 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:49 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:40:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:49 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:40:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:49 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:40:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:49 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:40:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:49 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:40:49 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:49 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:40:50 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:50 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:40:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:50 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:40:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:50 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:40:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:50 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:40:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:50 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:40:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:50 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:40:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:50 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:40:50 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:40:52 on Nov 23,2025, Elapsed time: 0:00:34
# Errors: 0, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:40:52 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlfthmem72".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthmem72
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:40 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:41:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:41:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:41 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:42 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:42 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:42 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:42 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:42 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:42 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:42 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:42 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:42 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:42 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:41:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:41:44 on Nov 23,2025, Elapsed time: 0:00:52
# Errors: 1, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:41:44 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft6evqej".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6evqej
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:46:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:46:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:46:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:46:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:46:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:46:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:46:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:46:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:46:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:46:17 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:17 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:46:18 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:19 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:46:19 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:19 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:46:19 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:19 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:46:19 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:19 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:46:19 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:19 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:46:19 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:19 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:46:20 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:20 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:46:20 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:20 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:46:20 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:20 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:46:20 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:20 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:46:20 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:20 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:46:20 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:20 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:46:20 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:46:22 on Nov 23,2025, Elapsed time: 0:04:38
# Errors: 2, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:46:22 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftw1c3eh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw1c3eh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:11:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:11:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:11:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 21:11:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:11:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 21:11:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 21:11:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 21:11:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 21:11:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 21:11:24 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:25 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 21:11:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:25 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:11:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:25 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:11:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:25 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:11:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:25 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 21:11:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:25 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:11:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:25 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:11:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:25 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:11:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:25 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:11:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:25 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:11:26 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:26 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 21:11:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:26 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 21:11:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:26 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:11:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:26 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:11:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:26 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:11:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:26 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 21:11:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:26 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 21:11:27 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 21:11:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 21:11:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 21:11:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 21:11:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 21:11:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 21:11:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 21:11:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:11:27 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:11:31 on Nov 23,2025, Elapsed time: 0:25:09
# Errors: 8, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 21:11:31 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftaf14cj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaf14cj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
add wave -position end  sim:/pipelined_testbench/dut/LogicalShiftRight/result
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 257500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:38 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:19:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:38 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:19:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:38 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:19:38 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:38 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 21:19:39 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:19:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 21:19:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 21:19:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 21:19:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 21:19:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 21:19:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 21:19:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:19:39 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:19:40 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:40 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:19:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:40 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 21:19:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:40 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:19:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:40 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:19:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:40 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:19:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:40 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 21:19:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 21:19:42 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:42 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 21:19:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:42 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 21:19:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:42 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 21:19:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:42 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 21:19:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:42 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:19:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:19:46 on Nov 23,2025, Elapsed time: 0:08:15
# Errors: 20, Warnings: 4
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 21:19:46 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftr6rdwf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr6rdwf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 157500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:20:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:20:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:20:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 21:20:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:20:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 21:20:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 21:20:40 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:40 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:20:41 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:41 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:20:42 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:42 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 21:20:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:42 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 21:20:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:42 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:20:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:42 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:20:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:42 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:20:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:42 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 21:20:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:42 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 21:20:42 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:42 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 21:20:43 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:43 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 21:20:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:43 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 21:20:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:43 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 21:20:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:43 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 21:20:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:43 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 21:20:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:43 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 21:20:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:43 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:20:43 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:20:45 on Nov 23,2025, Elapsed time: 0:00:59
# Errors: 12, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 21:20:45 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft2vbbv1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2vbbv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 52500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 52500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 157500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:53 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:21:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:53 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:21:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:53 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:21:53 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:53 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 21:21:54 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 21:21:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 21:21:56 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 21:21:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 21:21:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 21:21:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 21:21:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 21:21:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 21:21:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:21:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:23:04 on Nov 23,2025, Elapsed time: 0:02:19
# Errors: 26, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 21:23:04 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftx2m67j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx2m67j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 52500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 52500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
add wave -position end  sim:/pipelined_testbench/dut/dataMemory/mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/wave.do
add wave -position end sim:/pipelined_testbench/dut/Da_4word/*
add wave -position end  sim:/pipelined_testbench/dut/Da_4word/out
add wave -position end  sim:/pipelined_testbench/dut/Db_4word/out
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 52500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 52500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 507500 ns  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Nov 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:31:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Nov 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:31:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Nov 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:31:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Nov 23,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 21:31:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Nov 23,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:31:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 21:31:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 21:31:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Nov 23,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 21:31:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 21:31:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 21:31:55 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 21:31:56 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Nov 23,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:31:57 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:57 on Nov 23,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:31:57 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:57 on Nov 23,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:31:57 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:57 on Nov 23,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 21:31:57 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:57 on Nov 23,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 21:31:57 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:57 on Nov 23,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 21:31:57 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:57 on Nov 23,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 21:31:58 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:58 on Nov 23,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 21:31:58 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:58 on Nov 23,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 21:31:58 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:58 on Nov 23,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 21:31:58 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:58 on Nov 23,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 21:31:58 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:58 on Nov 23,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 21:31:58 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:58 on Nov 23,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:31:58 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:32:03 on Nov 23,2025, Elapsed time: 0:08:59
# Errors: 58, Warnings: 4
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 21:32:03 on Nov 23,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft5bhkm9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5bhkm9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/wave.do
add wave -position end  sim:/pipelined_testbench/dut/RegWrite_WR
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/wave.do
# End time: 00:10:44 on Nov 24,2025, Elapsed time: 2:38:41
# Errors: 38, Warnings: 4
