{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 12:12:04 2010 " "Info: Processing started: Mon Nov 29 12:12:04 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga-vhdl/rom/rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga-vhdl/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga-vhdl/ram/ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga-vhdl/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga-vhdl/vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga-vhdl/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behav " "Info: Found design unit 1: vga-behav" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "test.vhd 2 1 " "Warning: Using design file test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behav " "Info: Found design unit 1: test-behav" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_b test.vhd(10) " "Warning (10541): VHDL Signal Declaration warning at test.vhd(10): used implicit default value for signal \"signal_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_r_b test.vhd(81) " "Warning (10036): Verilog HDL or VHDL warning at test.vhd(81): object \"signal_r_b\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_g_b test.vhd(81) " "Warning (10036): Verilog HDL or VHDL warning at test.vhd(81): object \"signal_g_b\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_b_b test.vhd(81) " "Warning (10036): Verilog HDL or VHDL warning at test.vhd(81): object \"signal_b_b\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_enable test.vhd(83) " "Warning (10036): Verilog HDL or VHDL warning at test.vhd(83): object \"video_enable\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "znak_h test.vhd(88) " "Warning (10036): Verilog HDL or VHDL warning at test.vhd(88): object \"znak_h\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "znak_v test.vhd(89) " "Warning (10036): Verilog HDL or VHDL warning at test.vhd(89): object \"znak_v\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift test.vhd(92) " "Warning (10036): Verilog HDL or VHDL warning at test.vhd(92): object \"shift\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vgacko " "Info: Elaborating entity \"vga\" for hierarchy \"vga:vgacko\"" {  } { { "test.vhd" "vgacko" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sync vga.vhd(37) " "Warning (10540): VHDL Signal Declaration warning at vga.vhd(37): used explicit default value for signal \"sync\" because signal was never assigned a value" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "blank vga.vhd(38) " "Warning (10540): VHDL Signal Declaration warning at vga.vhd(38): used explicit default value for signal \"blank\" because signal was never assigned a value" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "radka vga.vhd(102) " "Warning (10541): VHDL Signal Declaration warning at vga.vhd(102): used implicit default value for signal \"radka\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_data vga.vhd(114) " "Warning (10541): VHDL Signal Declaration warning at vga.vhd(114): used implicit default value for signal \"ram_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_wren vga.vhd(116) " "Warning (10540): VHDL Signal Declaration warning at vga.vhd(116): used explicit default value for signal \"ram_wren\" because signal was never assigned a value" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram vga:vgacko\|ram:ram_inst " "Info: Elaborating entity \"ram\" for hierarchy \"vga:vgacko\|ram:ram_inst\"" {  } { { "../vga.vhd" "ram_inst" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../RAM/ram.vhd" "altsyncram_component" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Info: Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Info: Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Info: Parameter \"widthad_b\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ad72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ad72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ad72 " "Info: Found entity 1: altsyncram_ad72" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ad72 vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated " "Info: Elaborating entity \"altsyncram_ad72\" for hierarchy \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|decode_1oa:decode2 " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_ad72.tdf" "decode2" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Info: Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/mux_0kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|mux_0kb:mux4 " "Info: Elaborating entity \"mux_0kb\" for hierarchy \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|mux_0kb:mux4\"" {  } { { "db/altsyncram_ad72.tdf" "mux4" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom vga:vgacko\|rom:rom_inst " "Info: Elaborating entity \"rom\" for hierarchy \"vga:vgacko\|rom:rom_inst\"" {  } { { "../vga.vhd" "rom_inst" { Text "C:/VGA-VHDL/vga.vhd" 390 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ROM/rom.vhd" "altsyncram_component" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.hex " "Info: Parameter \"init_file\" = \"rom.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8t61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8t61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8t61 " "Info: Found entity 1: altsyncram_8t61" {  } { { "db/altsyncram_8t61.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_8t61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8t61 vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated " "Info: Elaborating entity \"altsyncram_8t61\" for hierarchy \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a0 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 52 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a1 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 89 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a2 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a3 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a4 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a5 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a6 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a7 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a16 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a18 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 718 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a19 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a20 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a21 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a22 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 866 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a23 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8t61.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_8t61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 390 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8t61.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_8t61.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 390 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8t61.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_8t61.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 390 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8t61.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_8t61.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 390 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8t61.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_8t61.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 390 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8t61.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_8t61.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 390 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8t61.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_8t61.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 390 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"vga:vgacko\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_8t61:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8t61.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_8t61.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 390 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a8 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a9 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 385 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a10 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a11 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a12 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a13 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a15 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a24 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a25 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 977 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a26 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 1014 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a27 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 1051 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a28 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a29 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a30 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 1162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a31 " "Warning (14320): Synthesized away node \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 110 0 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 379 0 0 } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[0\] GND " "Warning (13410): Pin \"signal_b\[0\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[1\] GND " "Warning (13410): Pin \"signal_b\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[2\] GND " "Warning (13410): Pin \"signal_b\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[3\] GND " "Warning (13410): Pin \"signal_b\[3\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[4\] GND " "Warning (13410): Pin \"signal_b\[4\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[5\] GND " "Warning (13410): Pin \"signal_b\[5\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[6\] GND " "Warning (13410): Pin \"signal_b\[6\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[7\] GND " "Warning (13410): Pin \"signal_b\[7\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[8\] GND " "Warning (13410): Pin \"signal_b\[8\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[9\] GND " "Warning (13410): Pin \"signal_b\[9\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sync VCC " "Warning (13410): Pin \"sync\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blank VCC " "Warning (13410): Pin \"blank\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex\[22\] GND " "Warning (13410): Pin \"hex\[22\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex\[23\] GND " "Warning (13410): Pin \"hex\[23\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex\[27\] VCC " "Warning (13410): Pin \"hex\[27\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|horizontal_citac\[6\] High " "Critical Warning (18010): Register vga:vgacko\|horizontal_citac\[6\] will power up to High" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|horizontal_citac\[5\] High " "Critical Warning (18010): Register vga:vgacko\|horizontal_citac\[5\] will power up to High" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|horizontal_citac\[4\] High " "Critical Warning (18010): Register vga:vgacko\|horizontal_citac\[4\] will power up to High" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|horizontal_citac\[3\] High " "Critical Warning (18010): Register vga:vgacko\|horizontal_citac\[3\] will power up to High" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|vertikal_citac\[31\] Low " "Critical Warning (18010): Register vga:vgacko\|vertikal_citac\[31\] will power up to Low" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|vertikal_citac\[2\] High " "Critical Warning (18010): Register vga:vgacko\|vertikal_citac\[2\] will power up to High" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|vertikal_citac\[1\] High " "Critical Warning (18010): Register vga:vgacko\|vertikal_citac\[1\] will power up to High" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vgacko\|vertikal_citac\[0\] Low " "Critical Warning (18010): Register vga:vgacko\|vertikal_citac\[0\] will power up to Low" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "61 61 " "Info: 61 registers lost all their fanouts during netlist optimizations. The first 61 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[12\] " "Info: Register \"vga:vgacko\|ram_address\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[11\] " "Info: Register \"vga:vgacko\|ram_address\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[10\] " "Info: Register \"vga:vgacko\|ram_address\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[9\] " "Info: Register \"vga:vgacko\|ram_address\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[8\] " "Info: Register \"vga:vgacko\|ram_address\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[7\] " "Info: Register \"vga:vgacko\|ram_address\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[6\] " "Info: Register \"vga:vgacko\|ram_address\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[5\] " "Info: Register \"vga:vgacko\|ram_address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[4\] " "Info: Register \"vga:vgacko\|ram_address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[3\] " "Info: Register \"vga:vgacko\|ram_address\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[2\] " "Info: Register \"vga:vgacko\|ram_address\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[1\] " "Info: Register \"vga:vgacko\|ram_address\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram_address\[0\] " "Info: Register \"vga:vgacko\|ram_address\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[10\] " "Info: Register \"vga:vgacko\|rom_address\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[9\] " "Info: Register \"vga:vgacko\|rom_address\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[8\] " "Info: Register \"vga:vgacko\|rom_address\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[7\] " "Info: Register \"vga:vgacko\|rom_address\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[6\] " "Info: Register \"vga:vgacko\|rom_address\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[5\] " "Info: Register \"vga:vgacko\|rom_address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[4\] " "Info: Register \"vga:vgacko\|rom_address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[3\] " "Info: Register \"vga:vgacko\|rom_address\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[2\] " "Info: Register \"vga:vgacko\|rom_address\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[1\] " "Info: Register \"vga:vgacko\|rom_address\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|rom_address\[0\] " "Info: Register \"vga:vgacko\|rom_address\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_h\[7\] " "Info: Register \"vga:vgacko\|znak_h\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_h\[6\] " "Info: Register \"vga:vgacko\|znak_h\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_h\[5\] " "Info: Register \"vga:vgacko\|znak_h\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_h\[4\] " "Info: Register \"vga:vgacko\|znak_h\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_h\[3\] " "Info: Register \"vga:vgacko\|znak_h\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_h\[2\] " "Info: Register \"vga:vgacko\|znak_h\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_h\[1\] " "Info: Register \"vga:vgacko\|znak_h\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_h\[0\] " "Info: Register \"vga:vgacko\|znak_h\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|radka_pom\[2\] " "Info: Register \"vga:vgacko\|radka_pom\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|radka_pom\[1\] " "Info: Register \"vga:vgacko\|radka_pom\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|radka_pom\[0\] " "Info: Register \"vga:vgacko\|radka_pom\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_v\[6\] " "Info: Register \"vga:vgacko\|znak_v\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_v\[5\] " "Info: Register \"vga:vgacko\|znak_v\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_v\[4\] " "Info: Register \"vga:vgacko\|znak_v\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_v\[3\] " "Info: Register \"vga:vgacko\|znak_v\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_v\[2\] " "Info: Register \"vga:vgacko\|znak_v\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_v\[1\] " "Info: Register \"vga:vgacko\|znak_v\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|znak_v\[0\] " "Info: Register \"vga:vgacko\|znak_v\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|address_reg_a\[0\] " "Info: Register \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|address_reg_a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|out_address_reg_a\[0\] " "Info: Register \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|out_address_reg_a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.RAMADR " "Info: Register \"vga:vgacko\|stavovy.RAMADR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.RAM1 " "Info: Register \"vga:vgacko\|stavovy.RAM1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.RAM2 " "Info: Register \"vga:vgacko\|stavovy.RAM2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.ROMADR " "Info: Register \"vga:vgacko\|stavovy.ROMADR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.ROM1 " "Info: Register \"vga:vgacko\|stavovy.ROM1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.ROM2 " "Info: Register \"vga:vgacko\|stavovy.ROM2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.DATA " "Info: Register \"vga:vgacko\|stavovy.DATA\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.OSMY " "Info: Register \"vga:vgacko\|stavovy.OSMY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.DEVATY " "Info: Register \"vga:vgacko\|stavovy.DEVATY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.DESATY " "Info: Register \"vga:vgacko\|stavovy.DESATY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.JEDENACTY " "Info: Register \"vga:vgacko\|stavovy.JEDENACTY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.DVANACTY " "Info: Register \"vga:vgacko\|stavovy.DVANACTY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.TRINACTY " "Info: Register \"vga:vgacko\|stavovy.TRINACTY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.CTRNACTY " "Info: Register \"vga:vgacko\|stavovy.CTRNACTY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.PATNACTY " "Info: Register \"vga:vgacko\|stavovy.PATNACTY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|stavovy.SESTNACTY " "Info: Register \"vga:vgacko\|stavovy.SESTNACTY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:vgacko\|pixel_v\[9\] " "Info: Register \"vga:vgacko\|pixel_v\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "Warning (15610): No output dependent on input pin \"key1\"" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Info: Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Info: Implemented 91 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Info: Implemented 312 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 12:12:20 2010 " "Info: Processing ended: Mon Nov 29 12:12:20 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
