INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lab01_mux8_1/Lab01_mux8_1.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lab01_mux8_1/Lab01_mux8_1.srcs/sources_1/new/reg_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lab01_mux8_1/Lab01_mux8_1.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lab01_mux8_1/Lab01_mux8_1.srcs/sources_1/new/stage2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lab01_mux8_1/Lab01_mux8_1.srcs/sources_1/new/stage3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE III/CN2/Lab01_mux8_1/Lab01_mux8_1.srcs/sim_1/new/sim_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_pipeline
