###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       259823   # Number of WRITE/WRITEP commands
num_reads_done                 =       605318   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       473071   # Number of read row buffer hits
num_read_cmds                  =       605317   # Number of READ/READP commands
num_writes_done                =       259827   # Number of read requests issued
num_write_row_hits             =       189164   # Number of write row buffer hits
num_act_cmds                   =       203681   # Number of ACT commands
num_pre_cmds                   =       203652   # Number of PRE commands
num_ondemand_pres              =       180295   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9486205   # Cyles of rank active rank.0
rank_active_cycles.1           =      9287962   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       513795   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       712038   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       806299   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10152   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3461   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1762   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1676   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2717   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3632   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4774   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         9221   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1993   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19463   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           25   # Write cmd latency (cycles)
write_latency[20-39]           =          715   # Write cmd latency (cycles)
write_latency[40-59]           =         1368   # Write cmd latency (cycles)
write_latency[60-79]           =         3484   # Write cmd latency (cycles)
write_latency[80-99]           =         6680   # Write cmd latency (cycles)
write_latency[100-119]         =         9905   # Write cmd latency (cycles)
write_latency[120-139]         =        13930   # Write cmd latency (cycles)
write_latency[140-159]         =        15673   # Write cmd latency (cycles)
write_latency[160-179]         =        17221   # Write cmd latency (cycles)
write_latency[180-199]         =        17804   # Write cmd latency (cycles)
write_latency[200-]            =       173018   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       258072   # Read request latency (cycles)
read_latency[40-59]            =        81225   # Read request latency (cycles)
read_latency[60-79]            =        90582   # Read request latency (cycles)
read_latency[80-99]            =        29292   # Read request latency (cycles)
read_latency[100-119]          =        20587   # Read request latency (cycles)
read_latency[120-139]          =        17751   # Read request latency (cycles)
read_latency[140-159]          =        11751   # Read request latency (cycles)
read_latency[160-179]          =         9359   # Read request latency (cycles)
read_latency[180-199]          =         7862   # Read request latency (cycles)
read_latency[200-]             =        78836   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.29704e+09   # Write energy
read_energy                    =  2.44064e+09   # Read energy
act_energy                     =  5.57271e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.46622e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.41778e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91939e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79569e+09   # Active standby energy rank.1
average_read_latency           =       106.51   # Average read request latency (cycles)
average_interarrival           =      11.5586   # Average request interarrival latency (cycles)
total_energy                   =  1.73031e+10   # Total energy (pJ)
average_power                  =      1730.31   # Average power (mW)
average_bandwidth              =      7.38257   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       300002   # Number of WRITE/WRITEP commands
num_reads_done                 =       653718   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       504376   # Number of read row buffer hits
num_read_cmds                  =       653716   # Number of READ/READP commands
num_writes_done                =       300006   # Number of read requests issued
num_write_row_hits             =       221193   # Number of write row buffer hits
num_act_cmds                   =       229033   # Number of ACT commands
num_pre_cmds                   =       229010   # Number of PRE commands
num_ondemand_pres              =       205144   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9399233   # Cyles of rank active rank.0
rank_active_cycles.1           =      9350397   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       600767   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       649603   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       897471   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7784   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3381   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1724   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1732   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2648   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3635   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4874   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         9283   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1811   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19381   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           35   # Write cmd latency (cycles)
write_latency[20-39]           =          733   # Write cmd latency (cycles)
write_latency[40-59]           =         1283   # Write cmd latency (cycles)
write_latency[60-79]           =         3211   # Write cmd latency (cycles)
write_latency[80-99]           =         7235   # Write cmd latency (cycles)
write_latency[100-119]         =        10169   # Write cmd latency (cycles)
write_latency[120-139]         =        14225   # Write cmd latency (cycles)
write_latency[140-159]         =        16831   # Write cmd latency (cycles)
write_latency[160-179]         =        18532   # Write cmd latency (cycles)
write_latency[180-199]         =        19977   # Write cmd latency (cycles)
write_latency[200-]            =       207771   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       252962   # Read request latency (cycles)
read_latency[40-59]            =        85653   # Read request latency (cycles)
read_latency[60-79]            =       101540   # Read request latency (cycles)
read_latency[80-99]            =        36153   # Read request latency (cycles)
read_latency[100-119]          =        25434   # Read request latency (cycles)
read_latency[120-139]          =        21357   # Read request latency (cycles)
read_latency[140-159]          =        14045   # Read request latency (cycles)
read_latency[160-179]          =        10882   # Read request latency (cycles)
read_latency[180-199]          =         8972   # Read request latency (cycles)
read_latency[200-]             =        96718   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.49761e+09   # Write energy
read_energy                    =  2.63578e+09   # Read energy
act_energy                     =  6.26634e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88368e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.11809e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86512e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83465e+09   # Active standby energy rank.1
average_read_latency           =       119.68   # Average read request latency (cycles)
average_interarrival           =      10.4852   # Average request interarrival latency (cycles)
total_energy                   =  1.77646e+10   # Total energy (pJ)
average_power                  =      1776.46   # Average power (mW)
average_bandwidth              =      8.13844   # Average bandwidth
