#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov  4 23:07:23 2022
# Process ID: 14836
# Current directory: C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3980 C:\Users\Rodrigo Herrera\OneDrive\Escritorio\project_lab10_Contador_Gray\project_lab10_Contador_Gray.xpr
# Log file: C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/vivado.log
# Journal file: C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ANDRES ESCOBAR/project_lab10_Contador_Gray' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab10_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab10_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/flip_flop_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flip_flop_D'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/lab10_ds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab10_ds'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_Z.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multi_Z'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_q0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multi_q0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/multi_q2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multi_q2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sources_1/new/muti_q1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'muti_q1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.srcs/sim_1/new/lab10_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab10_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b3e4af0cfa3c4281a6d377d0a361087e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab10_tb_behav xil_defaultlib.lab10_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.flip_flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.multi_q2 [multi_q2_default]
Compiling architecture behavioral of entity xil_defaultlib.muti_q1 [muti_q1_default]
Compiling architecture behavioral of entity xil_defaultlib.multi_q0 [multi_q0_default]
Compiling architecture behavioral of entity xil_defaultlib.multi_Z [multi_z_default]
Compiling architecture behavioral of entity xil_defaultlib.lab10_ds [lab10_ds_default]
Compiling architecture behavioral of entity xil_defaultlib.lab10_tb
Built simulation snapshot lab10_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rodrigo -notrace
couldn't read file "C:/Users/Rodrigo": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  4 23:07:43 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/project_lab10_Contador_Gray/project_lab10_Contador_Gray.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab10_tb_behav -key {Behavioral:sim_1:Functional:lab10_tb} -tclbatch {lab10_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab10_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab10_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 845.121 ; gain = 34.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  4 23:08:10 2022...
