v 20130925 2
C 40200 51100 1 90 0 EMBEDDED74125-1.sym
[
P 39600 51100 39600 51400 1 0 0
{
T 39550 51300 5 8 1 1 90 6 1
pinnumber=2
T 39650 51300 5 8 0 1 90 8 1
pinseq=1
T 39600 51450 9 8 1 1 90 0 1
pinlabel=A
T 39600 51450 5 8 0 1 90 2 1
pintype=in
}
P 39600 53100 39600 52800 1 0 0
{
T 39550 52900 5 8 1 1 90 0 1
pinnumber=3
T 39650 52900 5 8 0 1 90 2 1
pinseq=2
T 39600 52750 9 8 1 1 90 6 1
pinlabel=Y
T 39600 52750 5 8 0 1 90 8 1
pintype=tri
}
P 40000 51100 40000 51300 1 0 0
{
T 39950 51300 5 8 1 1 90 6 1
pinnumber=1
T 40050 51300 5 8 0 1 90 8 1
pinseq=3
T 40000 51450 9 8 1 1 90 0 1
pinlabel=\_EN\_
T 40000 51450 5 8 0 1 90 2 1
pintype=in
}
V 40000 51350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 39300 51400 900 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 38660 53200 5 10 0 0 90 0 1
device=74125
T 38860 53200 5 10 0 0 90 0 1
footprint=DIP14
T 39060 53200 5 10 0 0 90 0 1
numslots=4
T 39260 53200 5 10 0 0 90 0 1
slotdef=1:2,3,1
T 39460 53200 5 10 0 0 90 0 1
slotdef=2:5,6,4
T 39660 53200 5 10 0 0 90 0 1
slotdef=3:9,8,10
T 39860 53200 5 10 0 0 90 0 1
slotdef=4:12,11,13
T 39200 52800 8 10 0 1 90 6 1
refdes=U?
T 38450 53200 5 10 0 0 90 0 1
description=4 busline drivers
T 38250 53200 5 10 0 0 90 0 1
net=Vcc:14
T 38050 53200 5 10 0 0 90 0 1
net=GND:7
T 39260 51400 9 10 1 0 90 0 1
74125
T 37850 53200 5 10 0 0 90 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc125.pdf
]
{
T 39300 52800 5 10 1 1 90 6 1
refdes=U6
}
C 52300 45600 1 90 0 EMBEDDED74138-2.sym
[
P 49300 45600 49300 45900 1 0 0
{
T 49250 45800 5 8 1 1 90 6 1
pinnumber=1
T 49350 45800 5 8 0 1 90 8 1
pinseq=1
T 49300 45950 9 8 1 1 90 0 1
pinlabel=A0
T 49300 45950 5 8 0 1 90 2 1
pintype=in
}
P 49300 47600 49300 47400 1 0 0
{
T 49250 47400 5 8 1 1 90 0 1
pinnumber=15
T 49350 47400 5 8 0 1 90 2 1
pinseq=2
T 49300 47250 9 8 1 1 90 6 1
pinlabel=Q0
T 49300 47250 5 8 0 1 90 8 1
pintype=out
}
V 49300 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 49700 45600 49700 45900 1 0 0
{
T 49650 45800 5 8 1 1 90 6 1
pinnumber=2
T 49750 45800 5 8 0 1 90 8 1
pinseq=3
T 49700 45950 9 8 1 1 90 0 1
pinlabel=A1
T 49700 45950 5 8 0 1 90 2 1
pintype=in
}
P 49700 47600 49700 47400 1 0 0
{
T 49650 47400 5 8 1 1 90 0 1
pinnumber=14
T 49750 47400 5 8 0 1 90 2 1
pinseq=4
T 49700 47250 9 8 1 1 90 6 1
pinlabel=Q1
T 49700 47250 5 8 0 1 90 8 1
pintype=out
}
V 49700 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50100 45600 50100 45900 1 0 0
{
T 50050 45800 5 8 1 1 90 6 1
pinnumber=3
T 50150 45800 5 8 0 1 90 8 1
pinseq=5
T 50100 45950 9 8 1 1 90 0 1
pinlabel=A2
T 50100 45950 5 8 0 1 90 2 1
pintype=in
}
P 50100 47600 50100 47400 1 0 0
{
T 50050 47400 5 8 1 1 90 0 1
pinnumber=13
T 50150 47400 5 8 0 1 90 2 1
pinseq=6
T 50100 47250 9 8 1 1 90 6 1
pinlabel=Q2
T 50100 47250 5 8 0 1 90 8 1
pintype=out
}
V 50100 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50500 47600 50500 47400 1 0 0
{
T 50450 47400 5 8 1 1 90 0 1
pinnumber=12
T 50550 47400 5 8 0 1 90 2 1
pinseq=7
T 50500 47250 9 8 1 1 90 6 1
pinlabel=Q3
T 50500 47250 5 8 0 1 90 8 1
pintype=out
}
V 50500 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50900 45600 50900 45800 1 0 0
{
T 50850 45800 5 8 1 1 90 6 1
pinnumber=4
T 50950 45800 5 8 0 1 90 8 1
pinseq=8
T 50900 45950 9 8 1 1 90 0 1
pinlabel=E0
T 50900 45950 5 8 0 1 90 2 1
pintype=in
}
V 50900 45850 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50900 47600 50900 47400 1 0 0
{
T 50850 47400 5 8 1 1 90 0 1
pinnumber=11
T 50950 47400 5 8 0 1 90 2 1
pinseq=9
T 50900 47250 9 8 1 1 90 6 1
pinlabel=Q4
T 50900 47250 5 8 0 1 90 8 1
pintype=out
}
V 50900 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51300 45600 51300 45800 1 0 0
{
T 51250 45800 5 8 1 1 90 6 1
pinnumber=5
T 51350 45800 5 8 0 1 90 8 1
pinseq=10
T 51300 45950 9 8 1 1 90 0 1
pinlabel=E1
T 51300 45950 5 8 0 1 90 2 1
pintype=in
}
V 51300 45850 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51300 47600 51300 47400 1 0 0
{
T 51250 47400 5 8 1 1 90 0 1
pinnumber=10
T 51350 47400 5 8 0 1 90 2 1
pinseq=11
T 51300 47250 9 8 1 1 90 6 1
pinlabel=Q5
T 51300 47250 5 8 0 1 90 8 1
pintype=out
}
V 51300 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51700 45600 51700 45900 1 0 0
{
T 51650 45800 5 8 1 1 90 6 1
pinnumber=6
T 51750 45800 5 8 0 1 90 8 1
pinseq=12
T 51700 45950 9 8 1 1 90 0 1
pinlabel=E2
T 51700 45950 5 8 0 1 90 2 1
pintype=in
}
P 51700 47600 51700 47400 1 0 0
{
T 51650 47400 5 8 1 1 90 0 1
pinnumber=9
T 51750 47400 5 8 0 1 90 2 1
pinseq=13
T 51700 47250 9 8 1 1 90 6 1
pinlabel=Q6
T 51700 47250 5 8 0 1 90 8 1
pintype=out
}
V 51700 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52100 47600 52100 47400 1 0 0
{
T 52050 47400 5 8 1 1 90 0 1
pinnumber=7
T 52150 47400 5 8 0 1 90 2 1
pinseq=14
T 52100 47250 9 8 1 1 90 6 1
pinlabel=Q7
T 52100 47250 5 8 0 1 90 8 1
pintype=out
}
V 52100 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 49000 45900 3300 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48560 45900 5 10 0 0 90 0 1
device=74138
T 48760 45900 5 10 0 0 90 0 1
footprint=DIP16
T 48900 47300 8 10 0 1 90 6 1
refdes=U?
T 48350 45900 5 10 0 0 90 0 1
description=3 to 8 decoder/demultiplexer
T 47750 45900 5 10 0 0 90 0 1
numslots=0
T 48150 45900 5 10 0 0 90 0 1
net=Vcc:16
T 47950 45900 5 10 0 0 90 0 1
net=GND:8
T 48960 45900 9 10 1 0 90 0 1
74138
T 47550 45900 5 10 0 0 90 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc138.pdf
]
{
T 48900 47300 5 10 1 1 90 6 1
refdes=U5
}
C 48500 51100 1 90 0 EMBEDDED75176-1.sym
[
T 46400 52800 8 10 0 1 90 6 1
refdes=U?
T 46450 51400 9 10 1 0 90 0 1
sn75176a
T 46150 51400 8 10 0 0 90 0 1
device=sn75176a
T 45950 51400 8 10 0 0 90 0 1
footprint=dip8
T 45750 51400 8 10 0 0 90 0 1
author=m. dickens <marvindickens@bellsouth.net>
T 45550 51400 8 10 0 0 90 0 1
documentation=http://www.ti.com
T 45350 51400 8 10 0 0 90 0 1
description=differential bus transciever rs422/485
T 45150 51400 8 10 0 0 90 0 1
numslots=0
P 46900 51100 46900 51400 1 0 0
{
T 46850 51300 5 8 1 1 90 6 1
pinnumber=1
T 46950 51300 5 8 0 1 90 8 1
pinseq=1
T 46900 51450 9 8 1 1 90 0 1
pinlabel=R
T 46900 51450 5 8 0 1 90 2 1
pintype=out
}
P 47300 51100 47300 51400 1 0 0
{
T 47250 51300 5 8 1 1 90 6 1
pinnumber=2
T 47350 51300 5 8 0 1 90 8 1
pinseq=2
T 47300 51450 9 8 1 1 90 0 1
pinlabel=\_RE\_
T 47300 51450 5 8 0 1 90 2 1
pintype=out
}
P 47700 51100 47700 51400 1 0 0
{
T 47650 51300 5 8 1 1 90 6 1
pinnumber=3
T 47750 51300 5 8 0 1 90 8 1
pinseq=3
T 47700 51450 9 8 1 1 90 0 1
pinlabel=DE
T 47700 51450 5 8 0 1 90 2 1
pintype=in
}
P 48100 51100 48100 51400 1 0 0
{
T 48050 51300 5 8 1 1 90 6 1
pinnumber=4
T 48150 51300 5 8 0 1 90 8 1
pinseq=4
T 48100 51450 9 8 1 1 90 0 1
pinlabel=D
T 48100 51450 5 8 0 1 90 2 1
pintype=in
}
P 46900 53100 46900 52800 1 0 0
{
T 46850 52900 5 8 1 1 90 0 1
pinnumber=5
T 46950 52900 5 8 0 1 90 2 1
pinseq=5
T 46900 52750 9 8 1 1 90 6 1
pinlabel=GND
T 46900 52750 5 8 0 1 90 8 1
pintype=pwr
}
P 47300 53100 47300 52800 1 0 0
{
T 47250 52900 5 8 1 1 90 0 1
pinnumber=6
T 47350 52900 5 8 0 1 90 2 1
pinseq=6
T 47300 52750 9 8 1 1 90 6 1
pinlabel=A
T 47300 52750 5 8 0 1 90 8 1
pintype=io
}
P 47700 53100 47700 52800 1 0 0
{
T 47650 52900 5 8 1 1 90 0 1
pinnumber=7
T 47750 52900 5 8 0 1 90 2 1
pinseq=7
T 47700 52750 9 8 1 1 90 6 1
pinlabel=B
T 47700 52750 5 8 0 1 90 8 1
pintype=io
}
P 48100 53100 48100 52800 1 0 0
{
T 48050 52900 5 8 1 1 90 0 1
pinnumber=8
T 48150 52900 5 8 0 1 90 2 1
pinseq=8
T 48100 52750 9 8 1 1 90 6 1
pinlabel=VCC
T 48100 52750 5 8 0 1 90 8 1
pintype=pwr
}
B 46500 51400 2000 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 46500 52800 5 10 1 1 90 6 1
refdes=U7
}
N 45300 41600 45300 42500 4
C 45300 41900 1 0 0 crystal-1.sym
{
T 45500 42200 5 10 1 1 0 0 1
refdes=U2
T 45400 41700 5 10 1 1 0 0 1
value=3MHz
}
N 46000 41600 46000 42700 4
C 45500 40700 1 90 0 capacitor-1.sym
{
T 45200 41300 5 10 1 1 0 6 1
refdes=C2
T 45400 41000 5 10 1 1 0 2 1
value=27p
}
C 44900 40300 1 0 0 net-gnd-1.sym
C 46200 40700 1 90 0 capacitor-1.sym
{
T 45900 41300 5 10 1 1 0 6 1
refdes=C3
T 46100 41000 5 10 1 1 0 2 1
value=27p
}
N 46000 40700 46000 40600 4
N 42400 40600 46000 40600 4
N 45300 40700 45300 40600 4
C 42900 42800 1 0 0 EMBEDDEDATmega8-1.sym
[
T 43000 48200 8 10 0 0 0 0 1
Copyright Mark Salyzyn
T 45100 47100 9 10 1 0 0 6 1
ATmega8
T 43000 47800 8 10 0 0 0 0 1
description=Low-power AVR 8-bit Microcontroller
T 43000 48000 8 10 0 0 0 0 1
documentation=http://rocky.digikey.com/WebLib/Atmel/Web Data/ATmeg8(L) Preliminary Complete.pdf
T 43000 47600 8 10 0 0 0 0 1
footprint=DIP28N
T 45200 47400 8 10 0 1 0 6 1
refdes=U?
T 44800 47400 8 10 0 1 0 6 1
numslots=0
P 45500 44900 45200 44900 1 0 0
{
T 45300 44950 5 8 1 1 0 0 1
pinnumber=1
T 45300 45050 5 8 0 1 0 2 1
pinseq=1
T 45150 44900 9 8 1 1 0 6 1
pinlabel=(RESET) PC6
T 45150 44900 5 8 0 1 0 8 1
pintype=io
}
P 42900 47100 43200 47100 1 0 0
{
T 43100 47150 5 8 1 1 0 6 1
pinnumber=2
T 43100 47250 5 8 0 1 0 8 1
pinseq=2
T 43250 47100 9 8 1 1 0 0 1
pinlabel=PD0 (RxD)
T 43250 47100 5 8 0 1 0 2 1
pintype=io
}
P 42900 46900 43200 46900 1 0 0
{
T 43100 46950 5 8 1 1 0 6 1
pinnumber=3
T 43100 47050 5 8 0 1 0 8 1
pinseq=3
T 43250 46900 9 8 1 1 0 0 1
pinlabel=PD1 (TxD)
T 43250 46900 5 8 0 1 0 2 1
pintype=io
}
P 42900 46700 43200 46700 1 0 0
{
T 43100 46750 5 8 1 1 0 6 1
pinnumber=4
T 43100 46850 5 8 0 1 0 8 1
pinseq=4
T 43250 46700 9 8 1 1 0 0 1
pinlabel=PD2 (INT0)
T 43250 46700 5 8 0 1 0 2 1
pintype=io
}
P 42900 46500 43200 46500 1 0 0
{
T 43100 46550 5 8 1 1 0 6 1
pinnumber=5
T 43100 46650 5 8 0 1 0 8 1
pinseq=5
T 43250 46500 9 8 1 1 0 0 1
pinlabel=PD3 (INT1)
T 43250 46500 5 8 0 1 0 2 1
pintype=io
}
P 42900 46300 43200 46300 1 0 0
{
T 43100 46350 5 8 1 1 0 6 1
pinnumber=6
T 43100 46450 5 8 0 1 0 8 1
pinseq=6
T 43250 46300 9 8 1 1 0 0 1
pinlabel=PD4 (XCK/T0)
T 43250 46300 5 8 0 1 0 2 1
pintype=io
}
T 44800 46750 5 10 0 1 0 6 1
net=Vcc:7
T 45100 46550 5 10 0 1 0 6 1
net=GND:8,22
P 42900 43200 43200 43200 1 0 0
{
T 43100 43250 5 8 1 1 0 6 1
pinnumber=9
T 43100 43350 5 8 0 1 0 8 1
pinseq=9
T 43250 43200 9 8 1 1 0 0 1
pinlabel=PB6 (XTAL1/OSC1)
T 43250 43200 5 8 0 1 0 2 1
pintype=io
}
P 42900 43000 43200 43000 1 0 0
{
T 43100 43050 5 8 1 1 0 6 1
pinnumber=10
T 43100 43150 5 8 0 1 0 8 1
pinseq=10
T 43250 43000 9 8 1 1 0 0 1
pinlabel=PB7 (XTAL2/TOSC2)
T 43250 43000 5 8 0 1 0 2 1
pintype=io
}
P 42900 46100 43200 46100 1 0 0
{
T 43100 46150 5 8 1 1 0 6 1
pinnumber=11
T 43100 46250 5 8 0 1 0 8 1
pinseq=11
T 43250 46100 9 8 1 1 0 0 1
pinlabel=PD5 (T1)
T 43250 46100 5 8 0 1 0 2 1
pintype=io
}
P 42900 45900 43200 45900 1 0 0
{
T 43100 45950 5 8 1 1 0 6 1
pinnumber=12
T 43100 46050 5 8 0 1 0 8 1
pinseq=12
T 43250 45900 9 8 1 1 0 0 1
pinlabel=PD6 (AIN0)
T 43250 45900 5 8 0 1 0 2 1
pintype=io
}
P 42900 45700 43200 45700 1 0 0
{
T 43100 45750 5 8 1 1 0 6 1
pinnumber=13
T 43100 45850 5 8 0 1 0 8 1
pinseq=13
T 43250 45700 9 8 1 1 0 0 1
pinlabel=PD7 (AIN1)
T 43250 45700 5 8 0 1 0 2 1
pintype=io
}
P 42900 44400 43200 44400 1 0 0
{
T 43100 44450 5 8 1 1 0 6 1
pinnumber=14
T 43100 44550 5 8 0 1 0 8 1
pinseq=14
T 43250 44400 9 8 1 1 0 0 1
pinlabel=PB0 (ICP1)
T 43250 44400 5 8 0 1 0 2 1
pintype=io
}
P 43200 44200 42900 44200 1 0 1
{
T 43100 44250 5 8 1 1 0 6 1
pinnumber=15
T 43100 44350 5 8 0 1 0 8 1
pinseq=15
T 43250 44200 9 8 1 1 0 0 1
pinlabel=PB1 (OC1A)
T 43250 44200 5 8 0 1 0 2 1
pintype=io
}
P 43200 44000 42900 44000 1 0 1
{
T 43100 44050 5 8 1 1 0 6 1
pinnumber=16
T 43100 44150 5 8 0 1 0 8 1
pinseq=16
T 43250 44000 9 8 1 1 0 0 1
pinlabel=PB2 (SS/OC1B)
T 43250 44000 5 8 0 1 0 2 1
pintype=io
}
P 43200 43800 42900 43800 1 0 1
{
T 43100 43850 5 8 1 1 0 6 1
pinnumber=17
T 43100 43950 5 8 0 1 0 8 1
pinseq=17
T 43250 43800 9 8 1 1 0 0 1
pinlabel=PB3 (MOSI/OC2)
T 43250 43800 5 8 0 1 0 2 1
pintype=io
}
P 43200 43600 42900 43600 1 0 1
{
T 43100 43650 5 8 1 1 0 6 1
pinnumber=18
T 43100 43750 5 8 0 1 0 8 1
pinseq=18
T 43250 43600 9 8 1 1 0 0 1
pinlabel=PB4 (MISO)
T 43250 43600 5 8 0 1 0 2 1
pintype=io
}
P 43200 43400 42900 43400 1 0 1
{
T 43100 43450 5 8 1 1 0 6 1
pinnumber=19
T 43100 43550 5 8 0 1 0 8 1
pinseq=19
T 43250 43400 9 8 1 1 0 0 1
pinlabel=PB5 (SCK)
T 43250 43400 5 8 0 1 0 2 1
pintype=io
}
P 45200 43800 45500 43800 1 0 1
{
T 45300 43850 5 8 1 1 0 0 1
pinnumber=20
T 45300 43950 5 8 0 1 0 2 1
pinseq=20
T 45150 43800 9 8 1 1 0 6 1
pinlabel=AVCC
T 45150 43800 5 8 0 1 0 8 1
pintype=in
}
P 45200 44100 45500 44100 1 0 1
{
T 45300 44150 5 8 1 1 0 0 1
pinnumber=21
T 45300 44250 5 8 0 1 0 2 1
pinseq=21
T 45150 44100 9 8 1 1 0 6 1
pinlabel=AREF
T 45150 44100 5 8 0 1 0 8 1
pintype=in
}
P 45200 46100 45500 46100 1 0 1
{
T 45300 46150 5 8 1 1 0 0 1
pinnumber=23
T 45300 46250 5 8 0 1 0 2 1
pinseq=23
T 45150 46100 9 8 1 1 0 6 1
pinlabel=(ADC0) PC0
T 45150 46100 5 8 0 1 0 8 1
pintype=io
}
P 45200 45900 45500 45900 1 0 1
{
T 45300 45950 5 8 1 1 0 0 1
pinnumber=24
T 45300 46050 5 8 0 1 0 2 1
pinseq=24
T 45150 45900 9 8 1 1 0 6 1
pinlabel=(ADC1) PC1
T 45150 45900 5 8 0 1 0 8 1
pintype=io
}
P 45200 45700 45500 45700 1 0 1
{
T 45300 45750 5 8 1 1 0 0 1
pinnumber=25
T 45300 45850 5 8 0 1 0 2 1
pinseq=25
T 45150 45700 9 8 1 1 0 6 1
pinlabel=(ADC2) PC2
T 45150 45700 5 8 0 1 0 8 1
pintype=io
}
P 45200 45500 45500 45500 1 0 1
{
T 45300 45550 5 8 1 1 0 0 1
pinnumber=26
T 45300 45650 5 8 0 1 0 2 1
pinseq=26
T 45150 45500 9 8 1 1 0 6 1
pinlabel=(ADC3) PC3
T 45150 45500 5 8 0 1 0 8 1
pintype=io
}
P 45200 45300 45500 45300 1 0 1
{
T 45300 45350 5 8 1 1 0 0 1
pinnumber=27
T 45300 45450 5 8 0 1 0 2 1
pinseq=27
T 45150 45300 9 8 1 1 0 6 1
pinlabel=(ADC4/SDA) PC4
T 45150 45300 5 8 0 1 0 8 1
pintype=io
}
P 45200 45100 45500 45100 1 0 1
{
T 45300 45150 5 8 1 1 0 0 1
pinnumber=28
T 45300 45250 5 8 0 1 0 2 1
pinseq=28
T 45150 45100 9 8 1 1 0 6 1
pinlabel=(ADC5/SCL) PC5
T 45150 45100 5 8 0 1 0 8 1
pintype=io
}
B 43200 42900 2000 4400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43000 48400 8 10 0 0 0 0 1
device=ATmega8
]
{
T 43500 47400 5 10 1 1 0 6 1
refdes=U1
}
N 46200 44900 45500 44900 4
N 46200 44700 46200 44900 4
C 46300 44700 1 180 0 EMBEDDEDjumper-1.sym
[
P 46200 43700 46200 43900 1 0 0
{
T 46150 43850 5 8 1 1 180 0 1
pinnumber=2
T 46150 43850 5 8 0 0 180 0 1
pinseq=2
T 46150 43850 5 8 0 1 180 0 1
pinlabel=2
T 46150 43850 5 8 0 1 180 0 1
pintype=pas
}
P 46200 44700 46200 44500 1 0 0
{
T 46150 44650 5 8 1 1 180 0 1
pinnumber=1
T 46150 44650 5 8 0 0 180 0 1
pinseq=1
T 46150 44650 5 8 0 1 180 0 1
pinlabel=1
T 46150 44650 5 8 0 1 180 0 1
pintype=pas
}
V 46200 44000 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 46200 44400 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46100 43900 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46000 44200 5 8 0 0 180 0 1
device=JUMPER
T 46000 44200 8 10 0 1 180 0 1
refdes=J?
]
{
T 46300 44600 5 10 1 1 0 0 1
refdes=J1
}
N 46200 43500 46200 43700 4
C 46300 43200 1 0 1 net-gnd-1.sym
N 39600 50700 52600 50700 4
{
T 39600 50600 5 10 1 1 180 6 1
netname=UART_BUS
}
N 48200 45500 49300 45500 4
N 48000 45300 49700 45300 4
N 49700 45300 49700 45600 4
N 47800 45100 50100 45100 4
N 50100 45100 50100 45600 4
N 45500 46100 48200 46100 4
N 48200 46100 48200 45500 4
N 48000 45300 48000 45900 4
N 48000 45900 45500 45900 4
N 45500 45700 47800 45700 4
N 47800 45100 47800 45700 4
N 47200 44500 47200 45100 4
N 47200 45100 45500 45100 4
C 51400 45300 1 0 1 net-gnd-1.sym
N 40800 51100 40800 50700 4
N 41500 47800 49700 47800 4
N 49700 47800 49700 47600 4
N 50500 47600 50500 48600 4
N 46900 51100 46900 50700 4
N 48100 51100 48100 50700 4
C 43800 51100 1 90 0 EMBEDDED74125-1.sym
[
P 43200 51100 43200 51400 1 0 0
{
T 43150 51300 5 8 1 1 90 6 1
pinnumber=9
T 43250 51300 5 8 0 1 90 8 1
pinseq=1
T 43200 51450 9 8 1 1 90 0 1
pinlabel=A
T 43200 51450 5 8 0 1 90 2 1
pintype=in
}
P 43200 53100 43200 52800 1 0 0
{
T 43150 52900 5 8 1 1 90 0 1
pinnumber=8
T 43250 52900 5 8 0 1 90 2 1
pinseq=2
T 43200 52750 9 8 1 1 90 6 1
pinlabel=Y
T 43200 52750 5 8 0 1 90 8 1
pintype=tri
}
P 43600 51100 43600 51300 1 0 0
{
T 43550 51300 5 8 1 1 90 6 1
pinnumber=10
T 43650 51300 5 8 0 1 90 8 1
pinseq=3
T 43600 51450 9 8 1 1 90 0 1
pinlabel=\_EN\_
T 43600 51450 5 8 0 1 90 2 1
pintype=in
}
V 43600 51350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42900 51400 900 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42260 53200 5 10 0 0 90 0 1
device=74125
T 42460 53200 5 10 0 0 90 0 1
footprint=DIP14
T 42660 53200 5 10 0 0 90 0 1
numslots=4
T 42860 53200 5 10 0 0 90 0 1
slotdef=1:2,3,1
T 43060 53200 5 10 0 0 90 0 1
slotdef=2:5,6,4
T 43260 53200 5 10 0 0 90 0 1
slotdef=3:9,8,10
T 43460 53200 5 10 0 0 90 0 1
slotdef=4:12,11,13
T 42800 52800 8 10 0 1 90 6 1
refdes=U?
T 42050 53200 5 10 0 0 90 0 1
description=4 busline drivers
T 41850 53200 5 10 0 0 90 0 1
net=Vcc:14
T 41650 53200 5 10 0 0 90 0 1
net=GND:7
T 42860 51400 9 10 1 0 90 0 1
74125
T 41450 53200 5 10 0 0 90 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc125.pdf
]
{
T 42900 52800 5 10 1 1 90 6 1
refdes=U6
T 43800 51100 5 10 0 0 0 0 1
slot=3
}
N 43200 51100 43200 50700 4
N 50100 47600 50100 48200 4
N 50100 48200 45100 48200 4
N 50500 48600 48600 48600 4
N 48600 48600 48600 53100 4
N 50500 51100 50500 50700 4
N 51700 51100 51700 50700 4
N 50900 47600 50900 51100 4
C 52100 51100 1 90 0 EMBEDDED75176-1.sym
[
T 50000 52800 8 10 0 1 90 6 1
refdes=U?
T 50050 51400 9 10 1 0 90 0 1
sn75176a
T 49750 51400 8 10 0 0 90 0 1
device=sn75176a
T 49550 51400 8 10 0 0 90 0 1
footprint=dip8
T 49350 51400 8 10 0 0 90 0 1
author=m. dickens <marvindickens@bellsouth.net>
T 49150 51400 8 10 0 0 90 0 1
documentation=http://www.ti.com
T 48950 51400 8 10 0 0 90 0 1
description=differential bus transciever rs422/485
T 48750 51400 8 10 0 0 90 0 1
numslots=0
P 50500 51100 50500 51400 1 0 0
{
T 50450 51300 5 8 1 1 90 6 1
pinnumber=1
T 50550 51300 5 8 0 1 90 8 1
pinseq=1
T 50500 51450 9 8 1 1 90 0 1
pinlabel=R
T 50500 51450 5 8 0 1 90 2 1
pintype=out
}
P 50900 51100 50900 51400 1 0 0
{
T 50850 51300 5 8 1 1 90 6 1
pinnumber=2
T 50950 51300 5 8 0 1 90 8 1
pinseq=2
T 50900 51450 9 8 1 1 90 0 1
pinlabel=\_RE\_
T 50900 51450 5 8 0 1 90 2 1
pintype=out
}
P 51300 51100 51300 51400 1 0 0
{
T 51250 51300 5 8 1 1 90 6 1
pinnumber=3
T 51350 51300 5 8 0 1 90 8 1
pinseq=3
T 51300 51450 9 8 1 1 90 0 1
pinlabel=DE
T 51300 51450 5 8 0 1 90 2 1
pintype=in
}
P 51700 51100 51700 51400 1 0 0
{
T 51650 51300 5 8 1 1 90 6 1
pinnumber=4
T 51750 51300 5 8 0 1 90 8 1
pinseq=4
T 51700 51450 9 8 1 1 90 0 1
pinlabel=D
T 51700 51450 5 8 0 1 90 2 1
pintype=in
}
P 50500 53100 50500 52800 1 0 0
{
T 50450 52900 5 8 1 1 90 0 1
pinnumber=5
T 50550 52900 5 8 0 1 90 2 1
pinseq=5
T 50500 52750 9 8 1 1 90 6 1
pinlabel=GND
T 50500 52750 5 8 0 1 90 8 1
pintype=pwr
}
P 50900 53100 50900 52800 1 0 0
{
T 50850 52900 5 8 1 1 90 0 1
pinnumber=6
T 50950 52900 5 8 0 1 90 2 1
pinseq=6
T 50900 52750 9 8 1 1 90 6 1
pinlabel=A
T 50900 52750 5 8 0 1 90 8 1
pintype=io
}
P 51300 53100 51300 52800 1 0 0
{
T 51250 52900 5 8 1 1 90 0 1
pinnumber=7
T 51350 52900 5 8 0 1 90 2 1
pinseq=7
T 51300 52750 9 8 1 1 90 6 1
pinlabel=B
T 51300 52750 5 8 0 1 90 8 1
pintype=io
}
P 51700 53100 51700 52800 1 0 0
{
T 51650 52900 5 8 1 1 90 0 1
pinnumber=8
T 51750 52900 5 8 0 1 90 2 1
pinseq=8
T 51700 52750 9 8 1 1 90 6 1
pinlabel=VCC
T 51700 52750 5 8 0 1 90 8 1
pintype=pwr
}
B 50100 51400 2000 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 50100 52800 5 10 1 1 90 6 1
refdes=U8
}
N 50900 51000 51300 51000 4
N 51300 51000 51300 51100 4
N 41200 53100 41500 53100 4
N 41500 47800 41500 53100 4
N 45100 53100 45100 48200 4
N 44400 51100 44400 50700 4
C 42400 42400 1 180 0 connector_1x4.sym
{
T 41700 42400 5 10 1 1 180 8 1
refdes=SPI
}
N 42900 43400 42600 43400 4
N 42500 43600 42900 43600 4
N 42400 43800 42900 43800 4
C 51000 45300 1 0 1 net-gnd-1.sym
N 45500 45500 47600 45500 4
N 47600 45500 47600 44900 4
N 47600 44900 53200 44900 4
N 53600 44700 47400 44700 4
N 47400 44700 47400 45300 4
N 47400 45300 45500 45300 4
N 47200 44500 54000 44500 4
N 41900 47100 42900 47100 4
C 42000 50100 1 180 0 EMBEDDEDjumper-1.sym
[
P 41900 49100 41900 49300 1 0 0
{
T 41850 49250 5 8 1 1 180 0 1
pinnumber=2
T 41850 49250 5 8 0 0 180 0 1
pinseq=2
T 41850 49250 5 8 0 1 180 0 1
pinlabel=2
T 41850 49250 5 8 0 1 180 0 1
pintype=pas
}
P 41900 50100 41900 49900 1 0 0
{
T 41850 50050 5 8 1 1 180 0 1
pinnumber=1
T 41850 50050 5 8 0 0 180 0 1
pinseq=1
T 41850 50050 5 8 0 1 180 0 1
pinlabel=1
T 41850 50050 5 8 0 1 180 0 1
pintype=pas
}
V 41900 49400 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 41900 49800 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 41800 49300 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 41700 49600 5 8 0 0 180 0 1
device=JUMPER
T 41700 49600 8 10 0 1 180 0 1
refdes=J?
]
{
T 42100 49200 5 10 1 1 0 0 1
refdes=J2
}
C 57400 47600 1 90 1 EMBEDDED74148-1.sym
[
P 53200 47600 53200 47300 1 0 0
{
T 53150 47400 5 8 1 1 90 0 1
pinnumber=10
T 53250 47400 5 8 0 1 90 2 1
pinseq=1
T 53200 47250 9 8 1 1 90 6 1
pinlabel=0
T 53200 47250 5 8 0 1 90 8 1
pintype=in
}
P 53200 45600 53200 45900 1 0 0
{
T 53150 45800 5 8 1 1 90 6 1
pinnumber=9
T 53250 45800 5 8 0 1 90 8 1
pinseq=2
T 53200 45950 9 8 1 1 90 0 1
pinlabel=A0
T 53200 45950 5 8 0 1 90 2 1
pintype=out
}
P 53600 47600 53600 47300 1 0 0
{
T 53550 47400 5 8 1 1 90 0 1
pinnumber=11
T 53650 47400 5 8 0 1 90 2 1
pinseq=3
T 53600 47250 9 8 1 1 90 6 1
pinlabel=1
T 53600 47250 5 8 0 1 90 8 1
pintype=in
}
P 53600 45600 53600 45900 1 0 0
{
T 53550 45800 5 8 1 1 90 6 1
pinnumber=7
T 53650 45800 5 8 0 1 90 8 1
pinseq=4
T 53600 45950 9 8 1 1 90 0 1
pinlabel=A1
T 53600 45950 5 8 0 1 90 2 1
pintype=out
}
P 54000 47600 54000 47300 1 0 0
{
T 53950 47400 5 8 1 1 90 0 1
pinnumber=12
T 54050 47400 5 8 0 1 90 2 1
pinseq=5
T 54000 47250 9 8 1 1 90 6 1
pinlabel=2
T 54000 47250 5 8 0 1 90 8 1
pintype=in
}
P 54000 45600 54000 45900 1 0 0
{
T 53950 45800 5 8 1 1 90 6 1
pinnumber=6
T 54050 45800 5 8 0 1 90 8 1
pinseq=6
T 54000 45950 9 8 1 1 90 0 1
pinlabel=A2
T 54000 45950 5 8 0 1 90 2 1
pintype=out
}
P 54400 47600 54400 47300 1 0 0
{
T 54350 47400 5 8 1 1 90 0 1
pinnumber=13
T 54450 47400 5 8 0 1 90 2 1
pinseq=7
T 54400 47250 9 8 1 1 90 6 1
pinlabel=3
T 54400 47250 5 8 0 1 90 8 1
pintype=in
}
P 54800 47600 54800 47300 1 0 0
{
T 54750 47400 5 8 1 1 90 0 1
pinnumber=1
T 54850 47400 5 8 0 1 90 2 1
pinseq=8
T 54800 47250 9 8 1 1 90 6 1
pinlabel=4
T 54800 47250 5 8 0 1 90 8 1
pintype=in
}
P 55200 47600 55200 47300 1 0 0
{
T 55150 47400 5 8 1 1 90 0 1
pinnumber=2
T 55250 47400 5 8 0 1 90 2 1
pinseq=9
T 55200 47250 9 8 1 1 90 6 1
pinlabel=5
T 55200 47250 5 8 0 1 90 8 1
pintype=in
}
P 55600 47600 55600 47300 1 0 0
{
T 55550 47400 5 8 1 1 90 0 1
pinnumber=3
T 55650 47400 5 8 0 1 90 2 1
pinseq=10
T 55600 47250 9 8 1 1 90 6 1
pinlabel=6
T 55600 47250 5 8 0 1 90 8 1
pintype=in
}
P 56000 47600 56000 47300 1 0 0
{
T 55950 47400 5 8 1 1 90 0 1
pinnumber=4
T 56050 47400 5 8 0 1 90 2 1
pinseq=11
T 56000 47250 9 8 1 1 90 6 1
pinlabel=7
T 56000 47250 5 8 0 1 90 8 1
pintype=in
}
P 56400 47600 56400 47300 1 0 0
{
T 56350 47400 5 8 1 1 90 0 1
pinnumber=15
T 56450 47400 5 8 0 1 90 2 1
pinseq=12
T 56400 47250 9 8 1 1 90 6 1
pinlabel=EO
T 56400 47250 5 8 0 1 90 8 1
pintype=out
}
P 56800 47600 56800 47300 1 0 0
{
T 56750 47400 5 8 1 1 90 0 1
pinnumber=5
T 56850 47400 5 8 0 1 90 2 1
pinseq=13
T 56800 47250 9 8 1 1 90 6 1
pinlabel=EI
T 56800 47250 5 8 0 1 90 8 1
pintype=in
}
P 57200 47600 57200 47300 1 0 0
{
T 57150 47400 5 8 1 1 90 0 1
pinnumber=14
T 57250 47400 5 8 0 1 90 2 1
pinseq=14
T 57200 47250 9 8 1 1 90 6 1
pinlabel=GS
T 57200 47250 5 8 0 1 90 8 1
pintype=out
}
B 52900 45900 4500 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52460 47300 5 10 0 0 90 6 1
device=74148
T 52660 47300 5 10 0 0 90 6 1
footprint=DIP16
T 52800 45900 8 10 0 1 90 0 1
refdes=U?
T 52250 47300 5 10 0 0 90 6 1
description=binary 8 to 3 priority encoder (scalable)
T 51650 47300 5 10 0 0 90 6 1
numslots=0
T 52050 47300 5 10 0 0 90 6 1
net=Vcc:16
T 51850 47300 5 10 0 0 90 6 1
net=GND:8
T 52860 47300 9 10 1 0 90 6 1
74148
T 51450 47300 5 10 0 0 90 6 1
documentation=http://www-s.ti.com/sc/ds/sn74hc148.pdf
]
{
T 52800 45900 5 10 1 1 270 8 1
refdes=U3
}
N 42900 43000 42800 43000 4
N 42800 43000 42800 42700 4
N 42800 42700 46000 42700 4
N 45300 42500 42700 42500 4
N 42700 42500 42700 43200 4
N 42700 43200 42900 43200 4
N 42600 43400 42600 41900 4
N 42300 41900 42600 41900 4
N 42500 41500 42500 43600 4
N 42400 40900 42400 43800 4
C 42800 42000 1 0 0 resistor-2.sym
{
T 42900 42200 5 10 1 1 0 0 1
refdes=R1
T 43400 42200 5 10 1 1 0 0 1
value=1k
}
C 42800 41400 1 0 0 resistor-2.sym
{
T 42900 41600 5 10 1 1 0 0 1
refdes=R2
T 43400 41600 5 10 1 1 0 0 1
value=1k
}
C 42800 40800 1 0 0 resistor-2.sym
{
T 42900 41000 5 10 1 1 0 0 1
refdes=R3
T 43400 41000 5 10 1 1 0 0 1
value=1k
}
C 44600 41900 1 0 1 diode-led-1.sym
{
T 44650 42250 5 10 1 1 0 6 1
refdes=D1
}
C 44600 41300 1 0 1 diode-led-1.sym
{
T 44650 41650 5 10 1 1 0 6 1
refdes=D2
}
C 44600 40700 1 0 1 diode-led-1.sym
{
T 44650 41050 5 10 1 1 0 6 1
refdes=D3
}
N 42300 41500 42800 41500 4
N 42800 40900 42400 40900 4
N 42300 41100 42400 41100 4
N 44600 42100 44700 42100 4
N 44700 42100 44700 40600 4
N 44600 41500 44700 41500 4
N 44600 40900 44700 40900 4
N 42800 42100 42600 42100 4
N 42400 40600 42400 40700 4
N 42400 40700 42300 40700 4
C 47600 41800 1 180 0 connector_1x2.sym
{
T 46800 42000 5 10 1 1 180 6 1
refdes=PWR
}
C 47900 40400 1 0 1 net-gnd-1.sym
C 47900 40700 1 270 1 capacitor-1.sym
{
T 48000 41300 5 10 1 1 0 6 1
refdes=C1
T 48200 41000 5 10 1 1 0 2 1
value=470n
}
N 47500 40700 48100 40700 4
N 47500 40700 47500 40900 4
N 48100 41600 47500 41600 4
N 47500 41600 47500 41300 4
N 47700 50900 47700 51100 4
T 50100 41200 9 10 1 0 0 0 11
1. tylko jeden ODBIORNIK podpiety do UART_BUS moze byc wlaczony
2. driver RS485 z wlaczonym odbiornikiem (!RE=0)
    musi miec wylaczony nadajnik (DE=0) 
3. wszystkie NADAJNIKI podpiete pod UART_BUS za wyjatkiem
    zwiazanego z aktualnym odbiornikiem musza byc wlaczone

warunki te zapewnia 74138 + zwarcie linii !RE i DE driverow RS485

---
ODBIORNIK == uklad odbierajacy sygnal zewnetrzny i wysteruwywujacy UART_BUS
NADAJNIK == uklad nasluchujacy na UART_BUS i nadajacy sygnal zewnetrzny
C 41400 53100 1 90 1 EMBEDDED74125-1.sym
[
P 40800 53100 40800 52800 1 0 0
{
T 40750 52900 5 8 1 1 90 0 1
pinnumber=5
T 40850 52900 5 8 0 1 90 2 1
pinseq=1
T 40800 52750 9 8 1 1 90 6 1
pinlabel=A
T 40800 52750 5 8 0 1 90 8 1
pintype=in
}
P 40800 51100 40800 51400 1 0 0
{
T 40750 51300 5 8 1 1 90 6 1
pinnumber=6
T 40850 51300 5 8 0 1 90 8 1
pinseq=2
T 40800 51450 9 8 1 1 90 0 1
pinlabel=Y
T 40800 51450 5 8 0 1 90 2 1
pintype=tri
}
P 41200 53100 41200 52900 1 0 0
{
T 41150 52900 5 8 1 1 90 0 1
pinnumber=4
T 41250 52900 5 8 0 1 90 2 1
pinseq=3
T 41200 52750 9 8 1 1 90 6 1
pinlabel=\_EN\_
T 41200 52750 5 8 0 1 90 8 1
pintype=in
}
V 41200 52850 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 40500 51400 900 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 39860 51000 5 10 0 0 90 6 1
device=74125
T 40060 51000 5 10 0 0 90 6 1
footprint=DIP14
T 40260 51000 5 10 0 0 90 6 1
numslots=4
T 40460 51000 5 10 0 0 90 6 1
slotdef=1:2,3,1
T 40660 51000 5 10 0 0 90 6 1
slotdef=2:5,6,4
T 40860 51000 5 10 0 0 90 6 1
slotdef=3:9,8,10
T 41060 51000 5 10 0 0 90 6 1
slotdef=4:12,11,13
T 40400 51400 8 10 0 1 90 0 1
refdes=U?
T 39650 51000 5 10 0 0 90 6 1
description=4 busline drivers
T 39450 51000 5 10 0 0 90 6 1
net=Vcc:14
T 39250 51000 5 10 0 0 90 6 1
net=GND:7
T 40460 52800 9 10 1 0 90 6 1
74125
T 39050 51000 5 10 0 0 90 6 1
documentation=http://www-s.ti.com/sc/ds/sn74hc125.pdf
]
{
T 40500 51400 5 10 1 1 270 8 1
refdes=U6
T 41400 53100 5 10 0 0 180 6 1
slot=2
}
C 45000 53100 1 90 1 EMBEDDED74125-1.sym
[
P 44400 53100 44400 52800 1 0 0
{
T 44350 52900 5 8 1 1 90 0 1
pinnumber=12
T 44450 52900 5 8 0 1 90 2 1
pinseq=1
T 44400 52750 9 8 1 1 90 6 1
pinlabel=A
T 44400 52750 5 8 0 1 90 8 1
pintype=in
}
P 44400 51100 44400 51400 1 0 0
{
T 44350 51300 5 8 1 1 90 6 1
pinnumber=11
T 44450 51300 5 8 0 1 90 8 1
pinseq=2
T 44400 51450 9 8 1 1 90 0 1
pinlabel=Y
T 44400 51450 5 8 0 1 90 2 1
pintype=tri
}
P 44800 53100 44800 52900 1 0 0
{
T 44750 52900 5 8 1 1 90 0 1
pinnumber=13
T 44850 52900 5 8 0 1 90 2 1
pinseq=3
T 44800 52750 9 8 1 1 90 6 1
pinlabel=\_EN\_
T 44800 52750 5 8 0 1 90 8 1
pintype=in
}
V 44800 52850 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44100 51400 900 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43460 51000 5 10 0 0 90 6 1
device=74125
T 43660 51000 5 10 0 0 90 6 1
footprint=DIP14
T 43860 51000 5 10 0 0 90 6 1
numslots=4
T 44060 51000 5 10 0 0 90 6 1
slotdef=1:2,3,1
T 44260 51000 5 10 0 0 90 6 1
slotdef=2:5,6,4
T 44460 51000 5 10 0 0 90 6 1
slotdef=3:9,8,10
T 44660 51000 5 10 0 0 90 6 1
slotdef=4:12,11,13
T 44000 51400 8 10 0 1 90 0 1
refdes=U?
T 43250 51000 5 10 0 0 90 6 1
description=4 busline drivers
T 43050 51000 5 10 0 0 90 6 1
net=Vcc:14
T 42850 51000 5 10 0 0 90 6 1
net=GND:7
T 44060 52800 9 10 1 0 90 6 1
74125
T 42650 51000 5 10 0 0 90 6 1
documentation=http://www-s.ti.com/sc/ds/sn74hc125.pdf
]
{
T 44100 51400 5 10 1 1 270 8 1
refdes=U6
T 45000 53100 5 10 0 0 180 6 1
slot=4
}
C 40100 50800 1 0 1 net-gnd-1.sym
C 43700 50800 1 0 1 net-gnd-1.sym
T 50600 46600 9 10 1 0 0 4 3
uklad w odpowiedzi na 3 bitowa
liczbe z uC ustawia stan NISKI
na jednym z swoich wyjsc
C 55900 47900 1 180 1 net-gnd-1.sym
N 53200 44900 53200 45600 4
N 53600 45600 53600 44700 4
N 54000 45600 54000 44500 4
N 53200 47600 53200 48000 4
N 42600 48000 53200 48000 4
N 42600 48000 42600 54500 4
N 53600 47600 53600 48400 4
N 53600 48400 46200 48400 4
N 46200 48400 46200 54500 4
T 55300 46600 9 10 1 0 0 4 2
miejsce uzadzenia na pinach tego ukladu
determinuje jego priorytet prosby o nadawanie
C 35000 47600 1 270 0 EMBEDDED74148-1.sym
[
P 39200 47600 39200 47300 1 0 0
{
T 39250 47400 5 8 1 1 270 6 1
pinnumber=10
T 39150 47400 5 8 0 1 270 8 1
pinseq=1
T 39200 47250 9 8 1 1 270 0 1
pinlabel=0
T 39200 47250 5 8 0 1 270 2 1
pintype=in
}
P 39200 45600 39200 45900 1 0 0
{
T 39250 45800 5 8 1 1 270 0 1
pinnumber=9
T 39150 45800 5 8 0 1 270 2 1
pinseq=2
T 39200 45950 9 8 1 1 270 6 1
pinlabel=A0
T 39200 45950 5 8 0 1 270 8 1
pintype=out
}
P 38800 47600 38800 47300 1 0 0
{
T 38850 47400 5 8 1 1 270 6 1
pinnumber=11
T 38750 47400 5 8 0 1 270 8 1
pinseq=3
T 38800 47250 9 8 1 1 270 0 1
pinlabel=1
T 38800 47250 5 8 0 1 270 2 1
pintype=in
}
P 38800 45600 38800 45900 1 0 0
{
T 38850 45800 5 8 1 1 270 0 1
pinnumber=7
T 38750 45800 5 8 0 1 270 2 1
pinseq=4
T 38800 45950 9 8 1 1 270 6 1
pinlabel=A1
T 38800 45950 5 8 0 1 270 8 1
pintype=out
}
P 38400 47600 38400 47300 1 0 0
{
T 38450 47400 5 8 1 1 270 6 1
pinnumber=12
T 38350 47400 5 8 0 1 270 8 1
pinseq=5
T 38400 47250 9 8 1 1 270 0 1
pinlabel=2
T 38400 47250 5 8 0 1 270 2 1
pintype=in
}
P 38400 45600 38400 45900 1 0 0
{
T 38450 45800 5 8 1 1 270 0 1
pinnumber=6
T 38350 45800 5 8 0 1 270 2 1
pinseq=6
T 38400 45950 9 8 1 1 270 6 1
pinlabel=A2
T 38400 45950 5 8 0 1 270 8 1
pintype=out
}
P 38000 47600 38000 47300 1 0 0
{
T 38050 47400 5 8 1 1 270 6 1
pinnumber=13
T 37950 47400 5 8 0 1 270 8 1
pinseq=7
T 38000 47250 9 8 1 1 270 0 1
pinlabel=3
T 38000 47250 5 8 0 1 270 2 1
pintype=in
}
P 37600 47600 37600 47300 1 0 0
{
T 37650 47400 5 8 1 1 270 6 1
pinnumber=1
T 37550 47400 5 8 0 1 270 8 1
pinseq=8
T 37600 47250 9 8 1 1 270 0 1
pinlabel=4
T 37600 47250 5 8 0 1 270 2 1
pintype=in
}
P 37200 47600 37200 47300 1 0 0
{
T 37250 47400 5 8 1 1 270 6 1
pinnumber=2
T 37150 47400 5 8 0 1 270 8 1
pinseq=9
T 37200 47250 9 8 1 1 270 0 1
pinlabel=5
T 37200 47250 5 8 0 1 270 2 1
pintype=in
}
P 36800 47600 36800 47300 1 0 0
{
T 36850 47400 5 8 1 1 270 6 1
pinnumber=3
T 36750 47400 5 8 0 1 270 8 1
pinseq=10
T 36800 47250 9 8 1 1 270 0 1
pinlabel=6
T 36800 47250 5 8 0 1 270 2 1
pintype=in
}
P 36400 47600 36400 47300 1 0 0
{
T 36450 47400 5 8 1 1 270 6 1
pinnumber=4
T 36350 47400 5 8 0 1 270 8 1
pinseq=11
T 36400 47250 9 8 1 1 270 0 1
pinlabel=7
T 36400 47250 5 8 0 1 270 2 1
pintype=in
}
P 36000 47600 36000 47300 1 0 0
{
T 36050 47400 5 8 1 1 270 6 1
pinnumber=15
T 35950 47400 5 8 0 1 270 8 1
pinseq=12
T 36000 47250 9 8 1 1 270 0 1
pinlabel=EO
T 36000 47250 5 8 0 1 270 2 1
pintype=out
}
P 35600 47600 35600 47300 1 0 0
{
T 35650 47400 5 8 1 1 270 6 1
pinnumber=5
T 35550 47400 5 8 0 1 270 8 1
pinseq=13
T 35600 47250 9 8 1 1 270 0 1
pinlabel=EI
T 35600 47250 5 8 0 1 270 2 1
pintype=in
}
P 35200 47600 35200 47300 1 0 0
{
T 35250 47400 5 8 1 1 270 6 1
pinnumber=14
T 35150 47400 5 8 0 1 270 8 1
pinseq=14
T 35200 47250 9 8 1 1 270 0 1
pinlabel=GS
T 35200 47250 5 8 0 1 270 2 1
pintype=out
}
B 35000 45900 4500 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 39940 47300 5 10 0 0 270 0 1
device=74148
T 39740 47300 5 10 0 0 270 0 1
footprint=DIP16
T 39600 45900 8 10 0 1 270 6 1
refdes=U?
T 40150 47300 5 10 0 0 270 0 1
description=binary 8 to 3 priority encoder (scalable)
T 40750 47300 5 10 0 0 270 0 1
numslots=0
T 40350 47300 5 10 0 0 270 0 1
net=Vcc:16
T 40550 47300 5 10 0 0 270 0 1
net=GND:8
T 39540 47300 9 10 1 0 270 0 1
74148
T 40950 47300 5 10 0 0 270 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc148.pdf
]
{
T 39600 45900 5 10 1 1 270 6 1
refdes=U4
}
C 36300 47900 1 180 1 net-gnd-1.sym
N 42900 44000 38400 44000 4
N 38400 44000 38400 45600 4
N 42900 44200 38800 44200 4
N 38800 44200 38800 45600 4
N 42900 44400 39200 44400 4
N 39200 44400 39200 45600 4
N 39200 47600 39200 48000 4
N 39600 51100 39600 50700 4
N 38800 47600 38800 48400 4
C 41500 53600 1 180 1 transistor-pnp-2.sym
{
T 41600 53700 5 10 1 1 180 6 1
refdes=Q?
}
N 42100 53700 42100 53600 4
C 42000 51600 1 270 1 resistor-2.sym
{
T 41800 51800 5 10 1 1 90 2 1
refdes=R?
}
C 42200 51200 1 0 1 net-gnd-1.sym
N 42100 51500 42100 51600 4
N 42100 52500 42100 52600 4
N 42100 52500 42400 52500 4
N 42400 48000 42400 54500 4
N 42400 48000 41300 48000 4
T 37300 46600 9 10 1 0 0 4 3
miejsce uzadzenia na pinach tego ukladu
determinuje jego priorytet prosby o
nadawanie odpowiedzi
N 44800 53100 45100 53100 4
C 45100 53600 1 180 1 transistor-pnp-2.sym
{
T 45200 53700 5 10 1 1 180 6 1
refdes=Q?
}
N 45700 53700 45700 53600 4
C 45600 51600 1 270 1 resistor-2.sym
{
T 45400 51800 5 10 1 1 90 2 1
refdes=R?
}
C 45800 51200 1 0 1 net-gnd-1.sym
N 45700 51500 45700 51600 4
N 45700 52500 45700 52600 4
N 45700 52500 46000 52500 4
N 46000 54500 46000 48400 4
N 46000 48400 40200 48400 4
N 41900 50100 41900 50700 4
N 41900 49100 41900 47100 4
N 49800 48800 49800 54500 4
C 48600 53600 1 180 1 transistor-pnp-2.sym
{
T 48700 53700 5 10 1 1 180 6 1
refdes=Q?
}
N 49200 53700 49200 53600 4
C 49100 51600 1 270 1 resistor-2.sym
{
T 48900 51800 5 10 1 1 90 2 1
refdes=R?
}
C 49300 51200 1 0 1 net-gnd-1.sym
N 49200 51500 49200 51600 4
N 49200 52500 49200 52600 4
N 49200 52500 49600 52500 4
N 49600 54500 49600 48800 4
N 48600 50900 47300 50900 4
N 47300 51100 47300 50900 4
N 49800 48800 54000 48800 4
N 54000 48800 54000 47600 4
N 49600 48800 41300 48800 4
N 38400 47600 38400 48800 4
N 49300 45500 49300 45600 4
C 42000 53700 1 270 1 resistor-2.sym
{
T 41800 53900 5 10 1 1 90 2 1
refdes=R?
}
C 45600 53700 1 270 1 resistor-2.sym
{
T 45400 53900 5 10 1 1 90 2 1
refdes=R?
}
C 49100 53700 1 270 1 resistor-2.sym
{
T 48900 53900 5 10 1 1 90 2 1
refdes=R?
}
N 49200 54700 49200 54600 4
N 45700 54700 45700 54600 4
N 42100 54700 42100 54600 4
T 54400 47700 9 10 1 0 0 4 1
prosby  o  zgode na  transmisje
T 38100 47800 9 10 1 0 0 4 1
informacje o transmisji odpowiedzi
N 38800 48400 39100 48400 4
N 39200 48000 40200 48000 4
N 38400 48800 40200 48800 4
C 41300 48300 1 0 1 EMBEDDEDnot-1.sym
[
L 41000 49100 40500 48800 3 0 0 0 -1 -1
L 40500 48800 41000 48500 3 0 0 0 -1 -1
L 41000 49100 41000 48800 3 0 0 0 -1 -1
L 41000 48800 41000 48500 3 0 0 0 -1 -1
V 40450 48800 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 40200 48800 40400 48800 1 0 0
{
T 40385 48850 5 8 0 1 0 6 1
pinnumber=OUT
T 40385 48850 5 8 0 0 0 6 1
pinseq=1
}
P 41000 48800 41300 48800 1 0 1
{
T 41200 48850 5 8 0 1 0 6 1
pinnumber=IN
T 41200 48850 5 8 0 0 0 6 1
pinseq=2
}
T 41100 49200 2 10 0 0 0 6 1
VERILOG_PORTS=POSITIONAL
T 41100 49300 2 10 0 0 0 6 1
device=not
T 40800 48600 5 10 0 1 0 8 1
refdes=U?
]
{
T 40800 48600 5 10 1 1 0 8 1
refdes=U?
}
C 40200 47900 1 0 1 EMBEDDEDnot-1.sym
[
L 39900 48700 39400 48400 3 0 0 0 -1 -1
L 39400 48400 39900 48100 3 0 0 0 -1 -1
L 39900 48700 39900 48400 3 0 0 0 -1 -1
L 39900 48400 39900 48100 3 0 0 0 -1 -1
V 39350 48400 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 39100 48400 39300 48400 1 0 0
{
T 39285 48450 5 8 0 1 0 6 1
pinnumber=OUT
T 39285 48450 5 8 0 0 0 6 1
pinseq=1
}
P 39900 48400 40200 48400 1 0 1
{
T 40100 48450 5 8 0 1 0 6 1
pinnumber=IN
T 40100 48450 5 8 0 0 0 6 1
pinseq=2
}
T 40000 48800 2 10 0 0 0 6 1
VERILOG_PORTS=POSITIONAL
T 40000 48900 2 10 0 0 0 6 1
device=not
T 39700 48200 5 10 0 1 0 8 1
refdes=U?
]
{
T 39700 48200 5 10 1 1 0 8 1
refdes=U?
}
C 41300 47500 1 0 1 EMBEDDEDnot-1.sym
[
L 41000 48300 40500 48000 3 0 0 0 -1 -1
L 40500 48000 41000 47700 3 0 0 0 -1 -1
L 41000 48300 41000 48000 3 0 0 0 -1 -1
L 41000 48000 41000 47700 3 0 0 0 -1 -1
V 40450 48000 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 40200 48000 40400 48000 1 0 0
{
T 40385 48050 5 8 0 1 0 6 1
pinnumber=OUT
T 40385 48050 5 8 0 0 0 6 1
pinseq=1
}
P 41000 48000 41300 48000 1 0 1
{
T 41200 48050 5 8 0 1 0 6 1
pinnumber=IN
T 41200 48050 5 8 0 0 0 6 1
pinseq=2
}
T 41100 48400 2 10 0 0 0 6 1
VERILOG_PORTS=POSITIONAL
T 41100 48500 2 10 0 0 0 6 1
device=not
T 40800 47800 5 10 0 1 0 8 1
refdes=U?
]
{
T 40800 47800 5 10 1 1 0 8 1
refdes=U?
}
C 49000 54700 1 0 0 net-pwr-1.sym
{
T 49200 55050 5 9 1 1 0 5 1
value=Vcc
}
C 45500 54700 1 0 0 net-pwr-1.sym
{
T 45700 55050 5 9 1 1 0 5 1
value=Vcc
}
C 41900 54700 1 0 0 net-pwr-1.sym
{
T 42100 55050 5 9 1 1 0 5 1
value=Vcc
}
C 47600 41600 1 0 0 net-pwr-1.sym
{
T 47800 41950 5 9 1 1 0 5 1
value=Vcc
}
C 51900 45600 1 180 0 net-pwr-1.sym
{
T 51700 45250 5 9 1 1 180 5 1
value=Vcc
}
C 45700 43800 1 180 0 net-pwr-1.sym
{
T 45500 43450 5 9 1 1 180 5 1
value=Vcc
}
