module TopModule (
    input  clk,
    input  x,
    output z
);

    reg q_xor;
    reg q_and;
    reg q_or;

    initial begin
        q_xor = 1'b0;
        q_and = 1'b0;
        q_or  = 1'b0;
    end

    always @(posedge clk) begin
        q_xor <= x ^ q_xor;   // XOR with flip-flop output
        q_and <= x & ~q_and;  // AND with complemented flip-flop output
        q_or  <= x | ~q_or;   // OR with complemented flip-flop output
    end

    assign z = ~(q_xor | q_and | q_or);  // three-input NOR

endmodule
