<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="meisha_mig_7series_0_0_synth_1" LaunchDir="/home/test/vivado_prj/25.1.06/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/meisha_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/test/vivado_prj/25.1.06/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="meisha_mig_7series_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/test/vivado_prj/25.1.06/MEISHAV100---FPGA-verifaction-on-VC707/fpga_project/meisha.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="meisha_mig_7series_0_0_synth_1"/>
	</Run>
</Runs>

