// Seed: 161565284
module module_0 #(
    parameter id_1 = 32'd34
);
  always $unsigned(43);
  ;
  tri _id_1 = "" - 1;
  wire id_2[{  1  {  id_1  }  } : -1];
  assign this = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output tri id_2
);
  logic id_4;
  ;
  module_0 modCall_1 ();
endmodule
program module_2 (
    input tri1 id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    output uwire id_6,
    input wor id_7,
    output supply0 id_8,
    input wand id_9
);
  logic id_11;
  logic id_12;
  assign id_1 = -1;
  module_0 modCall_1 ();
  assign id_6 = id_9;
endprogram
