// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception1869[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1909[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception11921[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<323>;
	.reg .b16 	%rs<223>;
	.reg .b32 	%r<3062>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<341>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r281, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd12, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r290, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r290, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L20
	ld.param.u64 	%rd13, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r282, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r291, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	mul.lo.s32 	%r5, %r4, 192;
	or.b32  	%r292, %r2, %r291;
	add.s32 	%r293, %r292, %r5;
	mul.wide.u32 	%rd20, %r293, 4;
	add.s64 	%rd6, %rd13, %rd20;
	mov.u32 	%r294, 1;
	st.global.u32 	[%rd6], %r294;
	setp.gt.u32 	%p5, %r282, 511;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r283, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r283, %r282;
	setp.gt.s32 	%p7, %r283, 1023;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r284, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r283, %r282;
	mad.lo.s32 	%r295, %r6, -1431655765, 715827872;
	shf.r.wrap.b32 	%r296, %r295, %r295, 4;
	setp.gt.u32 	%p9, %r296, 89478484;
	setp.gt.u32 	%p10, %r284, 511;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r285, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r285, %r284;
	setp.lt.s32 	%p13, %r285, 1024;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass40
	sub.s32 	%r297, %r285, %r284;
	shr.s32 	%r298, %r6, 31;
	shr.u32 	%r299, %r298, 30;
	add.s32 	%r300, %r6, %r299;
	shr.s32 	%r301, %r300, 2;
	setp.eq.s32 	%p15, %r297, %r301;
	@%p15 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L261
	ld.param.u32 	%r286, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p16, %r286, 0;
	@%p16 bra 	$L__BB0_13;
// %bb.9:                               // %L263
	ld.param.u32 	%r287, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p17, %r287, %r286;
	setp.gt.s32 	%p18, %r287, 2048;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	$L__BB0_13;
// %bb.10:                              // %L273
	ld.param.u32 	%r288, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r287, %r286;
	and.b32  	%r302, %r7, 63;
	setp.ne.s32 	%p20, %r302, 0;
	setp.lt.s32 	%p21, %r288, 0;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_13;
// %bb.11:                              // %L279
	ld.param.u32 	%r289, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p23, %r289, %r288;
	setp.gt.s32 	%p24, %r289, 4096;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_13;
// %bb.12:                              // %L289
	sub.s32 	%r303, %r289, %r288;
	and.b32  	%r304, %r303, 63;
	setp.eq.s32 	%p26, %r304, 0;
	setp.eq.s32 	%p27, %r303, %r7;
	and.pred  	%p28, %p26, %p27;
	@%p28 bra 	$L__BB0_191;
	bra.uni 	$L__BB0_13;
$L__BB0_191:                            // %pass149
	and.b32  	%r149, %r291, 3;
	shr.u32 	%r150, %r291, 2;
	mul.lo.s32 	%r305, %r149, %r150;
	and.b32  	%r306, %r305, 7;
	cvt.rn.f32.s32 	%f205, %r306;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p29, %f788, 0f40000000;
	setp.gtu.f32 	%p322, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p29 bra 	$L__BB0_203;
// %bb.192:
	@%p322 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_193;
$L__BB0_199:
	mov.b32 	%r152, %f788;
	and.b32  	%r307, %r152, 8388607;
	or.b32  	%r3045, %r307, 1065353216;
	mov.b32 	%f783, %r3045;
	add.s32 	%r308, %r152, -1073741824;
	and.b32  	%r3046, %r308, -8388608;
	setp.eq.s32 	%p36, %r3046, 0;
	@%p36 bra 	$L__BB0_202;
// %bb.200:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_201:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r309, %r3046, 192937984;
	add.s32 	%r310, %r3045, %r309;
	mov.b32 	%f217, %r310;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3046, %r3046, %r309;
	mov.b32 	%r3045, %f783;
	setp.ne.s32 	%p37, %r3046, 0;
	setp.ne.s32 	%p38, %r3045, 0;
	and.pred  	%p39, %p37, %p38;
	@%p39 bra 	$L__BB0_201;
$L__BB0_202:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p40, %r152, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p40;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_203;
$L__BB0_193:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r151, %f172;
	setp.lt.u32 	%p31, %r151, 1073741824;
	@%p31 bra 	$L__BB0_198;
// %bb.194:
	setp.lt.u32 	%p32, %r151, -2147483647;
	@%p32 bra 	$L__BB0_196;
// %bb.195:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p35, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p35;
	bra.uni 	$L__BB0_198;
$L__BB0_196:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p33, %f172, 0f40800000;
	@%p33 bra 	$L__BB0_198;
// %bb.197:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p34, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p34;
$L__BB0_198:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_203:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p41, %f226, 0f7F800000;
	mov.b32 	%r311, %f169;
	and.b32  	%r159, %r311, -2147483648;
	@%p41 bra 	$L__BB0_205;
// %bb.204:
	mov.b32 	%r312, %f784;
	or.b32  	%r313, %r159, %r312;
	mov.b32 	%f784, %r313;
$L__BB0_205:                            // %__nv_fmodf.exit
	shl.b32 	%r162, %r291, 1;
	and.b32  	%r163, %r162, 2;
	mul.lo.s32 	%r328, %r163, %r150;
	cvt.rn.f32.s32 	%f259, %r328;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p49, %f734, 0f40000000;
	@%p49 bra 	$L__BB0_25;
// %bb.14:
	setp.gtu.f32 	%p50, %f734, 0f4B800000;
	@%p50 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f734;
	and.b32  	%r329, %r9, 8388607;
	or.b32  	%r2995, %r329, 1065353216;
	mov.b32 	%f733, %r2995;
	add.s32 	%r330, %r9, -1073741824;
	and.b32  	%r2996, %r330, -8388608;
	setp.eq.s32 	%p56, %r2996, 0;
	@%p56 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i1988.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i1988
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r331, %r2996, 192937984;
	add.s32 	%r332, %r2995, %r331;
	mov.b32 	%f271, %r332;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r2996, %r2996, %r331;
	mov.b32 	%r2995, %f733;
	setp.ne.s32 	%p57, %r2996, 0;
	setp.ne.s32 	%p58, %r2995, 0;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i1990
	setp.gt.u32 	%p60, %r9, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p60;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i1967
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p51, %r8, 1073741824;
	@%p51 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p52, %r8, -2147483647;
	@%p52 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p55, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p55;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p53, %f2, 0f40800000;
	@%p53 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i1971
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p54, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p54;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i1974
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i1993
	or.b32  	%r164, %r163, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p61, %f280, 0f7F800000;
	@%p61 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r333, %f186;
	and.b32  	%r334, %r333, -2147483648;
	mov.b32 	%r335, %f734;
	or.b32  	%r336, %r334, %r335;
	mov.b32 	%f734, %r336;
$L__BB0_27:                             // %__nv_fmodf.exit1994
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p69, %r164, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p69 bra 	$L__BB0_43;
// %bb.28:                              // %L531
	mul.lo.s32 	%r345, %r164, %r150;
	mul.hi.u32 	%r346, %r345, -1431655765;
	shr.u32 	%r347, %r346, 4;
	mul.lo.s32 	%r348, %r347, 24;
	sub.s32 	%r349, %r345, %r348;
	cvt.rn.f32.s32 	%f311, %r349;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p70, %f738, 0f40000000;
	@%p70 bra 	$L__BB0_40;
// %bb.29:
	setp.gtu.f32 	%p71, %f738, 0f4B800000;
	@%p71 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_30;
$L__BB0_36:
	mov.b32 	%r17, %f738;
	and.b32  	%r350, %r17, 8388607;
	or.b32  	%r2997, %r350, 1065353216;
	mov.b32 	%f737, %r2997;
	add.s32 	%r351, %r17, -1073741824;
	and.b32  	%r2998, %r351, -8388608;
	setp.eq.s32 	%p77, %r2998, 0;
	@%p77 bra 	$L__BB0_39;
// %bb.37:                              // %__nv_fmaf_rn.exit4.i.i.i2019.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_38:                             // %__nv_fmaf_rn.exit4.i.i.i2019
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r352, %r2998, 192937984;
	add.s32 	%r353, %r2997, %r352;
	mov.b32 	%f323, %r353;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r2998, %r2998, %r352;
	mov.b32 	%r2997, %f737;
	setp.ne.s32 	%p78, %r2998, 0;
	setp.ne.s32 	%p79, %r2997, 0;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	$L__BB0_38;
$L__BB0_39:                             // %__internal_fmodf_slowpath_mod.exit.i.i2021
	setp.gt.u32 	%p81, %r17, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p81;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_40;
$L__BB0_30:                             // %__nv_fast_fdividef.exit.i.i.i1998
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r16, %f21;
	setp.lt.u32 	%p72, %r16, 1073741824;
	@%p72 bra 	$L__BB0_35;
// %bb.31:
	setp.lt.u32 	%p73, %r16, -2147483647;
	@%p73 bra 	$L__BB0_33;
// %bb.32:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p76, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p76;
	bra.uni 	$L__BB0_35;
$L__BB0_33:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p74, %f21, 0f40800000;
	@%p74 bra 	$L__BB0_35;
// %bb.34:                              // %__nv_fmaf_rn.exit.i.i.i2002
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p75, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p75;
$L__BB0_35:                             // %__internal_fmodf_fastpath_quot.exit.i.i2005
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_40:                             // %__internal_fmodf_kernel.exit.i2024
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p82, %f332, 0f7F800000;
	@%p82 bra 	$L__BB0_42;
// %bb.41:
	mov.b32 	%r354, %f18;
	and.b32  	%r355, %r354, -2147483648;
	mov.b32 	%r356, %f738;
	or.b32  	%r357, %r355, %r356;
	mov.b32 	%f738, %r357;
$L__BB0_42:                             // %__nv_fmodf.exit2025
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r358, %f333;
	and.b32  	%r359, %r358, -2147483648;
	or.b32  	%r360, %r359, 1056964608;
	mov.b32 	%f334, %r360;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p83, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p83;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p84, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p84;
	cvt.rzi.s32.f32 	%r361, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r362, %r361, 1;
	setp.eq.b32 	%p85, %r362, 1;
	selp.f32 	%f352, %f350, %f351, %p85;
	selp.f32 	%f353, %f351, %f350, %p85;
	and.b32  	%r363, %r361, 2;
	setp.eq.s32 	%p86, %r363, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p86;
	add.s32 	%r364, %r361, 1;
	and.b32  	%r365, %r364, 2;
	setp.eq.s32 	%p87, %r365, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p87;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p88, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p88;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p89, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p89;
$L__BB0_43:                             // %L565
	and.b32  	%r26, %r150, 3;
	setp.eq.s32 	%p90, %r26, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p90 bra 	$L__BB0_59;
// %bb.44:                              // %L603
	mul.lo.s32 	%r372, %r163, %r26;
	cvt.u16.u32 	%rs9, %r372;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 9;
	mul.lo.s16 	%rs12, %rs11, 3;
	sub.s16 	%rs13, %rs9, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f364, %rs14;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p91, %f744, 0f40000000;
	@%p91 bra 	$L__BB0_56;
// %bb.45:
	setp.gtu.f32 	%p92, %f744, 0f4B800000;
	@%p92 bra 	$L__BB0_52;
	bra.uni 	$L__BB0_46;
$L__BB0_52:
	mov.b32 	%r28, %f744;
	and.b32  	%r373, %r28, 8388607;
	or.b32  	%r2999, %r373, 1065353216;
	mov.b32 	%f743, %r2999;
	add.s32 	%r374, %r28, -1073741824;
	and.b32  	%r3000, %r374, -8388608;
	setp.eq.s32 	%p98, %r3000, 0;
	@%p98 bra 	$L__BB0_55;
// %bb.53:                              // %__nv_fmaf_rn.exit4.i.i.i2050.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_54:                             // %__nv_fmaf_rn.exit4.i.i.i2050
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r375, %r3000, 192937984;
	add.s32 	%r376, %r2999, %r375;
	mov.b32 	%f376, %r376;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r3000, %r3000, %r375;
	mov.b32 	%r2999, %f743;
	setp.ne.s32 	%p99, %r3000, 0;
	setp.ne.s32 	%p100, %r2999, 0;
	and.pred  	%p101, %p99, %p100;
	@%p101 bra 	$L__BB0_54;
$L__BB0_55:                             // %__internal_fmodf_slowpath_mod.exit.i.i2052
	setp.gt.u32 	%p102, %r28, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p102;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_56;
$L__BB0_46:                             // %__nv_fast_fdividef.exit.i.i.i2029
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r27, %f42;
	setp.lt.u32 	%p93, %r27, 1073741824;
	@%p93 bra 	$L__BB0_51;
// %bb.47:
	setp.lt.u32 	%p94, %r27, -2147483647;
	@%p94 bra 	$L__BB0_49;
// %bb.48:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p97, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p97;
	bra.uni 	$L__BB0_51;
$L__BB0_49:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p95, %f42, 0f40800000;
	@%p95 bra 	$L__BB0_51;
// %bb.50:                              // %__nv_fmaf_rn.exit.i.i.i2033
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p96, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p96;
$L__BB0_51:                             // %__internal_fmodf_fastpath_quot.exit.i.i2036
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_56:                             // %__internal_fmodf_kernel.exit.i2055
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p103, %f385, 0f7F800000;
	@%p103 bra 	$L__BB0_58;
// %bb.57:
	mov.b32 	%r377, %f39;
	and.b32  	%r378, %r377, -2147483648;
	mov.b32 	%r379, %f744;
	or.b32  	%r380, %r378, %r379;
	mov.b32 	%f744, %r380;
$L__BB0_58:                             // %__nv_fmodf.exit2056
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r381, %f386;
	and.b32  	%r382, %r381, -2147483648;
	or.b32  	%r383, %r382, 1056964608;
	mov.b32 	%f387, %r383;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p104, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p104;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p105, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p105;
	cvt.rzi.s32.f32 	%r384, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r385, %r384, 1;
	setp.eq.b32 	%p106, %r385, 1;
	selp.f32 	%f405, %f403, %f404, %p106;
	selp.f32 	%f406, %f404, %f403, %p106;
	and.b32  	%r386, %r384, 2;
	setp.eq.s32 	%p107, %r386, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p107;
	add.s32 	%r387, %r384, 1;
	and.b32  	%r388, %r387, 2;
	setp.eq.s32 	%p108, %r388, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p108;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p109, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p109;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p110, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p110;
$L__BB0_59:                             // %L637
	or.pred  	%p113, %p69, %p90;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p113 bra 	$L__BB0_75;
// %bb.60:                              // %L645
	mul.lo.s32 	%r389, %r164, %r26;
	mul.hi.u32 	%r390, %r389, -1431655765;
	shr.u32 	%r391, %r390, 1;
	mul.lo.s32 	%r392, %r391, 3;
	sub.s32 	%r393, %r389, %r392;
	cvt.rn.f32.s32 	%f417, %r393;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p114, %f750, 0f40000000;
	@%p114 bra 	$L__BB0_72;
// %bb.61:
	setp.gtu.f32 	%p115, %f750, 0f4B800000;
	@%p115 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_62;
$L__BB0_68:
	mov.b32 	%r36, %f750;
	and.b32  	%r394, %r36, 8388607;
	or.b32  	%r3001, %r394, 1065353216;
	mov.b32 	%f749, %r3001;
	add.s32 	%r395, %r36, -1073741824;
	and.b32  	%r3002, %r395, -8388608;
	setp.eq.s32 	%p121, %r3002, 0;
	@%p121 bra 	$L__BB0_71;
// %bb.69:                              // %__nv_fmaf_rn.exit4.i.i.i2081.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_70:                             // %__nv_fmaf_rn.exit4.i.i.i2081
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r396, %r3002, 192937984;
	add.s32 	%r397, %r3001, %r396;
	mov.b32 	%f429, %r397;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r3002, %r3002, %r396;
	mov.b32 	%r3001, %f749;
	setp.ne.s32 	%p122, %r3002, 0;
	setp.ne.s32 	%p123, %r3001, 0;
	and.pred  	%p124, %p122, %p123;
	@%p124 bra 	$L__BB0_70;
$L__BB0_71:                             // %__internal_fmodf_slowpath_mod.exit.i.i2083
	setp.gt.u32 	%p125, %r36, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p125;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_72;
$L__BB0_62:                             // %__nv_fast_fdividef.exit.i.i.i2060
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r35, %f63;
	setp.lt.u32 	%p116, %r35, 1073741824;
	@%p116 bra 	$L__BB0_67;
// %bb.63:
	setp.lt.u32 	%p117, %r35, -2147483647;
	@%p117 bra 	$L__BB0_65;
// %bb.64:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p120, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p120;
	bra.uni 	$L__BB0_67;
$L__BB0_65:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p118, %f63, 0f40800000;
	@%p118 bra 	$L__BB0_67;
// %bb.66:                              // %__nv_fmaf_rn.exit.i.i.i2064
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p119, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p119;
$L__BB0_67:                             // %__internal_fmodf_fastpath_quot.exit.i.i2067
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_72:                             // %__internal_fmodf_kernel.exit.i2086
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p126, %f438, 0f7F800000;
	@%p126 bra 	$L__BB0_74;
// %bb.73:
	mov.b32 	%r398, %f60;
	and.b32  	%r399, %r398, -2147483648;
	mov.b32 	%r400, %f750;
	or.b32  	%r401, %r399, %r400;
	mov.b32 	%f750, %r401;
$L__BB0_74:                             // %__nv_fmodf.exit2087
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r402, %f439;
	and.b32  	%r403, %r402, -2147483648;
	or.b32  	%r404, %r403, 1056964608;
	mov.b32 	%f440, %r404;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p127, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p127;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p128, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p128;
	cvt.rzi.s32.f32 	%r405, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r406, %r405, 1;
	setp.eq.b32 	%p129, %r406, 1;
	selp.f32 	%f458, %f456, %f457, %p129;
	selp.f32 	%f459, %f457, %f456, %p129;
	and.b32  	%r407, %r405, 2;
	setp.eq.s32 	%p130, %r407, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p130;
	add.s32 	%r408, %r405, 1;
	and.b32  	%r409, %r408, 2;
	setp.eq.s32 	%p131, %r409, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p131;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p132, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p132;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p133, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p133;
$L__BB0_75:                             // %L679
	and.b32  	%r43, %r291, 2;
	setp.eq.s32 	%p134, %r43, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p134 bra 	$L__BB0_77;
// %bb.76:                              // %L688
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_77:                             // %L690
	@%p29 bra 	$L__BB0_213;
// %bb.78:
	@%p322 bra 	$L__BB0_209;
	bra.uni 	$L__BB0_79;
$L__BB0_209:
	mov.b32 	%r166, %f788;
	and.b32  	%r416, %r166, 8388607;
	or.b32  	%r3047, %r416, 1065353216;
	mov.b32 	%f787, %r3047;
	add.s32 	%r417, %r166, -1073741824;
	and.b32  	%r3048, %r417, -8388608;
	setp.eq.s32 	%p142, %r3048, 0;
	@%p142 bra 	$L__BB0_212;
// %bb.210:                             // %__nv_fmaf_rn.exit4.i.i.i2112.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_211:                            // %__nv_fmaf_rn.exit4.i.i.i2112
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r418, %r3048, 192937984;
	add.s32 	%r419, %r3047, %r418;
	mov.b32 	%f479, %r419;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3048, %r3048, %r418;
	mov.b32 	%r3047, %f787;
	setp.ne.s32 	%p143, %r3048, 0;
	setp.ne.s32 	%p144, %r3047, 0;
	and.pred  	%p145, %p143, %p144;
	@%p145 bra 	$L__BB0_211;
$L__BB0_212:                            // %__internal_fmodf_slowpath_mod.exit.i.i2114
	setp.gt.u32 	%p146, %r166, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p146;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_213;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i2091
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r165, %f189;
	setp.lt.u32 	%p137, %r165, 1073741824;
	@%p137 bra 	$L__BB0_208;
// %bb.80:
	setp.lt.u32 	%p138, %r165, -2147483647;
	@%p138 bra 	$L__BB0_206;
// %bb.81:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p141, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p141;
	bra.uni 	$L__BB0_208;
$L__BB0_206:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p139, %f189, 0f40800000;
	@%p139 bra 	$L__BB0_208;
// %bb.207:                             // %__nv_fmaf_rn.exit.i.i.i2095
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p140, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p140;
$L__BB0_208:                            // %__internal_fmodf_fastpath_quot.exit.i.i2098
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_213:                            // %__internal_fmodf_kernel.exit.i2117
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p147, %f488, 0f7F800000;
	@%p147 bra 	$L__BB0_215;
// %bb.214:
	mov.b32 	%r420, %f788;
	or.b32  	%r421, %r159, %r420;
	mov.b32 	%f788, %r421;
$L__BB0_215:                            // %__nv_fmodf.exit2118
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p155, %f760, 0f40000000;
	@%p155 bra 	$L__BB0_93;
// %bb.82:
	setp.gtu.f32 	%p156, %f760, 0f4B800000;
	@%p156 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_83;
$L__BB0_89:
	mov.b32 	%r47, %f760;
	and.b32  	%r436, %r47, 8388607;
	or.b32  	%r3003, %r436, 1065353216;
	mov.b32 	%f759, %r3003;
	add.s32 	%r437, %r47, -1073741824;
	and.b32  	%r3004, %r437, -8388608;
	setp.eq.s32 	%p162, %r3004, 0;
	@%p162 bra 	$L__BB0_92;
// %bb.90:                              // %__nv_fmaf_rn.exit4.i.i.i2143.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_91:                             // %__nv_fmaf_rn.exit4.i.i.i2143
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r438, %r3004, 192937984;
	add.s32 	%r439, %r3003, %r438;
	mov.b32 	%f532, %r439;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r3004, %r3004, %r438;
	mov.b32 	%r3003, %f759;
	setp.ne.s32 	%p163, %r3004, 0;
	setp.ne.s32 	%p164, %r3003, 0;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB0_91;
$L__BB0_92:                             // %__internal_fmodf_slowpath_mod.exit.i.i2145
	setp.gt.u32 	%p166, %r47, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p166;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_93;
$L__BB0_83:                             // %__nv_fast_fdividef.exit.i.i.i2122
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f88;
	setp.lt.u32 	%p157, %r46, 1073741824;
	@%p157 bra 	$L__BB0_88;
// %bb.84:
	setp.lt.u32 	%p158, %r46, -2147483647;
	@%p158 bra 	$L__BB0_86;
// %bb.85:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p161, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p161;
	bra.uni 	$L__BB0_88;
$L__BB0_86:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p159, %f88, 0f40800000;
	@%p159 bra 	$L__BB0_88;
// %bb.87:                              // %__nv_fmaf_rn.exit.i.i.i2126
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p160, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p160;
$L__BB0_88:                             // %__internal_fmodf_fastpath_quot.exit.i.i2129
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_93:                             // %__internal_fmodf_kernel.exit.i2148
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p167, %f541, 0f7F800000;
	@%p167 bra 	$L__BB0_95;
// %bb.94:
	mov.b32 	%r440, %f203;
	and.b32  	%r441, %r440, -2147483648;
	mov.b32 	%r442, %f760;
	or.b32  	%r443, %r441, %r442;
	mov.b32 	%f760, %r443;
$L__BB0_95:                             // %__nv_fmodf.exit2149
	cvt.rn.f32.s32 	%f572, %r150;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p175, %f764, 0f40000000;
	@%p175 bra 	$L__BB0_107;
// %bb.96:
	setp.gtu.f32 	%p176, %f764, 0f4B800000;
	@%p176 bra 	$L__BB0_103;
	bra.uni 	$L__BB0_97;
$L__BB0_103:
	mov.b32 	%r55, %f764;
	and.b32  	%r452, %r55, 8388607;
	or.b32  	%r3005, %r452, 1065353216;
	mov.b32 	%f763, %r3005;
	add.s32 	%r453, %r55, -1073741824;
	and.b32  	%r3006, %r453, -8388608;
	setp.eq.s32 	%p182, %r3006, 0;
	@%p182 bra 	$L__BB0_106;
// %bb.104:                             // %__nv_fmaf_rn.exit4.i.i.i2174.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_105:                            // %__nv_fmaf_rn.exit4.i.i.i2174
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r454, %r3006, 192937984;
	add.s32 	%r455, %r3005, %r454;
	mov.b32 	%f584, %r455;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r3006, %r3006, %r454;
	mov.b32 	%r3005, %f763;
	setp.ne.s32 	%p183, %r3006, 0;
	setp.ne.s32 	%p184, %r3005, 0;
	and.pred  	%p185, %p183, %p184;
	@%p185 bra 	$L__BB0_105;
$L__BB0_106:                            // %__internal_fmodf_slowpath_mod.exit.i.i2176
	setp.gt.u32 	%p186, %r55, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p186;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_107;
$L__BB0_97:                             // %__nv_fast_fdividef.exit.i.i.i2153
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f107;
	setp.lt.u32 	%p177, %r54, 1073741824;
	@%p177 bra 	$L__BB0_102;
// %bb.98:
	setp.lt.u32 	%p178, %r54, -2147483647;
	@%p178 bra 	$L__BB0_100;
// %bb.99:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p181, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p181;
	bra.uni 	$L__BB0_102;
$L__BB0_100:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p179, %f107, 0f40800000;
	@%p179 bra 	$L__BB0_102;
// %bb.101:                             // %__nv_fmaf_rn.exit.i.i.i2157
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p180, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p180;
$L__BB0_102:                            // %__internal_fmodf_fastpath_quot.exit.i.i2160
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_107:                            // %__internal_fmodf_kernel.exit.i2179
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p187, %f593, 0f7F800000;
	@%p187 bra 	$L__BB0_109;
// %bb.108:
	mov.b32 	%r456, %f104;
	and.b32  	%r457, %r456, -2147483648;
	mov.b32 	%r458, %f764;
	or.b32  	%r459, %r457, %r458;
	mov.b32 	%f764, %r459;
$L__BB0_109:                            // %__nv_fmodf.exit2180
	and.b32  	%r65, %r291, 1;
	shr.u32 	%r66, %r291, 4;
	setp.ne.s32 	%p195, %r65, %r66;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p195 bra 	$L__BB0_125;
// %bb.110:                             // %L895
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p196, %f768, 0f40000000;
	@%p196 bra 	$L__BB0_122;
// %bb.111:
	setp.gtu.f32 	%p197, %f768, 0f4B800000;
	@%p197 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_112;
$L__BB0_118:
	mov.b32 	%r68, %f768;
	and.b32  	%r474, %r68, 8388607;
	or.b32  	%r3007, %r474, 1065353216;
	mov.b32 	%f767, %r3007;
	add.s32 	%r475, %r68, -1073741824;
	and.b32  	%r3008, %r475, -8388608;
	setp.eq.s32 	%p203, %r3008, 0;
	@%p203 bra 	$L__BB0_121;
// %bb.119:                             // %__nv_fmaf_rn.exit4.i.i.i2205.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_120:                            // %__nv_fmaf_rn.exit4.i.i.i2205
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r476, %r3008, 192937984;
	add.s32 	%r477, %r3007, %r476;
	mov.b32 	%f638, %r477;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r3008, %r3008, %r476;
	mov.b32 	%r3007, %f767;
	setp.ne.s32 	%p204, %r3008, 0;
	setp.ne.s32 	%p205, %r3007, 0;
	and.pred  	%p206, %p204, %p205;
	@%p206 bra 	$L__BB0_120;
$L__BB0_121:                            // %__internal_fmodf_slowpath_mod.exit.i.i2207
	setp.gt.u32 	%p207, %r68, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p207;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_122;
$L__BB0_112:                            // %__nv_fast_fdividef.exit.i.i.i2184
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r67, %f124;
	setp.lt.u32 	%p198, %r67, 1073741824;
	@%p198 bra 	$L__BB0_117;
// %bb.113:
	setp.lt.u32 	%p199, %r67, -2147483647;
	@%p199 bra 	$L__BB0_115;
// %bb.114:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p202, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p202;
	bra.uni 	$L__BB0_117;
$L__BB0_115:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p200, %f124, 0f40800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:                             // %__nv_fmaf_rn.exit.i.i.i2188
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p201, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p201;
$L__BB0_117:                            // %__internal_fmodf_fastpath_quot.exit.i.i2191
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_122:                            // %__internal_fmodf_kernel.exit.i2210
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p208, %f647, 0f7F800000;
	@%p208 bra 	$L__BB0_124;
// %bb.123:
	mov.b32 	%r478, %f121;
	and.b32  	%r479, %r478, -2147483648;
	mov.b32 	%r480, %f768;
	or.b32  	%r481, %r479, %r480;
	mov.b32 	%f768, %r481;
$L__BB0_124:                            // %__nv_fmodf.exit2211
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r482, %f648;
	and.b32  	%r483, %r482, -2147483648;
	or.b32  	%r484, %r483, 1056964608;
	mov.b32 	%f649, %r484;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p209, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p209;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p210, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p210;
	cvt.rzi.s32.f32 	%r485, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r486, %r485, 1;
	setp.eq.b32 	%p211, %r486, 1;
	selp.f32 	%f667, %f665, %f666, %p211;
	selp.f32 	%f668, %f666, %f665, %p211;
	and.b32  	%r487, %r485, 2;
	setp.eq.s32 	%p212, %r487, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p212;
	add.s32 	%r488, %r485, 1;
	and.b32  	%r489, %r488, 2;
	setp.eq.s32 	%p213, %r489, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p213;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p214, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p214;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p215, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p215;
$L__BB0_125:                            // %L934
	and.b32  	%r64, %r150, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p195 bra 	$L__BB0_141;
// %bb.126:                             // %L937
	cvt.rn.f32.s32 	%f679, %r64;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p217, %f774, 0f40000000;
	@%p217 bra 	$L__BB0_138;
// %bb.127:
	setp.gtu.f32 	%p218, %f774, 0f4B800000;
	@%p218 bra 	$L__BB0_134;
	bra.uni 	$L__BB0_128;
$L__BB0_134:
	mov.b32 	%r76, %f774;
	and.b32  	%r490, %r76, 8388607;
	or.b32  	%r3009, %r490, 1065353216;
	mov.b32 	%f773, %r3009;
	add.s32 	%r491, %r76, -1073741824;
	and.b32  	%r3010, %r491, -8388608;
	setp.eq.s32 	%p224, %r3010, 0;
	@%p224 bra 	$L__BB0_137;
// %bb.135:                             // %__nv_fmaf_rn.exit4.i.i.i2236.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_136:                            // %__nv_fmaf_rn.exit4.i.i.i2236
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r492, %r3010, 192937984;
	add.s32 	%r493, %r3009, %r492;
	mov.b32 	%f691, %r493;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r3010, %r3010, %r492;
	mov.b32 	%r3009, %f773;
	setp.ne.s32 	%p225, %r3010, 0;
	setp.ne.s32 	%p226, %r3009, 0;
	and.pred  	%p227, %p225, %p226;
	@%p227 bra 	$L__BB0_136;
$L__BB0_137:                            // %__internal_fmodf_slowpath_mod.exit.i.i2238
	setp.gt.u32 	%p228, %r76, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p228;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_138;
$L__BB0_128:                            // %__nv_fast_fdividef.exit.i.i.i2215
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r75, %f145;
	setp.lt.u32 	%p219, %r75, 1073741824;
	@%p219 bra 	$L__BB0_133;
// %bb.129:
	setp.lt.u32 	%p220, %r75, -2147483647;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p223, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p223;
	bra.uni 	$L__BB0_133;
$L__BB0_131:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p221, %f145, 0f40800000;
	@%p221 bra 	$L__BB0_133;
// %bb.132:                             // %__nv_fmaf_rn.exit.i.i.i2219
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p222, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p222;
$L__BB0_133:                            // %__internal_fmodf_fastpath_quot.exit.i.i2222
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_138:                            // %__internal_fmodf_kernel.exit.i2241
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p229, %f700, 0f7F800000;
	@%p229 bra 	$L__BB0_140;
// %bb.139:
	mov.b32 	%r494, %f142;
	and.b32  	%r495, %r494, -2147483648;
	mov.b32 	%r496, %f774;
	or.b32  	%r497, %r495, %r496;
	mov.b32 	%f774, %r497;
$L__BB0_140:                            // %__nv_fmodf.exit2242
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r498, %f701;
	and.b32  	%r499, %r498, -2147483648;
	or.b32  	%r500, %r499, 1056964608;
	mov.b32 	%f702, %r500;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p230, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p230;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p231, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p231;
	cvt.rzi.s32.f32 	%r501, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r502, %r501, 1;
	setp.eq.b32 	%p232, %r502, 1;
	selp.f32 	%f720, %f718, %f719, %p232;
	selp.f32 	%f721, %f719, %f718, %p232;
	and.b32  	%r503, %r501, 2;
	setp.eq.s32 	%p233, %r503, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p233;
	add.s32 	%r504, %r501, 1;
	and.b32  	%r505, %r504, 2;
	setp.eq.s32 	%p234, %r505, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p234;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p235, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p235;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p236, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p236;
$L__BB0_141:                            // %L971
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p134 bra 	$L__BB0_143;
// %bb.142:                             // %L980
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_143:                            // %L982
	setp.gt.u32 	%p238, %r291, 15;
	mov.u32 	%r175, 999999999;
	@%p238 bra 	$L__BB0_217;
// %bb.144:                             // %L1012
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r513, %r291, 6, %r1;
	cvt.u16.u32 	%rs15, %r513;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs15, %rs19;
	cvt.u32.u16 	%r514, %rs20;
	and.b32  	%r515, %r514, 255;
	mul.wide.u32 	%rd21, %r515, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r516, [%rd22];
	shl.b32 	%r517, %r516, 16;
	cvt.s32.s16 	%r85, %r516;
	shr.s32 	%r86, %r516, 16;
	or.b32  	%r518, %r517, 65535;
	setp.lt.u32 	%p239, %r518, 589823;
	setp.lt.u32 	%p240, %r516, 786432;
	and.pred  	%p241, %p239, %p240;
	@%p241 bra 	$L__BB0_216;
	bra.uni 	$L__BB0_145;
$L__BB0_216:                            // %L1256
	mul.lo.s32 	%r522, %r86, 290;
	mad.lo.s32 	%r175, %r85, 33, %r522;
$L__BB0_217:                            // %pass532
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r320, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r321, %r320, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r428, %f489;
	or.b32  	%r322, %r321, 1056964608;
	mov.b32 	%r337, %f282;
	and.b32  	%r429, %r428, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r322;
	and.b32  	%r338, %r337, -2147483648;
	or.b32  	%r430, %r429, 1056964608;
	mov.b32 	%r444, %f542;
	mov.b32 	%r466, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r339, %r338, 1056964608;
	mov.b32 	%f490, %r430;
	and.b32  	%r445, %r444, -2147483648;
	and.b32  	%r467, %r466, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p42, %f231, 0f4B000000;
	mov.b32 	%f283, %r339;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r446, %r445, 1056964608;
	or.b32  	%r468, %r467, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p42;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p43, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p148, %f493, 0f4B000000;
	mov.b32 	%f543, %r446;
	mov.b32 	%f596, %r468;
	selp.f32 	%f234, %f233, %f232, %p43;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p62, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p148;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p149, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p62;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p63, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p149;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p168, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p188, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p63;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p168;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p169, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p188;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p189, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p169;
	selp.f32 	%f602, %f601, %f600, %p189;
	cvt.rzi.s32.f32 	%r323, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r324, %r323, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r431, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p44, %r324, 1;
	cvt.rzi.s32.f32 	%r340, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r432, %r431, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p44;
	and.b32  	%r325, %r323, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r341, %r340, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p150, %r432, 1;
	cvt.rzi.s32.f32 	%r447, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r469, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p45, %r325, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r326, %r323, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p64, %r341, 1;
	selp.f32 	%f508, %f506, %f507, %p150;
	and.b32  	%r433, %r431, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r448, %r447, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r470, %r469, 1;
	selp.f32 	%f247, %f245, %f244, %p44;
	selp.f32 	%f249, %f246, %f248, %p45;
	and.b32  	%r327, %r326, 2;
	setp.eq.f32 	%p47, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p64;
	and.b32  	%r342, %r340, 2;
	setp.eq.s32 	%p151, %r433, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r434, %r431, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p170, %r448, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p190, %r470, 1;
	setp.eq.s32 	%p46, %r327, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p47;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p65, %r342, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r343, %r340, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p150;
	selp.f32 	%f511, %f508, %f510, %p151;
	and.b32  	%r435, %r434, 2;
	setp.eq.f32 	%p153, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p170;
	and.b32  	%r449, %r447, 2;
	selp.f32 	%f614, %f612, %f613, %p190;
	and.b32  	%r471, %r469, 2;
	selp.f32 	%f252, %f247, %f251, %p46;
	setp.gt.f32 	%p48, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p64;
	selp.f32 	%f304, %f301, %f303, %p65;
	and.b32  	%r344, %r343, 2;
	setp.eq.f32 	%p67, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p152, %r435, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p153;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p171, %r449, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r450, %r447, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p191, %r471, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r472, %r469, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p48;
	setp.eq.s32 	%p66, %r344, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p67;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p152;
	setp.gt.f32 	%p154, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p170;
	selp.f32 	%f564, %f561, %f563, %p171;
	and.b32  	%r451, %r450, 2;
	setp.eq.f32 	%p173, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p190;
	selp.f32 	%f617, %f614, %f616, %p191;
	and.b32  	%r473, %r472, 2;
	setp.eq.f32 	%p193, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r316, %f258;
	mov.b32 	%r319, %f255;
	selp.f32 	%f306, %f302, %f305, %p66;
	setp.gt.f32 	%p68, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p154;
	setp.eq.s32 	%p172, %r451, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p173;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p192, %r473, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p193;
	abs.f32 	%f623, %f764;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r315, %r319, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p68;
	mov.b32 	%r424, %f520;
	mov.b32 	%r427, %f517;
	selp.f32 	%f567, %f562, %f566, %p172;
	setp.gt.f32 	%p174, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p192;
	setp.gt.f32 	%p194, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r314, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r317, %r319, %r316;
	// end inline asm
	mov.b32 	%r367, %f17;
	mov.b32 	%r368, %f37;
	mov.b32 	%r370, %f16;
	mov.b32 	%r371, %f38;
	mov.b32 	%r411, %f83;
	mov.b32 	%r412, %f85;
	mov.b32 	%r414, %f755;
	mov.b32 	%r415, %f757;
	xor.b32  	%r423, %r427, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p174;
	selp.f32 	%f625, %f624, %f619, %p194;
	// begin inline asm
	cvt.rn.f16x2.f32 %r366, %r368, %r367;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r369, %r371, %r370;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r410, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r413, %r415, %r414;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r422, %r424, %r423;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r425, %r427, %r424;
	// end inline asm
	mov.b32 	%r462, %f625;
	mov.b32 	%r461, %f103;
	mov.b32 	%r465, %f622;
	mov.b32 	%r464, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r460, %r462, %r461;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r463, %r465, %r464;
	// end inline asm
	mov.b32 	%r507, %f165;
	mov.b32 	%r508, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r506, %r508, %r507;
	// end inline asm
	mov.b32 	%r510, %f779;
	mov.b32 	%r511, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r509, %r511, %r510;
	// end inline asm
	shr.u32 	%r176, %r291, 3;
	bfe.u32 	%r524, %r291, 3, 1;
	shl.b32 	%r525, %r1, 1;
	and.b32  	%r526, %r525, 2;
	or.b32  	%r527, %r524, %r526;
	mul.lo.s32 	%r528, %r149, 24;
	and.b32  	%r529, %r176, 2;
	or.b32  	%r177, %r64, %r529;
	cvt.u16.u32 	%rs23, %r177;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 9;
	mul.lo.s16 	%rs26, %rs25, 3;
	sub.s16 	%rs27, %rs23, %rs26;
	cvt.u32.u16 	%r530, %rs27;
	and.b32  	%r531, %r530, 255;
	and.b16  	%rs28, %rs27, 255;
	mul.wide.u16 	%r532, %rs28, 8;
	add.s32 	%r533, %r528, %r5;
	or.b32  	%r534, %r533, %r527;
	add.s32 	%r535, %r534, %r532;
	mul.wide.u32 	%rd28, %r535, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u32 	%r178, [%rd29];
	or.b32  	%r536, %r527, 4;
	cvt.u64.u32 	%rd30, %r532;
	cvt.u64.u32 	%rd31, %r533;
	cvt.u64.u32 	%rd32, %r527;
	add.s64 	%rd33, %rd31, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	shl.b64 	%rd35, %rd34, 2;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.u32 	%r179, [%rd36+16];
	cvt.u64.u32 	%rd37, %r528;
	cvt.u64.u32 	%rd38, %r5;
	add.s64 	%rd39, %rd38, %rd37;
	add.s64 	%rd40, %rd39, %rd32;
	add.s64 	%rd41, %rd40, %rd30;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.u32 	%r180, [%rd43+384];
	cvt.u64.u32 	%rd44, %r536;
	add.s64 	%rd45, %rd39, %rd44;
	add.s64 	%rd46, %rd45, %rd30;
	shl.b64 	%rd47, %rd46, 2;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.u32 	%r181, [%rd48+384];
	shl.b32 	%r537, %r282, 16;
	shl.b32 	%r538, %r286, 5;
	add.s32 	%r182, %r538, %r537;
	shl.b32 	%r539, %r291, 2;
	shl.b32 	%r540, %r4, 5;
	and.b32  	%r541, %r539, 28;
	or.b32  	%r183, %r541, %r540;
	shl.b32 	%r184, %r1, 2;
	or.b32  	%r542, %r176, 24;
	add.s32 	%r185, %r542, %r184;
	and.b32  	%r186, %r291, 4;
	and.b32  	%r543, %r162, 8;
	shl.b32 	%r544, %r291, 4;
	or.b32  	%r545, %r543, %r544;
	bfe.u32 	%r546, %r545, 3, 3;
	mul.lo.s32 	%r187, %r546, 260;
	cvt.u16.u32 	%rs29, %r291;
	and.b16  	%rs30, %rs29, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs29, %rs33;
	cvt.u32.u16 	%r547, %rs34;
	and.b32  	%r188, %r547, 255;
	add.s32 	%r548, %r1, 6;
	add.s32 	%r549, %r2, 192;
	and.b32  	%r550, %r549, 224;
	shr.u32 	%r551, %r548, 3;
	mad.lo.s32 	%r189, %r551, 260, %r550;
	add.s32 	%r552, %r1, 12;
	add.s32 	%r553, %r2, 128;
	and.b32  	%r554, %r553, 224;
	shr.u32 	%r555, %r552, 3;
	mad.lo.s32 	%r190, %r555, 260, %r554;
	add.s32 	%r556, %r1, 18;
	add.s32 	%r557, %r2, 64;
	and.b32  	%r558, %r557, 224;
	shr.u32 	%r559, %r556, 3;
	mad.lo.s32 	%r191, %r559, 260, %r558;
	or.b32  	%r192, %r2, 780;
	add.s32 	%r560, %r1, 30;
	shr.u32 	%r561, %r560, 3;
	mad.lo.s32 	%r193, %r561, 260, %r550;
	add.s32 	%r562, %r1, 36;
	shr.u32 	%r563, %r562, 3;
	mad.lo.s32 	%r194, %r563, 260, %r554;
	add.s32 	%r564, %r1, 42;
	shr.u32 	%r565, %r564, 3;
	mad.lo.s32 	%r195, %r565, 260, %r558;
	or.b32  	%r196, %r2, 1560;
	add.s32 	%r566, %r1, 54;
	shr.u32 	%r567, %r566, 3;
	mad.lo.s32 	%r197, %r567, 260, %r550;
	add.s32 	%r568, %r1, 60;
	bfe.u32 	%r569, %r568, 3, 3;
	mad.lo.s32 	%r198, %r569, 260, %r554;
	shr.u32 	%r570, %r1, 1;
	cvt.u16.u32 	%rs35, %r570;
	and.b16  	%rs36, %rs35, 255;
	mul.lo.s16 	%rs37, %rs36, 171;
	shr.u16 	%rs38, %rs37, 9;
	mul.lo.s16 	%rs39, %rs38, 3;
	sub.s16 	%rs40, %rs35, %rs39;
	cvt.u32.u16 	%r571, %rs40;
	and.b32  	%r199, %r571, 255;
	mul.lo.s32 	%r572, %r149, 870;
	mad.lo.s32 	%r573, %r527, 33, %r572;
	mad.lo.s32 	%r200, %r531, 290, %r573;
	add.s32 	%r201, %r200, 132;
	setp.lt.u32 	%p242, %r291, 4;
	setp.eq.s32 	%p243, %r150, 1;
	setp.eq.s32 	%p244, %r150, 4;
	setp.eq.s32 	%p245, %r150, 5;
	mul.lo.s32 	%r574, %r66, 784;
	and.b32  	%r575, %r1, 1;
	neg.s32 	%r576, %r575;
	and.b32  	%r577, %r576, 392;
	bfe.s32 	%r578, %r1, 1, 1;
	and.b32  	%r579, %r578, 196;
	and.b32  	%r580, %r162, 6;
	bfe.s32 	%r581, %r291, 3, 1;
	and.b32  	%r582, %r581, 1576;
	shr.u32 	%r583, %r1, 2;
	or.b32  	%r584, %r580, %r574;
	mad.lo.s32 	%r585, %r583, 98, %r584;
	or.b32  	%r586, %r585, %r64;
	add.s32 	%r587, %r586, %r577;
	add.s32 	%r588, %r587, %r579;
	add.s32 	%r202, %r588, %r582;
	add.s32 	%r203, %r202, 8;
	mul.lo.s32 	%r589, %r284, 786432;
	mad.lo.s32 	%r590, %r288, 192, %r589;
	and.b32  	%r591, %r291, 7;
	or.b32  	%r592, %r184, %r176;
	cvt.u16.u32 	%rs41, %r592;
	and.b16  	%rs42, %rs41, 255;
	mul.lo.s16 	%rs43, %rs42, 171;
	shr.u16 	%rs44, %rs43, 9;
	and.b16  	%rs45, %rs44, 24;
	add.s16 	%rs46, %rs41, %rs45;
	shl.b16 	%rs47, %rs46, 3;
	cvt.u32.u16 	%r593, %rs47;
	and.b32  	%r594, %r593, 248;
	or.b32  	%r595, %r5, %r591;
	add.s32 	%r204, %r595, %r594;
	cvt.s64.s32 	%rd7, %r590;
	add.s32 	%r596, %r200, %r199;
	mul.wide.u32 	%rd49, %r596, 4;
	mov.u64 	%rd50, shmem;
	add.s64 	%rd8, %rd50, %rd49;
	add.s32 	%r597, %r201, %r199;
	mul.wide.u32 	%rd51, %r597, 4;
	add.s64 	%rd9, %rd50, %rd51;
	cvt.u64.u32 	%rd52, %r200;
	cvt.u64.u16 	%rd53, %rs40;
	and.b64  	%rd54, %rd53, 255;
	add.s64 	%rd55, %rd52, %rd54;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd10, %rd50, %rd56;
	cvt.u64.u32 	%rd57, %r201;
	add.s64 	%rd58, %rd57, %rd54;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd11, %rd50, %rd59;
	or.pred  	%p246, %p242, %p243;
	and.b32  	%r598, %r291, 24;
	setp.eq.s32 	%p247, %r598, 8;
	or.pred  	%p248, %p246, %p247;
	or.pred  	%p249, %p248, %p244;
	setp.eq.s32 	%p250, %r598, 24;
	or.pred  	%p251, %p245, %p250;
	selp.b32 	%r205, 1145324612, -286331154, %p248;
	or.pred  	%p1, %p249, %p251;
	selp.b32 	%r206, 1145324612, -286331154, %p246;
	add.s32 	%r599, %r150, -1;
	setp.lt.u32 	%p252, %r599, 3;
	or.pred  	%p2, %p242, %p252;
	setp.eq.s32 	%p253, %r598, 16;
	or.pred  	%p3, %p253, %p250;
	selp.b32 	%r207, 1145324612, -286331154, %p253;
	mov.u32 	%r88, 0;
	mov.u16 	%rs2, 0;
	mov.u16 	%rs1, 29;
	selp.b32 	%r257, %r206, %r207, %p2;
	or.pred  	%p284, %p2, %p3;
	mov.u32 	%r108, %r88;
	mov.u32 	%r109, %r88;
	mov.u32 	%r110, %r88;
	bra.uni 	$L__BB0_218;
$L__BB0_189:                            // %L24370
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r148, %r88, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p321, %r88, 432;
	mov.u32 	%r88, %r148;
	@%p321 bra 	$L__BB0_218;
	bra.uni 	$L__BB0_190;
$L__BB0_218:                            // %L1941
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_163 Depth 2
                                        //     Child Loop BB0_176 Depth 2
	add.s32 	%r600, %r88, %r282;
	setp.lt.s32 	%p254, %r600, %r283;
	@%p254 bra 	$L__BB0_219;
	bra.uni 	$L__BB0_190;
$L__BB0_219:                            // %oksrem890
                                        //   in Loop: Header=BB0_218 Depth=1
	setp.eq.s32 	%p255, %r186, 0;
	mul.hi.u32 	%r697, %r88, -1431655765;
	shr.u32 	%r698, %r697, 5;
	mul.lo.s32 	%r208, %r698, 48;
	or.b32  	%r699, %r208, %r176;
	add.s32 	%r700, %r699, %r184;
	shr.s32 	%r701, %r700, 31;
	shr.u32 	%r702, %r701, 23;
	add.s32 	%r703, %r700, %r702;
	and.b32  	%r704, %r703, 65024;
	sub.s32 	%r705, %r700, %r704;
	shl.b32 	%r706, %r705, 16;
	or.b32  	%r707, %r706, %r183;
	add.s32 	%r708, %r182, %r707;
	shr.s32 	%r709, %r708, 31;
	shr.u32 	%r710, %r709, 7;
	add.s32 	%r711, %r708, %r710;
	shr.s32 	%r712, %r711, 25;
	setp.lt.s32 	%p256, %r708, 0;
	and.b32  	%r713, %r711, -33554432;
	setp.ne.s32 	%p257, %r713, %r708;
	and.pred  	%p258, %p256, %p257;
	selp.u32 	%r714, 1, 0, %p258;
	sub.s32 	%r715, %r714, %r712;
	shl.b32 	%r716, %r715, 25;
	add.s32 	%r717, %r716, %r708;
	mul.wide.s32 	%rd60, %r717, 4;
	add.s64 	%rd61, %rd3, %rd60;
	ld.global.v4.u32 	{%r718, %r719, %r720, %r721}, [%rd61];
	add.s32 	%r722, %r185, %r208;
	cvt.u16.u32 	%rs48, %r722;
	shr.s16 	%rs49, %rs48, 15;
	shr.u16 	%rs50, %rs49, 7;
	add.s16 	%rs51, %rs48, %rs50;
	and.b16  	%rs52, %rs51, -512;
	sub.s16 	%rs53, %rs48, %rs52;
	cvt.u32.u16 	%r723, %rs53;
	shl.b32 	%r724, %r723, 16;
	or.b32  	%r725, %r724, %r183;
	add.s32 	%r726, %r182, %r725;
	shr.s32 	%r727, %r726, 31;
	shr.u32 	%r728, %r727, 7;
	add.s32 	%r729, %r726, %r728;
	shr.s32 	%r730, %r729, 25;
	setp.lt.s32 	%p259, %r726, 0;
	and.b32  	%r731, %r729, -33554432;
	setp.ne.s32 	%p260, %r731, %r726;
	and.pred  	%p261, %p259, %p260;
	selp.u32 	%r732, 1, 0, %p261;
	sub.s32 	%r733, %r732, %r730;
	shl.b32 	%r734, %r733, 25;
	add.s32 	%r735, %r734, %r726;
	mul.wide.s32 	%rd62, %r735, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.global.v4.u32 	{%r736, %r737, %r738, %r739}, [%rd63];
	selp.b32 	%r740, %r720, %r718, %p255;
	shfl.sync.bfly.b32	%r741, %r740, 4, 31, -1;
	selp.b32 	%r603, %r718, %r741, %p255;
	selp.b32 	%r608, %r741, %r720, %p255;
	selp.b32 	%r742, %r721, %r719, %p255;
	shfl.sync.bfly.b32	%r743, %r742, 4, 31, -1;
	selp.b32 	%r611, %r719, %r743, %p255;
	selp.b32 	%r616, %r743, %r721, %p255;
	selp.b32 	%r744, %r738, %r736, %p255;
	shfl.sync.bfly.b32	%r745, %r744, 4, 31, -1;
	selp.b32 	%r619, %r736, %r745, %p255;
	selp.b32 	%r624, %r745, %r738, %p255;
	selp.b32 	%r746, %r739, %r737, %p255;
	shfl.sync.bfly.b32	%r747, %r746, 4, 31, -1;
	selp.b32 	%r627, %r737, %r747, %p255;
	selp.b32 	%r632, %r747, %r739, %p255;
	shl.b32 	%r604, %r608, 4;
	mov.u32 	%r602, 252645135;
	// begin inline asm
	lop3.b32 %r634, %r602, %r603, %r604, 202;
	// end inline asm
	shr.u32 	%r607, %r603, 4;
	// begin inline asm
	lop3.b32 %r650, %r602, %r607, %r608, 202;
	// end inline asm
	shl.b32 	%r612, %r616, 4;
	// begin inline asm
	lop3.b32 %r642, %r602, %r611, %r612, 202;
	// end inline asm
	shr.u32 	%r615, %r611, 4;
	// begin inline asm
	lop3.b32 %r658, %r602, %r615, %r616, 202;
	// end inline asm
	shl.b32 	%r620, %r624, 4;
	// begin inline asm
	lop3.b32 %r635, %r602, %r619, %r620, 202;
	// end inline asm
	shr.u32 	%r623, %r619, 4;
	// begin inline asm
	lop3.b32 %r651, %r602, %r623, %r624, 202;
	// end inline asm
	shl.b32 	%r628, %r632, 4;
	// begin inline asm
	lop3.b32 %r643, %r602, %r627, %r628, 202;
	// end inline asm
	shr.u32 	%r631, %r627, 4;
	// begin inline asm
	lop3.b32 %r659, %r602, %r631, %r632, 202;
	// end inline asm
	mov.u32 	%r636, 25152;
	// begin inline asm
	prmt.b32 %r666, %r634, %r635, %r636;
	// end inline asm
	mov.u32 	%r640, 29521;
	// begin inline asm
	prmt.b32 %r682, %r634, %r635, %r640;
	// end inline asm
	// begin inline asm
	prmt.b32 %r674, %r642, %r643, %r636;
	// end inline asm
	// begin inline asm
	prmt.b32 %r690, %r642, %r643, %r640;
	// end inline asm
	// begin inline asm
	prmt.b32 %r667, %r650, %r651, %r636;
	// end inline asm
	// begin inline asm
	prmt.b32 %r683, %r650, %r651, %r640;
	// end inline asm
	// begin inline asm
	prmt.b32 %r675, %r658, %r659, %r636;
	// end inline asm
	// begin inline asm
	prmt.b32 %r691, %r658, %r659, %r640;
	// end inline asm
	mov.u32 	%r668, 21520;
	// begin inline asm
	prmt.b32 %r665, %r666, %r667, %r668;
	// end inline asm
	mov.u32 	%r672, 30258;
	// begin inline asm
	prmt.b32 %r669, %r666, %r667, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r673, %r674, %r675, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r677, %r674, %r675, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r681, %r682, %r683, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r685, %r682, %r683, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r689, %r690, %r691, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r693, %r690, %r691, %r672;
	// end inline asm
	mul.hi.s32 	%r748, %r700, 715827883;
	shr.u32 	%r749, %r748, 31;
	shr.s32 	%r750, %r748, 2;
	add.s32 	%r751, %r750, %r749;
	mul.lo.s32 	%r752, %r751, 24;
	sub.s32 	%r753, %r700, %r752;
	add.s32 	%r754, %r753, %r187;
	mul.wide.s32 	%rd64, %r754, 4;
	add.s64 	%rd66, %rd50, %rd64;
	st.shared.u32 	[%rd66], %r665;
	add.s32 	%r755, %r754, 128;
	mul.wide.u32 	%rd67, %r755, 4;
	add.s64 	%rd68, %rd50, %rd67;
	st.shared.u32 	[%rd68], %r673;
	add.s32 	%r756, %r754, 64;
	mul.wide.u32 	%rd69, %r756, 4;
	add.s64 	%rd70, %rd50, %rd69;
	st.shared.u32 	[%rd70], %r669;
	add.s32 	%r757, %r754, 192;
	mul.wide.u32 	%rd71, %r757, 4;
	add.s64 	%rd72, %rd50, %rd71;
	st.shared.u32 	[%rd72], %r677;
	add.s32 	%r758, %r754, 32;
	mul.wide.u32 	%rd73, %r758, 4;
	add.s64 	%rd74, %rd50, %rd73;
	st.shared.u32 	[%rd74], %r681;
	add.s32 	%r759, %r754, 160;
	mul.wide.u32 	%rd75, %r759, 4;
	add.s64 	%rd76, %rd50, %rd75;
	st.shared.u32 	[%rd76], %r689;
	add.s32 	%r760, %r754, 96;
	mul.wide.u32 	%rd77, %r760, 4;
	add.s64 	%rd78, %rd50, %rd77;
	st.shared.u32 	[%rd78], %r685;
	add.s32 	%r761, %r754, 224;
	mul.wide.u32 	%rd79, %r761, 4;
	add.s64 	%rd80, %rd50, %rd79;
	st.shared.u32 	[%rd80], %r693;
	bar.sync 	0;
	add.s32 	%r762, %r208, %r188;
	cvt.u16.u32 	%rs54, %r762;
	mul.hi.s16 	%rs55, %rs54, 10923;
	shr.u16 	%rs56, %rs55, 15;
	shr.s16 	%rs57, %rs55, 2;
	add.s16 	%rs58, %rs57, %rs56;
	mul.lo.s16 	%rs59, %rs58, 24;
	sub.s16 	%rs60, %rs54, %rs59;
	cvt.s32.s16 	%r209, %rs60;
	add.s32 	%r763, %r2, %r209;
	mul.wide.s32 	%rd81, %r763, 4;
	add.s64 	%rd82, %rd50, %rd81;
	ld.shared.u32 	%r210, [%rd82];
	add.s32 	%r764, %r189, %r209;
	mul.wide.s32 	%rd83, %r764, 4;
	add.s64 	%rd84, %rd50, %rd83;
	ld.shared.u32 	%r211, [%rd84];
	add.s32 	%r765, %r190, %r209;
	mul.wide.u32 	%rd85, %r765, 4;
	add.s64 	%rd86, %rd50, %rd85;
	ld.shared.u32 	%r212, [%rd86];
	add.s32 	%r766, %r191, %r209;
	mul.wide.u32 	%rd87, %r766, 4;
	add.s64 	%rd88, %rd50, %rd87;
	ld.shared.u32 	%r213, [%rd88];
	add.s32 	%r767, %r192, %r209;
	mul.wide.u32 	%rd89, %r767, 4;
	add.s64 	%rd90, %rd50, %rd89;
	ld.shared.u32 	%r214, [%rd90];
	add.s32 	%r768, %r193, %r209;
	mul.wide.u32 	%rd91, %r768, 4;
	add.s64 	%rd92, %rd50, %rd91;
	ld.shared.u32 	%r215, [%rd92];
	add.s32 	%r769, %r194, %r209;
	mul.wide.u32 	%rd93, %r769, 4;
	add.s64 	%rd94, %rd50, %rd93;
	ld.shared.u32 	%r216, [%rd94];
	add.s32 	%r770, %r195, %r209;
	mul.wide.u32 	%rd95, %r770, 4;
	add.s64 	%rd96, %rd50, %rd95;
	ld.shared.u32 	%r217, [%rd96];
	add.s32 	%r771, %r196, %r209;
	mul.wide.u32 	%rd97, %r771, 4;
	add.s64 	%rd98, %rd50, %rd97;
	ld.shared.u32 	%r218, [%rd98];
	add.s32 	%r772, %r197, %r209;
	mul.wide.u32 	%rd99, %r772, 4;
	add.s64 	%rd100, %rd50, %rd99;
	ld.shared.u32 	%r219, [%rd100];
	add.s32 	%r773, %r198, %r209;
	mul.wide.s32 	%rd101, %r773, 4;
	add.s64 	%rd102, %rd50, %rd101;
	ld.shared.u32 	%r220, [%rd102];
	bar.sync 	0;
	shfl.sync.idx.b32	%r221, %r175, 0, 31, -1;
	shfl.sync.idx.b32	%r222, %r175, 1, 31, -1;
	shfl.sync.idx.b32	%r223, %r175, 2, 31, -1;
	shfl.sync.idx.b32	%r224, %r175, 3, 31, -1;
	shfl.sync.idx.b32	%r225, %r175, 4, 31, -1;
	shfl.sync.idx.b32	%r226, %r175, 5, 31, -1;
	shfl.sync.idx.b32	%r227, %r175, 6, 31, -1;
	shfl.sync.idx.b32	%r228, %r175, 7, 31, -1;
	shfl.sync.idx.b32	%r229, %r175, 8, 31, -1;
	shfl.sync.idx.b32	%r230, %r175, 9, 31, -1;
	shfl.sync.idx.b32	%r231, %r175, 10, 31, -1;
	shfl.sync.idx.b32	%r232, %r175, 11, 31, -1;
	shfl.sync.idx.b32	%r233, %r175, 12, 31, -1;
	shfl.sync.idx.b32	%r234, %r175, 13, 31, -1;
	shfl.sync.idx.b32	%r235, %r175, 14, 31, -1;
	shfl.sync.idx.b32	%r236, %r175, 15, 31, -1;
	setp.eq.s32 	%p262, %r221, 999999999;
	@%p262 bra 	$L__BB0_146;
// %bb.220:                             // %oksrem2265
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r774, %r221, %r209;
	mul.wide.s32 	%rd103, %r774, 4;
	add.s64 	%rd105, %rd50, %rd103;
	st.shared.u32 	[%rd105], %r210;
	setp.eq.s32 	%p263, %r222, 999999999;
	@%p263 bra 	$L__BB0_147;
// %bb.221:                             // %oksrem2331
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r775, %r222, %r209;
	mul.wide.s32 	%rd106, %r775, 4;
	add.s64 	%rd108, %rd50, %rd106;
	st.shared.u32 	[%rd108], %r211;
	setp.eq.s32 	%p264, %r223, 999999999;
	@%p264 bra 	$L__BB0_148;
// %bb.222:                             // %oksrem2397
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r776, %r223, %r209;
	mul.wide.s32 	%rd109, %r776, 4;
	add.s64 	%rd111, %rd50, %rd109;
	st.shared.u32 	[%rd111], %r212;
	setp.eq.s32 	%p265, %r224, 999999999;
	@%p265 bra 	$L__BB0_149;
// %bb.223:                             // %oksrem2463
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r777, %r224, %r209;
	mul.wide.s32 	%rd112, %r777, 4;
	add.s64 	%rd114, %rd50, %rd112;
	st.shared.u32 	[%rd114], %r213;
	setp.eq.s32 	%p266, %r225, 999999999;
	@%p266 bra 	$L__BB0_150;
// %bb.224:                             // %oksrem2529
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r778, %r225, %r209;
	mul.wide.s32 	%rd115, %r778, 4;
	add.s64 	%rd117, %rd50, %rd115;
	st.shared.u32 	[%rd117], %r214;
	setp.eq.s32 	%p267, %r226, 999999999;
	@%p267 bra 	$L__BB0_151;
// %bb.225:                             // %oksrem2595
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r779, %r226, %r209;
	mul.wide.s32 	%rd118, %r779, 4;
	add.s64 	%rd120, %rd50, %rd118;
	st.shared.u32 	[%rd120], %r215;
	setp.eq.s32 	%p268, %r227, 999999999;
	@%p268 bra 	$L__BB0_152;
// %bb.226:                             // %oksrem2661
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r780, %r227, %r209;
	mul.wide.s32 	%rd121, %r780, 4;
	add.s64 	%rd123, %rd50, %rd121;
	st.shared.u32 	[%rd123], %r216;
	setp.eq.s32 	%p269, %r228, 999999999;
	@%p269 bra 	$L__BB0_153;
// %bb.227:                             // %oksrem2727
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r781, %r228, %r209;
	mul.wide.s32 	%rd124, %r781, 4;
	add.s64 	%rd126, %rd50, %rd124;
	st.shared.u32 	[%rd126], %r217;
	setp.eq.s32 	%p270, %r229, 999999999;
	@%p270 bra 	$L__BB0_154;
// %bb.228:                             // %oksrem2793
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r782, %r229, %r209;
	mul.wide.s32 	%rd127, %r782, 4;
	add.s64 	%rd129, %rd50, %rd127;
	st.shared.u32 	[%rd129], %r218;
	setp.eq.s32 	%p271, %r230, 999999999;
	@%p271 bra 	$L__BB0_155;
// %bb.229:                             // %oksrem2859
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r783, %r230, %r209;
	mul.wide.s32 	%rd130, %r783, 4;
	add.s64 	%rd132, %rd50, %rd130;
	st.shared.u32 	[%rd132], %r219;
	setp.eq.s32 	%p272, %r231, 999999999;
	@%p272 bra 	$L__BB0_156;
// %bb.230:                             // %oksrem2926
                                        //   in Loop: Header=BB0_218 Depth=1
	setp.gt.u32 	%p273, %r1, 3;
	selp.b32 	%r784, 0, %r220, %p273;
	add.s32 	%r785, %r231, %r209;
	mul.wide.s32 	%rd133, %r785, 4;
	add.s64 	%rd135, %rd50, %rd133;
	st.shared.u32 	[%rd135], %r784;
	setp.eq.s32 	%p274, %r232, 999999999;
	@%p274 bra 	$L__BB0_157;
// %bb.231:                             // %oksrem2992
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r786, %r232, %r209;
	mul.wide.s32 	%rd136, %r786, 4;
	add.s64 	%rd138, %rd50, %rd136;
	mov.u32 	%r787, 0;
	st.shared.u32 	[%rd138], %r787;
	setp.eq.s32 	%p275, %r233, 999999999;
	@%p275 bra 	$L__BB0_158;
// %bb.232:                             // %oksrem3057
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r788, %r233, %r209;
	mul.wide.s32 	%rd139, %r788, 4;
	add.s64 	%rd141, %rd50, %rd139;
	st.shared.u32 	[%rd141], %r787;
	setp.eq.s32 	%p276, %r234, 999999999;
	@%p276 bra 	$L__BB0_159;
// %bb.233:                             // %oksrem3122
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r790, %r234, %r209;
	mul.wide.s32 	%rd142, %r790, 4;
	add.s64 	%rd144, %rd50, %rd142;
	st.shared.u32 	[%rd144], %r787;
	setp.eq.s32 	%p277, %r235, 999999999;
	@%p277 bra 	$L__BB0_160;
// %bb.234:                             // %oksrem3187
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r792, %r235, %r209;
	mul.wide.s32 	%rd145, %r792, 4;
	add.s64 	%rd147, %rd50, %rd145;
	st.shared.u32 	[%rd147], %r787;
	setp.eq.s32 	%p278, %r236, 999999999;
	@%p278 bra 	$L__BB0_161;
// %bb.235:                             // %oksrem3252
                                        //   in Loop: Header=BB0_218 Depth=1
	setp.eq.s32 	%p279, %r177, 3;
	add.s32 	%r795, %r236, %r209;
	mul.wide.s32 	%rd148, %r795, 4;
	add.s64 	%rd150, %rd50, %rd148;
	st.shared.u32 	[%rd150], %r787;
	bar.sync 	0;
	mov.u32 	%r92, %r787;
	mov.u32 	%r93, %r787;
	mov.u32 	%r94, %r787;
	mov.u32 	%r95, %r787;
	mov.u32 	%r96, %r787;
	mov.u32 	%r97, %r787;
	mov.u32 	%r98, %r787;
	mov.u32 	%r99, %r787;
	mov.u32 	%r100, %r787;
	mov.u32 	%r101, %r787;
	mov.u32 	%r102, %r787;
	mov.u32 	%r103, %r787;
	mov.u32 	%r104, %r787;
	mov.u32 	%r105, %r787;
	mov.u32 	%r106, %r787;
	mov.u32 	%r107, %r787;
	@%p279 bra 	$L__BB0_162;
// %bb.236:                             // %oksrem3304
                                        //   in Loop: Header=BB0_218 Depth=1
	add.s32 	%r796, %r208, %r199;
	ld.shared.u32 	%r92, [%rd8];
	ld.shared.u32 	%r93, [%rd9];
	ld.shared.u32 	%r94, [%rd10+12];
	ld.shared.u32 	%r95, [%rd11+12];
	ld.shared.u32 	%r96, [%rd10+24];
	ld.shared.u32 	%r97, [%rd11+24];
	ld.shared.u32 	%r98, [%rd10+36];
	ld.shared.u32 	%r99, [%rd11+36];
	add.s32 	%r797, %r796, 12;
	mul.hi.u32 	%r798, %r797, -1431655765;
	shr.u32 	%r799, %r798, 4;
	mul.lo.s32 	%r800, %r799, 24;
	sub.s32 	%r801, %r797, %r800;
	add.s32 	%r802, %r200, %r801;
	mul.wide.u32 	%rd151, %r802, 4;
	add.s64 	%rd153, %rd50, %rd151;
	ld.shared.u32 	%r100, [%rd153];
	add.s32 	%r803, %r201, %r801;
	mul.wide.u32 	%rd154, %r803, 4;
	add.s64 	%rd155, %rd50, %rd154;
	ld.shared.u32 	%r101, [%rd155];
	cvt.u16.u32 	%rs61, %r796;
	add.s16 	%rs62, %rs61, 15;
	mul.hi.s16 	%rs63, %rs62, 10923;
	shr.u16 	%rs64, %rs63, 15;
	shr.s16 	%rs65, %rs63, 2;
	add.s16 	%rs66, %rs65, %rs64;
	mul.lo.s16 	%rs67, %rs66, 24;
	sub.s16 	%rs68, %rs62, %rs67;
	cvt.s32.s16 	%r804, %rs68;
	add.s32 	%r805, %r200, %r804;
	mul.wide.s32 	%rd156, %r805, 4;
	add.s64 	%rd157, %rd50, %rd156;
	ld.shared.u32 	%r102, [%rd157];
	add.s32 	%r806, %r201, %r804;
	mul.wide.u32 	%rd158, %r806, 4;
	add.s64 	%rd159, %rd50, %rd158;
	ld.shared.u32 	%r103, [%rd159];
	add.s16 	%rs69, %rs61, 18;
	mul.hi.s16 	%rs70, %rs69, 10923;
	shr.u16 	%rs71, %rs70, 15;
	shr.s16 	%rs72, %rs70, 2;
	add.s16 	%rs73, %rs72, %rs71;
	mul.lo.s16 	%rs74, %rs73, 24;
	sub.s16 	%rs75, %rs69, %rs74;
	cvt.s32.s16 	%r807, %rs75;
	add.s32 	%r808, %r200, %r807;
	mul.wide.s32 	%rd160, %r808, 4;
	add.s64 	%rd161, %rd50, %rd160;
	ld.shared.u32 	%r104, [%rd161];
	add.s32 	%r809, %r201, %r807;
	mul.wide.u32 	%rd162, %r809, 4;
	add.s64 	%rd163, %rd50, %rd162;
	ld.shared.u32 	%r105, [%rd163];
	add.s16 	%rs76, %rs61, 21;
	mul.hi.s16 	%rs77, %rs76, 10923;
	shr.u16 	%rs78, %rs77, 15;
	shr.s16 	%rs79, %rs77, 2;
	add.s16 	%rs80, %rs79, %rs78;
	mul.lo.s16 	%rs81, %rs80, 24;
	sub.s16 	%rs82, %rs76, %rs81;
	cvt.s32.s16 	%r810, %rs82;
	add.s32 	%r811, %r200, %r810;
	mul.wide.s32 	%rd164, %r811, 4;
	add.s64 	%rd165, %rd50, %rd164;
	ld.shared.u32 	%r106, [%rd165];
	add.s32 	%r812, %r201, %r810;
	mul.wide.u32 	%rd166, %r812, 4;
	add.s64 	%rd167, %rd50, %rd166;
	ld.shared.u32 	%r107, [%rd167];
$L__BB0_162:                            // %L10675
                                        //   in Loop: Header=BB0_218 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r111, %r787;
	bra.uni 	$L__BB0_163;
$L__BB0_173:                            // %L17512
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, 0;
	mov.u32 	%r110, %r108;
$L__BB0_174:                            // %L17513
                                        //   in Loop: Header=BB0_163 Depth=2
	bar.sync 	0;
	add.s32 	%r111, %r111, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p300, %r111, 24;
	@%p300 bra 	$L__BB0_163;
	bra.uni 	$L__BB0_175;
$L__BB0_163:                            // %L10693
                                        //   Parent Loop BB0_218 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p280, %r111, 0;
	selp.b32 	%r1206, %r92, 0, %p280;
	setp.eq.s32 	%p281, %r111, 6;
	selp.b32 	%r1207, %r96, %r1206, %p281;
	setp.eq.s32 	%p282, %r111, 12;
	selp.b32 	%r1208, %r100, %r1207, %p282;
	setp.eq.s32 	%p283, %r111, 18;
	selp.b32 	%r1209, %r104, %r1208, %p283;
	selp.b32 	%r1210, %r93, 0, %p280;
	selp.b32 	%r1211, %r97, %r1210, %p281;
	selp.b32 	%r1212, %r101, %r1211, %p282;
	selp.b32 	%r1213, %r105, %r1212, %p283;
	selp.b32 	%r1214, %r94, 0, %p280;
	selp.b32 	%r1215, %r98, %r1214, %p281;
	selp.b32 	%r1216, %r102, %r1215, %p282;
	selp.b32 	%r1217, %r106, %r1216, %p283;
	selp.b32 	%r1218, %r95, 0, %p280;
	selp.b32 	%r1219, %r99, %r1218, %p281;
	selp.b32 	%r1220, %r103, %r1219, %p282;
	selp.b32 	%r1221, %r107, %r1220, %p283;
	mov.u16 	%rs120, 25600;
	// begin inline asm
	mov.b32 %r819, {%rs120, %rs120};
	// end inline asm
	mov.u16 	%rs122, 21504;
	// begin inline asm
	mov.b32 %r830, {%rs122, %rs122};
	// end inline asm
	xor.b32  	%r818, %r1209, -2004318072;
	mov.u32 	%r955, 983055;
	// begin inline asm
	lop3.b32 %r816, %r955, %r818, %r819, 202;
	// end inline asm
	mov.u16 	%rs126, 18432;
	// begin inline asm
	mov.b32 %r820, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r821, %r819, %r820;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r824, %r816, %r821;
	// end inline asm
	mov.u32 	%r966, 15728880;
	// begin inline asm
	lop3.b32 %r827, %r966, %r818, %r830, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r831, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r832, %r830, %r831;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r835, %r827, %r832;
	// end inline asm
	// begin inline asm
	mov.b32 %r865, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	mov.b32 %r876, {%rs122, %rs122};
	// end inline asm
	xor.b32  	%r864, %r1213, -2004318072;
	// begin inline asm
	lop3.b32 %r862, %r955, %r864, %r865, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r866, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r867, %r865, %r866;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r870, %r862, %r867;
	// end inline asm
	// begin inline asm
	lop3.b32 %r873, %r966, %r864, %r876, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r877, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r878, %r876, %r877;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r881, %r873, %r878;
	// end inline asm
	// begin inline asm
	mov.b32 %r911, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	mov.b32 %r922, {%rs122, %rs122};
	// end inline asm
	xor.b32  	%r910, %r1217, -2004318072;
	// begin inline asm
	lop3.b32 %r908, %r955, %r910, %r911, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r912, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r913, %r911, %r912;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r916, %r908, %r913;
	// end inline asm
	// begin inline asm
	lop3.b32 %r919, %r966, %r910, %r922, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r923, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r924, %r922, %r923;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r927, %r919, %r924;
	// end inline asm
	// begin inline asm
	mov.b32 %r957, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	mov.b32 %r968, {%rs122, %rs122};
	// end inline asm
	xor.b32  	%r956, %r1221, -2004318072;
	// begin inline asm
	lop3.b32 %r954, %r955, %r956, %r957, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r958, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r959, %r957, %r958;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r962, %r954, %r959;
	// end inline asm
	// begin inline asm
	lop3.b32 %r965, %r966, %r956, %r968, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r969, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r970, %r968, %r969;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r973, %r965, %r970;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r178;
    mov.b32 {%r2re, %r2im}, %r824;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r998, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r870;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1001, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r180;
    mov.b32 {%r2re, %r2im}, %r835;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1004, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r181;
    mov.b32 {%r2re, %r2im}, %r881;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1007, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r178;
    mov.b32 {%r2re, %r2im}, %r916;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1010, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r962;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1013, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r180;
    mov.b32 {%r2re, %r2im}, %r927;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1016, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r181;
    mov.b32 {%r2re, %r2im}, %r973;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1019, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1022, %r1023}, {%r314, %r317}, {%r998}, {%r787, %r787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1029, %r1030}, {%r314, %r317}, {%r1001}, {%r787, %r787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1036, %r1037}, {%r314, %r317}, {%r1004}, {%r787, %r787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1043, %r1044}, {%r314, %r317}, {%r1007}, {%r787, %r787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1050, %r1051}, {%r314, %r317}, {%r1010}, {%r787, %r787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1057, %r1058}, {%r314, %r317}, {%r1013}, {%r787, %r787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1064, %r1065}, {%r314, %r317}, {%r1016}, {%r787, %r787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1071, %r1072}, {%r314, %r317}, {%r1019}, {%r787, %r787};
	// end inline asm
	@%p1 bra 	$L__BB0_237;
	bra.uni 	$L__BB0_164;
$L__BB0_237:                            // %pass4659
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1078, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1080, %r1078, %r1023;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1083, %r366, %r1022, %r1080;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1087, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1089, %r1087, %r1030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1092, %r366, %r1029, %r1089;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1096, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1098, %r1096, %r1037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1101, %r366, %r1036, %r1098;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1105, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1107, %r1105, %r1044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1110, %r366, %r1043, %r1107;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1114, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1116, %r1114, %r1051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1119, %r366, %r1050, %r1116;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1123, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1125, %r1123, %r1058;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1128, %r366, %r1057, %r1125;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1132, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1134, %r1132, %r1065;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1137, %r366, %r1064, %r1134;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1141, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1143, %r1141, %r1072;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1146, %r366, %r1071, %r1143;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1150, %r369, %r1022;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1153, %r366, %r1023, %r1150;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1157, %r369, %r1029;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1160, %r366, %r1030, %r1157;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1164, %r369, %r1036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1167, %r366, %r1037, %r1164;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1171, %r369, %r1043;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1174, %r366, %r1044, %r1171;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1178, %r369, %r1050;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1181, %r366, %r1051, %r1178;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1185, %r369, %r1057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1188, %r366, %r1058, %r1185;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1192, %r369, %r1064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1195, %r366, %r1065, %r1192;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1199, %r369, %r1071;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1202, %r366, %r1072, %r1199;
	// end inline asm
	mov.u32 	%r1371, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1222, %r1223}, {%r410, %r413}, {%r1083, %r1153}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1231, %r1232}, {%r410, %r413}, {%r1092, %r1160}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1240, %r1241}, {%r410, %r413}, {%r1101, %r1167}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1249, %r1250}, {%r410, %r413}, {%r1110, %r1174}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1258, %r1259}, {%r410, %r413}, {%r1119, %r1181}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1267, %r1268}, {%r410, %r413}, {%r1128, %r1188}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1276, %r1277}, {%r410, %r413}, {%r1137, %r1195}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1285, %r1286}, {%r410, %r413}, {%r1146, %r1202}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	bar.sync 	0;
	mul.hi.s16 	%rs131, %rs3, 10923;
	shr.u16 	%rs132, %rs131, 15;
	add.s16 	%rs133, %rs131, %rs132;
	mul.lo.s16 	%rs134, %rs133, 6;
	sub.s16 	%rs135, %rs3, %rs134;
	mul.wide.s16 	%r1404, %rs135, 16;
	add.s32 	%r1405, %r202, %r1404;
	mul.wide.s32 	%rd170, %r1405, 4;
	add.s64 	%rd172, %rd50, %rd170;
	ld.shared.u32 	%r1362, [%rd172];
	add.s32 	%r1406, %r203, %r1404;
	mul.wide.s32 	%rd173, %r1406, 4;
	add.s64 	%rd174, %rd50, %rd173;
	ld.shared.u32 	%r1369, [%rd174];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1358, %r1359}, {%r422, %r425}, {%r1362}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1365, %r1366}, {%r422, %r425}, {%r1369}, {%r1371, %r1371};
	// end inline asm
	@%p284 bra 	$L__BB0_239;
	bra.uni 	$L__BB0_238;
$L__BB0_239:                            // %pass5153
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1372, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1374, %r1372, %r1359;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1377, %r460, %r1358, %r1374;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1381, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1383, %r1381, %r1366;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1386, %r460, %r1365, %r1383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1390, %r463, %r1358;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1393, %r460, %r1359, %r1390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1397, %r463, %r1365;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1400, %r460, %r1366, %r1397;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1426, %r1429}, {%r506, %r509}, {%r1377, %r1393}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1433, %r1437}, {%r506, %r509}, {%r1386, %r1400}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1425, %r1426, %r1426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1428, %r1429, %r1429, %r1425;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1432, %r1433, %r1433, %r1428;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1436, %r1437, %r1437, %r1432;
	// end inline asm
	mov.u32 	%r1524, 671098880;
	// begin inline asm
	fma.rn.f16x2 %r1440, %r1524, %r1436, %r110;
	// end inline asm
	add.s32 	%r258, %r88, %r111;
	add.s32 	%r1527, %r258, 1;
	mul.hi.u32 	%r1528, %r1527, -1431655765;
	shr.u32 	%r1529, %r1528, 2;
	mul.lo.s32 	%r1530, %r1529, 6;
	sub.s32 	%r1531, %r1527, %r1530;
	shl.b32 	%r1532, %r1531, 4;
	add.s32 	%r1533, %r202, %r1532;
	mul.wide.u32 	%rd177, %r1533, 4;
	add.s64 	%rd179, %rd50, %rd177;
	ld.shared.u32 	%r1448, [%rd179];
	add.s32 	%r1534, %r203, %r1532;
	mul.wide.u32 	%rd180, %r1534, 4;
	add.s64 	%rd181, %rd50, %rd180;
	ld.shared.u32 	%r1455, [%rd181];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1465, %r1462}, {%r422, %r425}, {%r1448}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1474, %r1471}, {%r422, %r425}, {%r1455}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1458, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1460, %r1458, %r1462;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1463, %r460, %r1465, %r1460;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1467, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1469, %r1467, %r1471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1472, %r460, %r1474, %r1469;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1476, %r463, %r1465;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1479, %r460, %r1462, %r1476;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1483, %r463, %r1474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1486, %r460, %r1471, %r1483;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1509, %r1512}, {%r506, %r509}, {%r1463, %r1479}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1516, %r1520}, {%r506, %r509}, {%r1472, %r1486}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1508, %r1509, %r1509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1511, %r1512, %r1512, %r1508;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1515, %r1516, %r1516, %r1511;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1519, %r1520, %r1520, %r1515;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3052, %r1524, %r1519, %r1440;
	// end inline asm
	add.s32 	%r3050, %r108, 2;
	setp.eq.s32 	%p285, %r3050, 4;
	@%p285 bra 	$L__BB0_165;
	bra.uni 	$L__BB0_240;
$L__BB0_165:                            // %L13369
                                        //   in Loop: Header=BB0_163 Depth=2
	setp.gt.u32 	%p286, %r291, 7;
	@%p286 bra 	$L__BB0_167;
// %bb.166:                             // %L13429
                                        //   in Loop: Header=BB0_163 Depth=2
	mad.lo.s32 	%r1535, %r109, 786432, %r204;
	cvt.u64.u32 	%rd182, %r1535;
	add.s64 	%rd183, %rd182, %rd7;
	mul.hi.s64 	%rd184, %rd183, 3074457345618258603;
	shr.u64 	%rd185, %rd184, 63;
	shr.s64 	%rd186, %rd184, 26;
	add.s64 	%rd187, %rd186, %rd185;
	setp.lt.s64 	%p287, %rd183, 0;
	mul.lo.s64 	%rd188, %rd187, 402653184;
	setp.ne.s64 	%p288, %rd188, %rd183;
	and.pred  	%p289, %p287, %p288;
	selp.s64 	%rd189, -1, 0, %p289;
	add.s64 	%rd190, %rd187, %rd189;
	mul.lo.s64 	%rd191, %rd190, -402653184;
	add.s64 	%rd192, %rd191, %rd183;
	shl.b64 	%rd193, %rd192, 2;
	add.s64 	%rd194, %rd4, %rd193;
	st.global.u32 	[%rd194], %r3052;
$L__BB0_167:                            // %L13586
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3050, 0;
	mov.u32 	%r3052, %r3050;
$L__BB0_240:                            // %oksrem5658
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s32 	%r1703, %r258, 2;
	mul.hi.u32 	%r1704, %r1703, -1431655765;
	shr.u32 	%r1705, %r1704, 2;
	mul.lo.s32 	%r1706, %r1705, 6;
	sub.s32 	%r1707, %r1703, %r1706;
	shl.b32 	%r1708, %r1707, 4;
	add.s32 	%r1709, %r202, %r1708;
	mul.wide.u32 	%rd195, %r1709, 4;
	add.s64 	%rd197, %rd50, %rd195;
	ld.shared.u32 	%r1541, [%rd197];
	add.s32 	%r1710, %r203, %r1708;
	mul.wide.u32 	%rd198, %r1710, 4;
	add.s64 	%rd199, %rd50, %rd198;
	ld.shared.u32 	%r1548, [%rd199];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1558, %r1555}, {%r422, %r425}, {%r1541}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1567, %r1564}, {%r422, %r425}, {%r1548}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1551, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1553, %r1551, %r1555;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1556, %r460, %r1558, %r1553;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1560, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1562, %r1560, %r1564;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1565, %r460, %r1567, %r1562;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1569, %r463, %r1558;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1572, %r460, %r1555, %r1569;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1576, %r463, %r1567;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1579, %r460, %r1564, %r1576;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1602, %r1605}, {%r506, %r509}, {%r1556, %r1572}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1609, %r1613}, {%r506, %r509}, {%r1565, %r1579}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1601, %r1602, %r1602;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1604, %r1605, %r1605, %r1601;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1608, %r1609, %r1609, %r1604;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1612, %r1613, %r1613, %r1608;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1616, %r1524, %r1612, %r3052;
	// end inline asm
	add.s32 	%r1711, %r258, 3;
	mul.hi.u32 	%r1712, %r1711, -1431655765;
	shr.u32 	%r1713, %r1712, 2;
	mul.lo.s32 	%r1714, %r1713, 6;
	sub.s32 	%r1715, %r1711, %r1714;
	shl.b32 	%r1716, %r1715, 4;
	add.s32 	%r1717, %r202, %r1716;
	mul.wide.u32 	%rd200, %r1717, 4;
	add.s64 	%rd201, %rd50, %rd200;
	ld.shared.u32 	%r1624, [%rd201];
	add.s32 	%r1718, %r203, %r1716;
	mul.wide.u32 	%rd202, %r1718, 4;
	add.s64 	%rd203, %rd50, %rd202;
	ld.shared.u32 	%r1631, [%rd203];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1641, %r1638}, {%r422, %r425}, {%r1624}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1650, %r1647}, {%r422, %r425}, {%r1631}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1634, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1636, %r1634, %r1638;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1639, %r460, %r1641, %r1636;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1643, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1645, %r1643, %r1647;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1648, %r460, %r1650, %r1645;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1652, %r463, %r1641;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1655, %r460, %r1638, %r1652;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1659, %r463, %r1650;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1662, %r460, %r1647, %r1659;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1685, %r1688}, {%r506, %r509}, {%r1639, %r1655}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1692, %r1696}, {%r506, %r509}, {%r1648, %r1662}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1684, %r1685, %r1685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1687, %r1688, %r1688, %r1684;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1691, %r1692, %r1692, %r1687;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1695, %r1696, %r1696, %r1691;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3055, %r1524, %r1695, %r1616;
	// end inline asm
	add.s32 	%r3053, %r3050, 2;
	setp.eq.s32 	%p290, %r3053, 4;
	@%p290 bra 	$L__BB0_168;
	bra.uni 	$L__BB0_241;
$L__BB0_168:                            // %L15332
                                        //   in Loop: Header=BB0_163 Depth=2
	setp.gt.u32 	%p291, %r291, 7;
	@%p291 bra 	$L__BB0_170;
// %bb.169:                             // %L15392
                                        //   in Loop: Header=BB0_163 Depth=2
	mad.lo.s32 	%r1719, %r109, 786432, %r204;
	cvt.u64.u32 	%rd204, %r1719;
	add.s64 	%rd205, %rd204, %rd7;
	mul.hi.s64 	%rd206, %rd205, 3074457345618258603;
	shr.u64 	%rd207, %rd206, 63;
	shr.s64 	%rd208, %rd206, 26;
	add.s64 	%rd209, %rd208, %rd207;
	setp.lt.s64 	%p292, %rd205, 0;
	mul.lo.s64 	%rd210, %rd209, 402653184;
	setp.ne.s64 	%p293, %rd210, %rd205;
	and.pred  	%p294, %p292, %p293;
	selp.s64 	%rd211, -1, 0, %p294;
	add.s64 	%rd212, %rd209, %rd211;
	mul.lo.s64 	%rd213, %rd212, -402653184;
	add.s64 	%rd214, %rd213, %rd205;
	shl.b64 	%rd215, %rd214, 2;
	add.s64 	%rd216, %rd4, %rd215;
	st.global.u32 	[%rd216], %r3055;
$L__BB0_170:                            // %L15549
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3053, 0;
	mov.u32 	%r3055, %r3053;
$L__BB0_241:                            // %oksrem6509
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s32 	%r1887, %r258, 4;
	mul.hi.u32 	%r1888, %r1887, -1431655765;
	shr.u32 	%r1889, %r1888, 2;
	mul.lo.s32 	%r1890, %r1889, 6;
	sub.s32 	%r1891, %r1887, %r1890;
	shl.b32 	%r1892, %r1891, 4;
	add.s32 	%r1893, %r202, %r1892;
	mul.wide.u32 	%rd217, %r1893, 4;
	add.s64 	%rd219, %rd50, %rd217;
	ld.shared.u32 	%r1725, [%rd219];
	add.s32 	%r1894, %r203, %r1892;
	mul.wide.u32 	%rd220, %r1894, 4;
	add.s64 	%rd221, %rd50, %rd220;
	ld.shared.u32 	%r1732, [%rd221];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1742, %r1739}, {%r422, %r425}, {%r1725}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1751, %r1748}, {%r422, %r425}, {%r1732}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1735, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1737, %r1735, %r1739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1740, %r460, %r1742, %r1737;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1744, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1746, %r1744, %r1748;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1749, %r460, %r1751, %r1746;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1753, %r463, %r1742;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1756, %r460, %r1739, %r1753;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1760, %r463, %r1751;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1763, %r460, %r1748, %r1760;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1786, %r1789}, {%r506, %r509}, {%r1740, %r1756}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1793, %r1797}, {%r506, %r509}, {%r1749, %r1763}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1785, %r1786, %r1786;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1788, %r1789, %r1789, %r1785;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1792, %r1793, %r1793, %r1788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1796, %r1797, %r1797, %r1792;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1800, %r1524, %r1796, %r3055;
	// end inline asm
	add.s32 	%r1895, %r258, 5;
	mul.hi.u32 	%r1896, %r1895, -1431655765;
	shr.u32 	%r1897, %r1896, 2;
	mul.lo.s32 	%r1898, %r1897, 6;
	sub.s32 	%r1899, %r1895, %r1898;
	shl.b32 	%r1900, %r1899, 4;
	add.s32 	%r1901, %r202, %r1900;
	mul.wide.u32 	%rd222, %r1901, 4;
	add.s64 	%rd223, %rd50, %rd222;
	ld.shared.u32 	%r1808, [%rd223];
	add.s32 	%r1902, %r203, %r1900;
	mul.wide.u32 	%rd224, %r1902, 4;
	add.s64 	%rd225, %rd50, %rd224;
	ld.shared.u32 	%r1815, [%rd225];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1825, %r1822}, {%r422, %r425}, {%r1808}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1834, %r1831}, {%r422, %r425}, {%r1815}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1818, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1820, %r1818, %r1822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1823, %r460, %r1825, %r1820;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1827, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1829, %r1827, %r1831;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1832, %r460, %r1834, %r1829;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1836, %r463, %r1825;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1839, %r460, %r1822, %r1836;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1843, %r463, %r1834;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1846, %r460, %r1831, %r1843;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1869, %r1872}, {%r506, %r509}, {%r1823, %r1839}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1876, %r1880}, {%r506, %r509}, {%r1832, %r1846}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1868, %r1869, %r1869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1871, %r1872, %r1872, %r1868;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1875, %r1876, %r1876, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1879, %r1880, %r1880, %r1875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1524, %r1879, %r1800;
	// end inline asm
	add.s32 	%r108, %r3053, 2;
	setp.eq.s32 	%p295, %r108, 4;
	@%p295 bra 	$L__BB0_171;
	bra.uni 	$L__BB0_174;
$L__BB0_171:                            // %L17295
                                        //   in Loop: Header=BB0_163 Depth=2
	setp.gt.u32 	%p296, %r291, 7;
	@%p296 bra 	$L__BB0_173;
// %bb.172:                             // %L17355
                                        //   in Loop: Header=BB0_163 Depth=2
	mad.lo.s32 	%r1903, %r109, 786432, %r204;
	cvt.u64.u32 	%rd226, %r1903;
	add.s64 	%rd227, %rd226, %rd7;
	mul.hi.s64 	%rd228, %rd227, 3074457345618258603;
	shr.u64 	%rd229, %rd228, 63;
	shr.s64 	%rd230, %rd228, 26;
	add.s64 	%rd231, %rd230, %rd229;
	setp.lt.s64 	%p297, %rd227, 0;
	mul.lo.s64 	%rd232, %rd231, 402653184;
	setp.ne.s64 	%p298, %rd232, %rd227;
	and.pred  	%p299, %p297, %p298;
	selp.s64 	%rd233, -1, 0, %p299;
	add.s64 	%rd234, %rd231, %rd233;
	mul.lo.s64 	%rd235, %rd234, -402653184;
	add.s64 	%rd236, %rd235, %rd227;
	shl.b64 	%rd237, %rd236, 2;
	add.s64 	%rd238, %rd4, %rd237;
	st.global.u32 	[%rd238], %r110;
	bra.uni 	$L__BB0_173;
$L__BB0_175:                            // %L17534.preheader
                                        //   in Loop: Header=BB0_218 Depth=1
	mov.u16 	%rs222, %rs1;
	mov.u32 	%r3041, %r1371;
	bra.uni 	$L__BB0_176;
$L__BB0_187:                            // %L24353
                                        //   in Loop: Header=BB0_176 Depth=2
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, %r2773;
	mov.u32 	%r110, %r2773;
$L__BB0_188:                            // %L24354
                                        //   in Loop: Header=BB0_176 Depth=2
	bar.sync 	0;
	add.s32 	%r3041, %r3041, 6;
	add.s16 	%rs222, %rs222, 6;
	setp.ne.s32 	%p320, %r3041, 24;
	@%p320 bra 	$L__BB0_176;
	bra.uni 	$L__BB0_189;
$L__BB0_176:                            // %L17534
                                        //   Parent Loop BB0_218 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p301, %r3041, 0;
	selp.b32 	%r2600, %r92, 0, %p301;
	setp.eq.s32 	%p302, %r3041, 6;
	selp.b32 	%r2601, %r96, %r2600, %p302;
	setp.eq.s32 	%p303, %r3041, 12;
	selp.b32 	%r2602, %r100, %r2601, %p303;
	setp.eq.s32 	%p304, %r3041, 18;
	selp.b32 	%r2603, %r104, %r2602, %p304;
	selp.b32 	%r2604, %r93, 0, %p301;
	selp.b32 	%r2605, %r97, %r2604, %p302;
	selp.b32 	%r2606, %r101, %r2605, %p303;
	selp.b32 	%r2607, %r105, %r2606, %p304;
	selp.b32 	%r2608, %r94, 0, %p301;
	selp.b32 	%r2609, %r98, %r2608, %p302;
	selp.b32 	%r2610, %r102, %r2609, %p303;
	selp.b32 	%r2611, %r106, %r2610, %p304;
	selp.b32 	%r2612, %r95, 0, %p301;
	selp.b32 	%r2613, %r99, %r2612, %p302;
	selp.b32 	%r2614, %r103, %r2613, %p303;
	selp.b32 	%r2615, %r107, %r2614, %p304;
	// begin inline asm
	mov.b32 %r1933, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	mov.b32 %r1944, {%rs122, %rs122};
	// end inline asm
	shr.u32 	%r2616, %r2603, 8;
	xor.b32  	%r1943, %r2616, 8947848;
	// begin inline asm
	lop3.b32 %r1930, %r955, %r1943, %r1933, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1934, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1935, %r1933, %r1934;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1938, %r1930, %r1935;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1941, %r966, %r1943, %r1944, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1945, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1946, %r1944, %r1945;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1949, %r1941, %r1946;
	// end inline asm
	// begin inline asm
	mov.b32 %r1979, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	mov.b32 %r1990, {%rs122, %rs122};
	// end inline asm
	shr.u32 	%r2617, %r2607, 8;
	xor.b32  	%r1989, %r2617, 8947848;
	// begin inline asm
	lop3.b32 %r1976, %r955, %r1989, %r1979, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1980, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1981, %r1979, %r1980;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1984, %r1976, %r1981;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1987, %r966, %r1989, %r1990, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1991, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1992, %r1990, %r1991;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1995, %r1987, %r1992;
	// end inline asm
	// begin inline asm
	mov.b32 %r2025, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	mov.b32 %r2036, {%rs122, %rs122};
	// end inline asm
	shr.u32 	%r2618, %r2611, 8;
	xor.b32  	%r2035, %r2618, 8947848;
	// begin inline asm
	lop3.b32 %r2022, %r955, %r2035, %r2025, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2026, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2027, %r2025, %r2026;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2030, %r2022, %r2027;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2033, %r966, %r2035, %r2036, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2037, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2038, %r2036, %r2037;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2041, %r2033, %r2038;
	// end inline asm
	// begin inline asm
	mov.b32 %r2071, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	mov.b32 %r2082, {%rs122, %rs122};
	// end inline asm
	shr.u32 	%r2619, %r2615, 8;
	xor.b32  	%r2081, %r2619, 8947848;
	// begin inline asm
	lop3.b32 %r2068, %r955, %r2081, %r2071, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2072, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2073, %r2071, %r2072;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2076, %r2068, %r2073;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2079, %r966, %r2081, %r2082, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2083, {%rs126, %rs126};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2084, %r2082, %r2083;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2087, %r2079, %r2084;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r178;
    mov.b32 {%r2re, %r2im}, %r1938;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2090, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r1984;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2093, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r180;
    mov.b32 {%r2re, %r2im}, %r1949;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2096, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r181;
    mov.b32 {%r2re, %r2im}, %r1995;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2099, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r178;
    mov.b32 {%r2re, %r2im}, %r2030;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2102, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r2076;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2105, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r180;
    mov.b32 {%r2re, %r2im}, %r2041;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2108, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r181;
    mov.b32 {%r2re, %r2im}, %r2087;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2111, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2177, %r2174}, {%r314, %r317}, {%r2090}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2186, %r2183}, {%r314, %r317}, {%r2093}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2195, %r2192}, {%r314, %r317}, {%r2096}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2204, %r2201}, {%r314, %r317}, {%r2099}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2213, %r2210}, {%r314, %r317}, {%r2102}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2222, %r2219}, {%r314, %r317}, {%r2105}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2231, %r2228}, {%r314, %r317}, {%r2108}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2240, %r2237}, {%r314, %r317}, {%r2111}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2170, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2172, %r2170, %r2174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2175, %r366, %r2177, %r2172;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2179, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2181, %r2179, %r2183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2184, %r366, %r2186, %r2181;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2188, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2190, %r2188, %r2192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2193, %r366, %r2195, %r2190;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2197, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2199, %r2197, %r2201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2202, %r366, %r2204, %r2199;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2206, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2208, %r2206, %r2210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2211, %r366, %r2213, %r2208;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2215, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2217, %r2215, %r2219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2220, %r366, %r2222, %r2217;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2224, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2226, %r2224, %r2228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2229, %r366, %r2231, %r2226;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2233, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2235, %r2233, %r2237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2238, %r366, %r2240, %r2235;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2242, %r369, %r2177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2245, %r366, %r2174, %r2242;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2249, %r369, %r2186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2252, %r366, %r2183, %r2249;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2256, %r369, %r2195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2259, %r366, %r2192, %r2256;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2263, %r369, %r2204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2266, %r366, %r2201, %r2263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2270, %r369, %r2213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2273, %r366, %r2210, %r2270;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2277, %r369, %r2222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2280, %r366, %r2219, %r2277;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2284, %r369, %r2231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2287, %r366, %r2228, %r2284;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2291, %r369, %r2240;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2294, %r366, %r2237, %r2291;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2298, %r2299}, {%r410, %r413}, {%r2175, %r2245}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2307, %r2308}, {%r410, %r413}, {%r2184, %r2252}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2316, %r2317}, {%r410, %r413}, {%r2193, %r2259}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2325, %r2326}, {%r410, %r413}, {%r2202, %r2266}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2334, %r2335}, {%r410, %r413}, {%r2211, %r2273}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2343, %r2344}, {%r410, %r413}, {%r2220, %r2280}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2352, %r2353}, {%r410, %r413}, {%r2229, %r2287}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2361, %r2362}, {%r410, %r413}, {%r2238, %r2294}, {%r1371, %r1371}, %r205, 0;
	// end inline asm
	bar.sync 	0;
	add.s16 	%rs184, %rs222, -5;
	mul.hi.s16 	%rs185, %rs184, 10923;
	shr.u16 	%rs186, %rs185, 15;
	add.s16 	%rs187, %rs185, %rs186;
	mul.lo.s16 	%rs188, %rs187, 6;
	sub.s16 	%rs189, %rs184, %rs188;
	mul.wide.s16 	%r2620, %rs189, 16;
	add.s32 	%r2621, %r202, %r2620;
	mul.wide.s32 	%rd239, %r2621, 4;
	add.s64 	%rd241, %rd50, %rd239;
	ld.shared.u32 	%r2438, [%rd241];
	add.s32 	%r2622, %r203, %r2620;
	mul.wide.s32 	%rd242, %r2622, 4;
	add.s64 	%rd243, %rd50, %rd242;
	ld.shared.u32 	%r2445, [%rd243];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2455, %r2452}, {%r422, %r425}, {%r2438}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2464, %r2461}, {%r422, %r425}, {%r2445}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2448, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2450, %r2448, %r2452;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2453, %r460, %r2455, %r2450;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2457, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2459, %r2457, %r2461;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2462, %r460, %r2464, %r2459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2466, %r463, %r2455;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2469, %r460, %r2452, %r2466;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2473, %r463, %r2464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2476, %r460, %r2461, %r2473;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2499, %r2502}, {%r506, %r509}, {%r2453, %r2469}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2506, %r2510}, {%r506, %r509}, {%r2462, %r2476}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2498, %r2499, %r2499;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2501, %r2502, %r2502, %r2498;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2505, %r2506, %r2506, %r2501;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2509, %r2510, %r2510, %r2505;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2513, %r1524, %r2509, %r110;
	// end inline asm
	add.s16 	%rs190, %rs222, -4;
	mul.hi.s16 	%rs191, %rs190, 10923;
	shr.u16 	%rs192, %rs191, 15;
	add.s16 	%rs193, %rs191, %rs192;
	mul.lo.s16 	%rs194, %rs193, 6;
	sub.s16 	%rs195, %rs190, %rs194;
	mul.wide.s16 	%r2623, %rs195, 16;
	add.s32 	%r2624, %r202, %r2623;
	mul.wide.s32 	%rd244, %r2624, 4;
	add.s64 	%rd245, %rd50, %rd244;
	ld.shared.u32 	%r2521, [%rd245];
	add.s32 	%r2625, %r203, %r2623;
	mul.wide.s32 	%rd246, %r2625, 4;
	add.s64 	%rd247, %rd50, %rd246;
	ld.shared.u32 	%r2528, [%rd247];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2538, %r2535}, {%r422, %r425}, {%r2521}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2547, %r2544}, {%r422, %r425}, {%r2528}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2531, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2533, %r2531, %r2535;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2536, %r460, %r2538, %r2533;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2540, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2542, %r2540, %r2544;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2545, %r460, %r2547, %r2542;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2549, %r463, %r2538;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2552, %r460, %r2535, %r2549;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2556, %r463, %r2547;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2559, %r460, %r2544, %r2556;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2582, %r2585}, {%r506, %r509}, {%r2536, %r2552}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2589, %r2593}, {%r506, %r509}, {%r2545, %r2559}, {%r1371, %r1371}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2581, %r2582, %r2582;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2584, %r2585, %r2585, %r2581;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2588, %r2589, %r2589, %r2584;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2592, %r2593, %r2593, %r2588;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3058, %r1524, %r2592, %r2513;
	// end inline asm
	add.s32 	%r3056, %r108, 2;
	setp.ne.s32 	%p305, %r3056, 4;
	@%p305 bra 	$L__BB0_180;
// %bb.177:                             // %L20210
                                        //   in Loop: Header=BB0_176 Depth=2
	setp.gt.u32 	%p306, %r291, 7;
	@%p306 bra 	$L__BB0_179;
// %bb.178:                             // %L20270
                                        //   in Loop: Header=BB0_176 Depth=2
	mad.lo.s32 	%r2626, %r109, 786432, %r204;
	cvt.u64.u32 	%rd248, %r2626;
	add.s64 	%rd249, %rd248, %rd7;
	mul.hi.s64 	%rd250, %rd249, 3074457345618258603;
	shr.u64 	%rd251, %rd250, 63;
	shr.s64 	%rd252, %rd250, 26;
	add.s64 	%rd253, %rd252, %rd251;
	setp.lt.s64 	%p307, %rd249, 0;
	mul.lo.s64 	%rd254, %rd253, 402653184;
	setp.ne.s64 	%p308, %rd254, %rd249;
	and.pred  	%p309, %p307, %p308;
	selp.s64 	%rd255, -1, 0, %p309;
	add.s64 	%rd256, %rd253, %rd255;
	mul.lo.s64 	%rd257, %rd256, -402653184;
	add.s64 	%rd258, %rd257, %rd249;
	shl.b64 	%rd259, %rd258, 2;
	add.s64 	%rd260, %rd4, %rd259;
	st.global.u32 	[%rd260], %r3058;
$L__BB0_179:                            // %L20427
                                        //   in Loop: Header=BB0_176 Depth=2
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3056, 0;
	mov.u32 	%r3058, %r3056;
$L__BB0_180:                            // %oksrem8396
                                        //   in Loop: Header=BB0_176 Depth=2
	add.s16 	%rs196, %rs222, -3;
	mul.hi.s16 	%rs197, %rs196, 10923;
	shr.u16 	%rs198, %rs197, 15;
	add.s16 	%rs199, %rs197, %rs198;
	mul.lo.s16 	%rs200, %rs199, 6;
	sub.s16 	%rs201, %rs196, %rs200;
	mul.wide.s16 	%r2794, %rs201, 16;
	add.s32 	%r2795, %r202, %r2794;
	mul.wide.s32 	%rd261, %r2795, 4;
	add.s64 	%rd263, %rd50, %rd261;
	ld.shared.u32 	%r2632, [%rd263];
	add.s32 	%r2796, %r203, %r2794;
	mul.wide.s32 	%rd264, %r2796, 4;
	add.s64 	%rd265, %rd50, %rd264;
	ld.shared.u32 	%r2639, [%rd265];
	mov.u32 	%r2773, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2649, %r2646}, {%r422, %r425}, {%r2632}, {%r2773, %r2773};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2658, %r2655}, {%r422, %r425}, {%r2639}, {%r2773, %r2773};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2642, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2644, %r2642, %r2646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2647, %r460, %r2649, %r2644;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2651, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2653, %r2651, %r2655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2656, %r460, %r2658, %r2653;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2660, %r463, %r2649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2663, %r460, %r2646, %r2660;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2667, %r463, %r2658;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2670, %r460, %r2655, %r2667;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2693, %r2696}, {%r506, %r509}, {%r2647, %r2663}, {%r2773, %r2773}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2700, %r2704}, {%r506, %r509}, {%r2656, %r2670}, {%r2773, %r2773}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2692, %r2693, %r2693;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2695, %r2696, %r2696, %r2692;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2699, %r2700, %r2700, %r2695;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2703, %r2704, %r2704, %r2699;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2707, %r1524, %r2703, %r3058;
	// end inline asm
	add.s16 	%rs202, %rs222, -2;
	mul.hi.s16 	%rs203, %rs202, 10923;
	shr.u16 	%rs204, %rs203, 15;
	add.s16 	%rs205, %rs203, %rs204;
	mul.lo.s16 	%rs206, %rs205, 6;
	sub.s16 	%rs207, %rs202, %rs206;
	mul.wide.s16 	%r2797, %rs207, 16;
	add.s32 	%r2798, %r202, %r2797;
	mul.wide.s32 	%rd266, %r2798, 4;
	add.s64 	%rd267, %rd50, %rd266;
	ld.shared.u32 	%r2715, [%rd267];
	add.s32 	%r2799, %r203, %r2797;
	mul.wide.s32 	%rd268, %r2799, 4;
	add.s64 	%rd269, %rd50, %rd268;
	ld.shared.u32 	%r2722, [%rd269];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2732, %r2729}, {%r422, %r425}, {%r2715}, {%r2773, %r2773};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2741, %r2738}, {%r422, %r425}, {%r2722}, {%r2773, %r2773};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2725, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2727, %r2725, %r2729;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2730, %r460, %r2732, %r2727;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2734, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2736, %r2734, %r2738;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2739, %r460, %r2741, %r2736;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2743, %r463, %r2732;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2746, %r460, %r2729, %r2743;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2750, %r463, %r2741;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2753, %r460, %r2738, %r2750;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2776, %r2779}, {%r506, %r509}, {%r2730, %r2746}, {%r2773, %r2773}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2783, %r2787}, {%r506, %r509}, {%r2739, %r2753}, {%r2773, %r2773}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2775, %r2776, %r2776;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2778, %r2779, %r2779, %r2775;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2782, %r2783, %r2783, %r2778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2786, %r2787, %r2787, %r2782;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3061, %r1524, %r2786, %r2707;
	// end inline asm
	add.s32 	%r3059, %r3056, 2;
	setp.eq.s32 	%p310, %r3059, 4;
	@%p310 bra 	$L__BB0_181;
	bra.uni 	$L__BB0_184;
$L__BB0_181:                            // %L22173
                                        //   in Loop: Header=BB0_176 Depth=2
	setp.gt.u32 	%p311, %r291, 7;
	@%p311 bra 	$L__BB0_183;
// %bb.182:                             // %L22233
                                        //   in Loop: Header=BB0_176 Depth=2
	mad.lo.s32 	%r2800, %r109, 786432, %r204;
	cvt.u64.u32 	%rd270, %r2800;
	add.s64 	%rd271, %rd270, %rd7;
	mul.hi.s64 	%rd272, %rd271, 3074457345618258603;
	shr.u64 	%rd273, %rd272, 63;
	shr.s64 	%rd274, %rd272, 26;
	add.s64 	%rd275, %rd274, %rd273;
	setp.lt.s64 	%p312, %rd271, 0;
	mul.lo.s64 	%rd276, %rd275, 402653184;
	setp.ne.s64 	%p313, %rd276, %rd271;
	and.pred  	%p314, %p312, %p313;
	selp.s64 	%rd277, -1, 0, %p314;
	add.s64 	%rd278, %rd275, %rd277;
	mul.lo.s64 	%rd279, %rd278, -402653184;
	add.s64 	%rd280, %rd279, %rd271;
	shl.b64 	%rd281, %rd280, 2;
	add.s64 	%rd282, %rd4, %rd281;
	st.global.u32 	[%rd282], %r3061;
$L__BB0_183:                            // %L22390
                                        //   in Loop: Header=BB0_176 Depth=2
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3059, 0;
	mov.u32 	%r3061, %r3059;
$L__BB0_184:                            // %oksrem9247
                                        //   in Loop: Header=BB0_176 Depth=2
	add.s16 	%rs208, %rs222, -1;
	mul.hi.s16 	%rs209, %rs208, 10923;
	shr.u16 	%rs210, %rs209, 15;
	add.s16 	%rs211, %rs209, %rs210;
	mul.lo.s16 	%rs212, %rs211, 6;
	sub.s16 	%rs213, %rs208, %rs212;
	mul.wide.s16 	%r2968, %rs213, 16;
	add.s32 	%r2969, %r202, %r2968;
	mul.wide.s32 	%rd283, %r2969, 4;
	add.s64 	%rd285, %rd50, %rd283;
	ld.shared.u32 	%r2806, [%rd285];
	add.s32 	%r2970, %r203, %r2968;
	mul.wide.s32 	%rd286, %r2970, 4;
	add.s64 	%rd287, %rd50, %rd286;
	ld.shared.u32 	%r2813, [%rd287];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2823, %r2820}, {%r422, %r425}, {%r2806}, {%r2773, %r2773};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2832, %r2829}, {%r422, %r425}, {%r2813}, {%r2773, %r2773};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2816, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2818, %r2816, %r2820;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2821, %r460, %r2823, %r2818;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2825, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2827, %r2825, %r2829;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2830, %r460, %r2832, %r2827;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2834, %r463, %r2823;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2837, %r460, %r2820, %r2834;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2841, %r463, %r2832;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2844, %r460, %r2829, %r2841;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2867, %r2870}, {%r506, %r509}, {%r2821, %r2837}, {%r2773, %r2773}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2874, %r2878}, {%r506, %r509}, {%r2830, %r2844}, {%r2773, %r2773}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2866, %r2867, %r2867;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2869, %r2870, %r2870, %r2866;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2873, %r2874, %r2874, %r2869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2877, %r2878, %r2878, %r2873;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2881, %r1524, %r2877, %r3061;
	// end inline asm
	mul.hi.s16 	%rs214, %rs222, 10923;
	shr.u16 	%rs215, %rs214, 15;
	add.s16 	%rs216, %rs214, %rs215;
	mul.lo.s16 	%rs217, %rs216, 6;
	sub.s16 	%rs218, %rs222, %rs217;
	mul.wide.s16 	%r2971, %rs218, 16;
	add.s32 	%r2972, %r202, %r2971;
	mul.wide.s32 	%rd288, %r2972, 4;
	add.s64 	%rd289, %rd50, %rd288;
	ld.shared.u32 	%r2889, [%rd289];
	add.s32 	%r2973, %r203, %r2971;
	mul.wide.s32 	%rd290, %r2973, 4;
	add.s64 	%rd291, %rd50, %rd290;
	ld.shared.u32 	%r2896, [%rd291];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2906, %r2903}, {%r422, %r425}, {%r2889}, {%r2773, %r2773};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2915, %r2912}, {%r422, %r425}, {%r2896}, {%r2773, %r2773};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2899, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2901, %r2899, %r2903;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2904, %r460, %r2906, %r2901;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2908, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2910, %r2908, %r2912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2913, %r460, %r2915, %r2910;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2917, %r463, %r2906;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2920, %r460, %r2903, %r2917;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2924, %r463, %r2915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2927, %r460, %r2912, %r2924;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2950, %r2953}, {%r506, %r509}, {%r2904, %r2920}, {%r2773, %r2773}, %r257, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2957, %r2961}, {%r506, %r509}, {%r2913, %r2927}, {%r2773, %r2773}, %r257, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2949, %r2950, %r2950;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2952, %r2953, %r2953, %r2949;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2956, %r2957, %r2957, %r2952;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2960, %r2961, %r2961, %r2956;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1524, %r2960, %r2881;
	// end inline asm
	add.s32 	%r108, %r3059, 2;
	setp.eq.s32 	%p315, %r108, 4;
	@%p315 bra 	$L__BB0_185;
	bra.uni 	$L__BB0_188;
$L__BB0_185:                            // %L24136
                                        //   in Loop: Header=BB0_176 Depth=2
	setp.gt.u32 	%p316, %r291, 7;
	@%p316 bra 	$L__BB0_187;
// %bb.186:                             // %L24196
                                        //   in Loop: Header=BB0_176 Depth=2
	mad.lo.s32 	%r2974, %r109, 786432, %r204;
	cvt.u64.u32 	%rd292, %r2974;
	add.s64 	%rd293, %rd292, %rd7;
	mul.hi.s64 	%rd294, %rd293, 3074457345618258603;
	shr.u64 	%rd295, %rd294, 63;
	shr.s64 	%rd296, %rd294, 26;
	add.s64 	%rd297, %rd296, %rd295;
	setp.lt.s64 	%p317, %rd293, 0;
	mul.lo.s64 	%rd298, %rd297, 402653184;
	setp.ne.s64 	%p318, %rd298, %rd293;
	and.pred  	%p319, %p317, %p318;
	selp.s64 	%rd299, -1, 0, %p319;
	add.s64 	%rd300, %rd297, %rd299;
	mul.lo.s64 	%rd301, %rd300, -402653184;
	add.s64 	%rd302, %rd301, %rd293;
	shl.b64 	%rd303, %rd302, 2;
	add.s64 	%rd304, %rd4, %rd303;
	st.global.u32 	[%rd304], %r110;
	bra.uni 	$L__BB0_187;
$L__BB0_190:                            // %L24385
	mov.u32 	%r2976, 0;
	st.global.u32 	[%rd6], %r2976;
	ret;
$L__BB0_164:                            // %post_box_union
	mov.u64 	%rd168, exception1909;
	cvta.global.u64 	%rd169, %rd168;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd169;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_238:                            // %post_box_union5148
	mov.u64 	%rd175, exception1909;
	cvta.global.u64 	%rd176, %rd175;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd176;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5143
	mov.u32 	%r2992, 5;
	st.global.u32 	[%rd6], %r2992;
	mov.u64 	%rd335, exception1869;
	cvta.global.u64 	%rd336, %rd335;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd336;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5305
	mov.u32 	%r2991, 5;
	st.global.u32 	[%rd6], %r2991;
	mov.u64 	%rd333, exception1869;
	cvta.global.u64 	%rd334, %rd333;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd334;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5467
	mov.u32 	%r2990, 5;
	st.global.u32 	[%rd6], %r2990;
	mov.u64 	%rd331, exception1869;
	cvta.global.u64 	%rd332, %rd331;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd332;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5629
	mov.u32 	%r2989, 5;
	st.global.u32 	[%rd6], %r2989;
	mov.u64 	%rd329, exception1869;
	cvta.global.u64 	%rd330, %rd329;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd330;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5791
	mov.u32 	%r2988, 5;
	st.global.u32 	[%rd6], %r2988;
	mov.u64 	%rd327, exception1869;
	cvta.global.u64 	%rd328, %rd327;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd328;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L5953
	mov.u32 	%r2987, 5;
	st.global.u32 	[%rd6], %r2987;
	mov.u64 	%rd325, exception1869;
	cvta.global.u64 	%rd326, %rd325;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd326;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6115
	mov.u32 	%r2986, 5;
	st.global.u32 	[%rd6], %r2986;
	mov.u64 	%rd323, exception1869;
	cvta.global.u64 	%rd324, %rd323;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd324;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6277
	mov.u32 	%r2985, 5;
	st.global.u32 	[%rd6], %r2985;
	mov.u64 	%rd321, exception1869;
	cvta.global.u64 	%rd322, %rd321;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd322;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6439
	mov.u32 	%r2984, 5;
	st.global.u32 	[%rd6], %r2984;
	mov.u64 	%rd319, exception1869;
	cvta.global.u64 	%rd320, %rd319;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd320;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6601
	mov.u32 	%r2983, 5;
	st.global.u32 	[%rd6], %r2983;
	mov.u64 	%rd317, exception1869;
	cvta.global.u64 	%rd318, %rd317;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd318;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6789
	mov.u32 	%r2982, 5;
	st.global.u32 	[%rd6], %r2982;
	mov.u64 	%rd315, exception1869;
	cvta.global.u64 	%rd316, %rd315;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd316;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L6951
	mov.u32 	%r2981, 5;
	st.global.u32 	[%rd6], %r2981;
	mov.u64 	%rd313, exception1869;
	cvta.global.u64 	%rd314, %rd313;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd314;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7113
	mov.u32 	%r2980, 5;
	st.global.u32 	[%rd6], %r2980;
	mov.u64 	%rd311, exception1869;
	cvta.global.u64 	%rd312, %rd311;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd312;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7275
	mov.u32 	%r2979, 5;
	st.global.u32 	[%rd6], %r2979;
	mov.u64 	%rd309, exception1869;
	cvta.global.u64 	%rd310, %rd309;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd310;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7437
	mov.u32 	%r2978, 5;
	st.global.u32 	[%rd6], %r2978;
	mov.u64 	%rd307, exception1869;
	cvta.global.u64 	%rd308, %rd307;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd308;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L7599
	mov.u32 	%r2977, 5;
	st.global.u32 	[%rd6], %r2977;
	mov.u64 	%rd305, exception1869;
	cvta.global.u64 	%rd306, %rd305;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd306;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L167
	mov.u32 	%r2994, 2;
	st.global.u32 	[%rd6], %r2994;
	mov.u64 	%rd339, exception1869;
	cvta.global.u64 	%rd340, %rd339;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd340;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L311
	mov.u32 	%r2993, 3;
	st.global.u32 	[%rd6], %r2993;
	mov.u64 	%rd337, exception1869;
	cvta.global.u64 	%rd338, %rd337;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd338;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd18, exception11921;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L1159
	add.u64 	%rd17, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r291, %r1};
	st.local.v2.u32 	[%rd5+8], {%r4, %r85};
	st.local.u32 	[%rd5+16], %r86;
	mov.u64 	%rd23, __unnamed_1;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r519, [retval0+0];
	} // callseq 49
	mov.u32 	%r521, 4;
	st.global.u32 	[%rd6], %r521;
	mov.u64 	%rd26, exception1869;
	cvta.global.u64 	%rd27, %rd26;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
