CADENCE IHNL04120
$model
D_CELLS_HD/AND2HDX0/cmos_sch D_CELLS_HD/AND2HDX0/cmos_sch/cmos_sch/Stimulator_TestBench_TB_OneChannel_imp_config/0 AND2HDX0
GATES_3V/invrv3/schematic GATES_3V/invrv3/schematic/schematic/Stimulator_TestBench_TB_OneChannel_imp_config/0 invrv3
Stimulator_TestBench/TB_OneChannel_imp/schematic Stimulator_TestBench/TB_OneChannel_imp/schematic/schematic/Stimulator_TestBench_TB_OneChannel_imp_config/1 TB_OneChannel_imp
Stimulator_IMP/LS_LowSide_V2_ST/schematic Stimulator_IMP/LS_LowSide_V2_ST/schematic/schematic/Stimulator_TestBench_TB_OneChannel_imp_config/0 LS_LowSide_V2_ST
D_CELLS_3V/IN_3VX2/cmos_sch D_CELLS_3V/IN_3VX2/cmos_sch/cmos_sch/Stimulator_TestBench_TB_OneChannel_imp_config/0 IN_3VX2
D_CELLS_M3V/LSHVT18U3VX1/cmos_sch D_CELLS_M3V/LSHVT18U3VX1/cmos_sch/cmos_sch/Stimulator_TestBench_TB_OneChannel_imp_config/0 LSHVT18U3VX1
GATES_HD/nand2/schematic GATES_HD/nand2/schematic/schematic/Stimulator_TestBench_TB_OneChannel_imp_config/0 nand2
Stimulator_IMP/LS_HighSide_V3_ST/schematic Stimulator_IMP/LS_HighSide_V3_ST/schematic/schematic/Stimulator_TestBench_TB_OneChannel_imp_config/0 LS_HighSide_V3_ST
GATES_HD/invr/schematic GATES_HD/invr/schematic/schematic/Stimulator_TestBench_TB_OneChannel_imp_config/0 invr
$endmodel
$net
gnd! 0
vdd3! vdd3!
vdd! vdd!
vdde! vdde!
$endnet
$param
$endparam
