// Seed: 1396766038
module module_0 (
    output uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input wor id_3,
    output tri1 id_4,
    input wand id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    input wor module_0,
    input wor id_11,
    output tri0 id_12
);
  logic [-1 'b0 : -1 'b0] id_14;
  ;
  wire id_15;
  assign module_1._id_1 = 0;
  wire id_16;
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    output wor id_0,
    input wire _id_1,
    input tri id_2,
    input tri1 id_3
    , id_9,
    input tri id_4,
    input supply0 id_5,
    input tri id_6,
    input tri1 id_7
);
  assign id_0 = id_3;
  assign id_9 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_6,
      id_2,
      id_0,
      id_5,
      id_6,
      id_7,
      id_4,
      id_4,
      id_4,
      id_6,
      id_0
  );
  wire [id_1 : ""] id_10;
endmodule
