# UART_Receiver
 An UART Receiver meant to run on a PYNQ-Z2 FPGA board and the clock has a frequency of 125 MHz. The possible baudrates are 9600 bits per second and 115200 bits per second. It supports the parity bit. The received bytes are stored in a FIFO buffer with variable size. 
