**Traffic Light Controller (Verilog)
ðŸ“Œ Overview**

This project implements a traffic light controller FSM in Verilog.
The controller manages North-South (NS) and East-West (EW) traffic lights using a Moore finite state machine (FSM).

**The design ensures:**

Mutual exclusivity â†’ Only one road has green/yellow at a time.

Timing sequence â†’ NS and EW lights alternate between green â†’ yellow â†’ red.

Controlled by a 1 Hz tick (1-second pulse) derived from the FPGA clock.

**FSM Logic
States**
**State	      Duration    	NS Lights	        EW Lights**
  S_NS_G	    5 sec        	Green	             Red
  S_NS_Y	    2 sec	        Yellow	           Red
  S_EW_G	    5 sec	        Red	               Green
  S_EW_Y	    2 sec	        Red	               Yellow
  ## ðŸŽ¬ Expected Behavior

Simulation runs for **30 seconds**.  
The sequence of lights observed on **North-South (NS)** and **East-West (EW)** is:

| Time (sec) | NS Light | EW Light |
|------------|----------|----------|
| 0â€“4        | ðŸŸ¢ Green | ðŸ”´ Red   |
| 5â€“6        | ðŸŸ¡ Yellow | ðŸ”´ Red   |
| 7â€“11       | ðŸ”´ Red   | ðŸŸ¢ Green |
| 12â€“13      | ðŸ”´ Red   | ðŸŸ¡ Yellow |
| 14â€“18      | ðŸŸ¢ Green | ðŸ”´ Red   |
| 19â€“20      | ðŸŸ¡ Yellow | ðŸ”´ Red   |
| 21â€“25      | ðŸ”´ Red   | ðŸŸ¢ Green |
| 26â€“27      | ðŸ”´ Red   | ðŸŸ¡ Yellow |
| 28â€“30      | ðŸŸ¢ Green | ðŸ”´ Red (cycle repeats) |

  
