FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$LEDL$I102$A";
2"MZ_HAPPY";
3"GND\G";
4"JX2_SE_1";
5"VCC\G";
6"GND\G";
7"V3P3\G";
8"V3P3\G";
9"VCC\G";
10"GPIO2";
11"I2C_SCL";
12"GPIO0";
13"PWR_GOOD";
14"GENERIC_DELAY_OUT";
15"CAEN_DATA_RDY";
16"JX2_SE_0";
17"I2C_SDA";
18"EXT_TRIG<6>";
19"EXT_TRIG<5>";
20"EXT_TRIG<3>";
21"EXT_TRIG<2>";
22"JX2_GUIDE_PIN2";
23"JX2_GUIDE_PIN1";
24"EXT_TRIG<1>";
25"CLK100_IN";
26"EXT_TRIG<0>";
27"RESET_CLK";
28"EXT_TRIG<7>";
29"EXT_TRIG<4>";
30"VCC\G";
31"GPIO1";
32"VCCIO_EN_O";
33"GPIO3";
34"CLOCKS_DATA_RDY";
35"GENERIC_PULSE";
36"GPIO4";
37"INIT#";
38"BCKP_CLK_IN_USE";
39"JX1_GUIDE_PIN1";
40"V3P3\G";
41"TELLIE_DELAY";
42"SMELLIE_PULSE";
43"SPKR";
44"MTCA_MIMIC_TRIG1";
45"GT";
46"JX1_SE_1";
47"FPGA_DONE";
48"CARRIER_SRST#";
49"JTAG_TDI";
50"JTAG_TMS";
51"JX1_GUIDE_PIN2";
52"EXT_TRIG<15>";
53"EXT_TRIG<12>";
54"V3P3\G";
55"EXT_TRIG<13>";
56"EXT_TRIG<14>";
57"EXT_TRIG<11>";
58"EXT_TRIG<8>";
59"EXT_TRIG<9>";
60"EXT_TRIG<10>";
61"VCC\G";
62"LE<2>";
63"TELLIE_PRE_DELAY";
64"SMELLIE_PRE_DELAY";
65"SYNC24";
66"SYNC";
67"MTCA_MIMIC_TRIG2";
68"MTCA_MIMIC_DATA_RDY";
69"DATA";
70"CLK";
71"SMELLIE_DELAY";
72"TELLIE_PULSE";
73"GENERIC_DELAY_IN";
74"LE<0>";
75"VCC\G";
76"LE<1>";
77"TUBII_RT_OUT";
78"SCALER<4>";
79"SCALER<6>";
80"READ_CNTRL_REG_BIT";
81"CNTRL_REG_CHK";
82"SCALER<5>";
83"CNTRL_RDY";
84"GPIO5";
85"JTAG_TCK";
86"JTAG_TDO";
87"PWR_EN";
88"VBAT";
89"JX1_SE_0";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"39;
"100"
$PN"100"0;
"96"
$PN"96"6;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"6;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"40;
"76"
$PN"76"0;
"78"
$PN"78"40;
"74"
$PN"74"0;
"72"
$PN"72"6;
"70"
$PN"70"0;
"66"
$PN"66"6;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"75;
"58"
$PN"58"75;
"56"
$PN"56"0;
"52"
$PN"52"6;
"50"
$PN"50"41;
"54"
$PN"54"71;
"48"
$PN"48"42;
"46"
$PN"46"6;
"42"
$PN"42"43;
"40"
$PN"40"6;
"44"
$PN"44"72;
"38"
$PN"38"70;
"36"
$PN"36"69;
"34"
$PN"34"6;
"32"
$PN"32"68;
"30"
$PN"30"44;
"28"
$PN"28"6;
"26"
$PN"26"67;
"24"
$PN"24"45;
"22"
$PN"22"6;
"20"
$PN"20"66;
"18"
$PN"18"65;
"16"
$PN"16"6;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"46;
"8"
$PN"8"47;
"6"
$PN"6"48;
"4"
$PN"4"49;
"2"
$PN"2"50;
"101"
$PN"101"51;
"99"
$PN"99"0;
"95"
$PN"95"6;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"6;
"87"
$PN"87"0;
"83"
$PN"83"52;
"81"
$PN"81"53;
"79"
$PN"79"54;
"75"
$PN"75"55;
"77"
$PN"77"6;
"73"
$PN"73"56;
"71"
$PN"71"6;
"69"
$PN"69"57;
"65"
$PN"65"6;
"67"
$PN"67"58;
"63"
$PN"63"59;
"61"
$PN"61"60;
"59"
$PN"59"61;
"57"
$PN"57"61;
"55"
$PN"55"62;
"51"
$PN"51"6;
"49"
$PN"49"74;
"53"
$PN"53"76;
"47"
$PN"47"0;
"45"
$PN"45"6;
"41"
$PN"41"0;
"39"
$PN"39"6;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"6;
"31"
$PN"31"73;
"29"
$PN"29"0;
"27"
$PN"27"6;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"6;
"19"
$PN"19"63;
"15"
$PN"15"6;
"17"
$PN"17"64;
"13"
$PN"13"0;
"9"
$PN"9"89;
"11"
$PN"11"0;
"5"
$PN"5"87;
"7"
$PN"7"88;
"3"
$PN"3"86;
"1"
$PN"1"85;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"69;
%"OUTPORT"
"1","(700,3175)","2","standard","I100";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"82;
%"OUTPORT"
"1","(700,2975)","2","standard","I101";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"83;
%"LED_L"
"1","(525,3475)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"
$PN"2"1;
"B\NAC"
$PN"1"3;
%"RSMD0805"
"1","(750,3475)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"2;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"43;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"41;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"71;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"23;
"100"
$PN"100"0;
"96"
$PN"96"3;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"3;
"88"
$PN"88"0;
"84"
$PN"84"24;
"82"
$PN"82"21;
"80"
$PN"80"7;
"76"
$PN"76"20;
"78"
$PN"78"7;
"74"
$PN"74"26;
"72"
$PN"72"3;
"70"
$PN"70"19;
"66"
$PN"66"3;
"68"
$PN"68"18;
"64"
$PN"64"28;
"62"
$PN"62"29;
"60"
$PN"60"30;
"58"
$PN"58"30;
"56"
$PN"56"0;
"52"
$PN"52"3;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"3;
"42"
$PN"42"0;
"40"
$PN"40"3;
"44"
$PN"44"0;
"38"
$PN"38"83;
"36"
$PN"36"80;
"34"
$PN"34"3;
"32"
$PN"32"81;
"30"
$PN"30"82;
"28"
$PN"28"3;
"26"
$PN"26"79;
"24"
$PN"24"78;
"22"
$PN"22"3;
"20"
$PN"20"77;
"18"
$PN"18"2;
"16"
$PN"16"3;
"14"
$PN"14"4;
"12"
$PN"12"5;
"10"
$PN"10"32;
"8"
$PN"8"84;
"6"
$PN"6"33;
"4"
$PN"4"31;
"2"
$PN"2"17;
"101"
$PN"101"22;
"99"
$PN"99"0;
"95"
$PN"95"3;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"3;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"8;
"75"
$PN"75"0;
"77"
$PN"77"3;
"73"
$PN"73"0;
"71"
$PN"71"3;
"69"
$PN"69"0;
"65"
$PN"65"3;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"9;
"57"
$PN"57"9;
"55"
$PN"55"0;
"51"
$PN"51"3;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"27;
"45"
$PN"45"3;
"41"
$PN"41"25;
"39"
$PN"39"3;
"43"
$PN"43"38;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"3;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"3;
"25"
$PN"25"34;
"23"
$PN"23"14;
"21"
$PN"21"3;
"19"
$PN"19"35;
"15"
$PN"15"3;
"17"
$PN"17"15;
"13"
$PN"13"16;
"9"
$PN"9"37;
"11"
$PN"11"13;
"5"
$PN"5"10;
"7"
$PN"7"36;
"3"
$PN"3"12;
"1"
$PN"1"11;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"64;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"63;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"59;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"58;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"57;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"56;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"55;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"53;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"52;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"77;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"38;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"15;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"62;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"74;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"78;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"80;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"68;
%"INPORT"
"1","(-2800,3250)","0","standard","I91";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"67;
%"INPORT"
"1","(-2800,3400)","0","standard","I92";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"66;
%"INPORT"
"1","(-2800,3450)","0","standard","I93";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"65;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"70;
%"INPORT"
"1","(-2800,3150)","0","standard","I95";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"44;
%"INPORT"
"1","(-2800,3300)","0","standard","I96";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"42;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"72;
%"INPORT"
"1","(700,3125)","0","standard","I99";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
END.
