Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 12 21:59:18 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.225    -1408.965                    552                68548        0.012        0.000                      0                68360        2.117        0.000                       0                 17286  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clkfbout_system_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           -20.225    -1408.965                    552                56964        0.012        0.000                      0                56964        3.750        0.000                       0                 12800  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0          0.751        0.000                      0                11396        0.018        0.000                      0                11396        2.117        0.000                       0                  4482  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         5.139        0.000                      0                   90                                                                        
clk_fpga_0                   clk_out1_system_clk_wiz_0_0        8.485        0.000                      0                   98                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          552  Failing Endpoints,  Worst Slack      -20.225ns,  Total Violation    -1408.965ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.225ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.974ns  (logic 17.901ns (59.722%)  route 12.073ns (40.278%))
  Logic Levels:           60  (CARRY4=44 LUT2=7 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.801     3.095    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X100Y42        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDRE (Prop_fdre_C_Q)         0.518     3.613 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.824     4.437    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X99Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.561 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.724    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X99Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.848 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.674     5.523    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.647 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14/O
                         net (fo=1, routed)           0.337     5.984    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.369    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.483    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.776 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.621     7.397    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.373     7.770 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.770    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.303 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.303    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.599 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.609     9.208    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X96Y44         LUT3 (Prop_lut3_I0_O)        0.332     9.540 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.540    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.073 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.550    10.919    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X97Y45         LUT3 (Prop_lut3_I0_O)        0.332    11.251 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.251    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.801    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.915    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.093 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.585    12.679    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X98Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.008 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.008    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.541 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.541    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.837 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.645    14.482    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X101Y46        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.270 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.270    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.562 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.964    16.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X102Y45        LUT3 (Prop_lut3_I0_O)        0.329    16.855 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.855    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.505 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.505    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.757    18.440    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X103Y44        LUT2 (Prop_lut2_I1_O)        0.332    18.772 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.772    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.322    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.436    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.753    20.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X104Y44        LUT2 (Prop_lut2_I1_O)        0.329    20.696 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.696    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.229    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.525 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.838    22.363    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X101Y43        LUT2 (Prop_lut2_I1_O)        0.332    22.695 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.695    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.245 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.245    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.359 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.359    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.537 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.805    24.343    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X100Y48        LUT3 (Prop_lut3_I0_O)        0.329    24.672 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8/O
                         net (fo=1, routed)           0.000    24.672    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.205 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.205    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.759    26.143    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X99Y47         LUT2 (Prop_lut2_I1_O)        0.332    26.475 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.475    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.139 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.139    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.317 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.787    28.103    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.329    28.432 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.432    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.965 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.965    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X102Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.082 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.001    29.083    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X102Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.262 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.613    29.874    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.332    30.206 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    30.206    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.756 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.756    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.870 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    30.871    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.049 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.786    31.835    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X104Y48        LUT3 (Prop_lut3_I0_O)        0.329    32.164 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[0]_i_12/O
                         net (fo=1, routed)           0.000    32.164    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[0]_i_12_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.697 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.697    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_4_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.814 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    32.815    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_2_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.069 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    33.069    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_1_n_3
    SLICE_X104Y50        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.610    12.789    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X104Y50        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/C
                         clock pessimism              0.115    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X104Y50        FDRE (Setup_fdre_C_D)        0.094    12.844    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -33.069    
  -------------------------------------------------------------------
                         slack                                -20.225    

Slack (VIOLATED) :        -18.282ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.954ns  (logic 16.668ns (59.626%)  route 11.286ns (40.374%))
  Logic Levels:           56  (CARRY4=41 LUT2=7 LUT3=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.801     3.095    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X100Y42        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDRE (Prop_fdre_C_Q)         0.518     3.613 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.824     4.437    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X99Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.561 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.724    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X99Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.848 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.674     5.523    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.647 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14/O
                         net (fo=1, routed)           0.337     5.984    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.369    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.483    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.776 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.621     7.397    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.373     7.770 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.770    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.303 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.303    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.599 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.609     9.208    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X96Y44         LUT3 (Prop_lut3_I0_O)        0.332     9.540 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.540    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.073 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.550    10.919    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X97Y45         LUT3 (Prop_lut3_I0_O)        0.332    11.251 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.251    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.801    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.915    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.093 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.585    12.679    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X98Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.008 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.008    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.541 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.541    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.837 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.645    14.482    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X101Y46        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.270 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.270    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.562 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.964    16.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X102Y45        LUT3 (Prop_lut3_I0_O)        0.329    16.855 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.855    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.505 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.505    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.757    18.440    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X103Y44        LUT2 (Prop_lut2_I1_O)        0.332    18.772 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.772    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.322    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.436    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.753    20.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X104Y44        LUT2 (Prop_lut2_I1_O)        0.329    20.696 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.696    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.229    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.525 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.838    22.363    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X101Y43        LUT2 (Prop_lut2_I1_O)        0.332    22.695 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.695    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.245 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.245    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.359 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.359    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.537 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.805    24.343    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X100Y48        LUT3 (Prop_lut3_I0_O)        0.329    24.672 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8/O
                         net (fo=1, routed)           0.000    24.672    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.205 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.205    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.759    26.143    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X99Y47         LUT2 (Prop_lut2_I1_O)        0.332    26.475 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.475    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.139 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.139    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.317 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.787    28.103    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.329    28.432 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.432    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.965 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.965    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X102Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.082 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.001    29.083    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X102Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.262 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.613    29.874    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.332    30.206 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    30.206    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.756 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.756    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.870 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    30.871    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.049 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.000    31.049    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X103Y50        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.610    12.789    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X103Y50        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/C
                         clock pessimism              0.115    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X103Y50        FDRE (Setup_fdre_C_D)        0.017    12.767    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -31.049    
  -------------------------------------------------------------------
                         slack                                -18.282    

Slack (VIOLATED) :        -16.446ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.167ns  (logic 15.494ns (59.213%)  route 10.673ns (40.787%))
  Logic Levels:           52  (CARRY4=38 LUT2=6 LUT3=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.801     3.095    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X100Y42        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDRE (Prop_fdre_C_Q)         0.518     3.613 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.824     4.437    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X99Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.561 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.724    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X99Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.848 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.674     5.523    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.647 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14/O
                         net (fo=1, routed)           0.337     5.984    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.369    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.483    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.776 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.621     7.397    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.373     7.770 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.770    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.303 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.303    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.599 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.609     9.208    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X96Y44         LUT3 (Prop_lut3_I0_O)        0.332     9.540 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.540    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.073 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.550    10.919    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X97Y45         LUT3 (Prop_lut3_I0_O)        0.332    11.251 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.251    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.801    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.915    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.093 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.585    12.679    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X98Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.008 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.008    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.541 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.541    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.837 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.645    14.482    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X101Y46        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.270 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.270    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.562 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.964    16.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X102Y45        LUT3 (Prop_lut3_I0_O)        0.329    16.855 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.855    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.505 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.505    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.757    18.440    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X103Y44        LUT2 (Prop_lut2_I1_O)        0.332    18.772 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.772    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.322    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.436    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.753    20.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X104Y44        LUT2 (Prop_lut2_I1_O)        0.329    20.696 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.696    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.229    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.525 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.838    22.363    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X101Y43        LUT2 (Prop_lut2_I1_O)        0.332    22.695 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.695    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.245 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.245    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.359 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.359    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.537 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.805    24.343    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X100Y48        LUT3 (Prop_lut3_I0_O)        0.329    24.672 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8/O
                         net (fo=1, routed)           0.000    24.672    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.205 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.205    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.759    26.143    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X99Y47         LUT2 (Prop_lut2_I1_O)        0.332    26.475 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.475    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.139 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.139    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.317 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.787    28.103    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.329    28.432 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.432    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.965 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.965    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X102Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.082 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.001    29.083    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X102Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.262 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.000    29.262    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X102Y50        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.610    12.789    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X102Y50        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/C
                         clock pessimism              0.115    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X102Y50        FDRE (Setup_fdre_C_D)        0.066    12.816    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -29.262    
  -------------------------------------------------------------------
                         slack                                -16.446    

Slack (VIOLATED) :        -14.382ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.221ns  (logic 14.336ns (59.187%)  route 9.886ns (40.813%))
  Logic Levels:           48  (CARRY4=35 LUT2=5 LUT3=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.801     3.095    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X100Y42        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDRE (Prop_fdre_C_Q)         0.518     3.613 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.824     4.437    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X99Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.561 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.724    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X99Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.848 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.674     5.523    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.647 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14/O
                         net (fo=1, routed)           0.337     5.984    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.369    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.483    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.776 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.621     7.397    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.373     7.770 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.770    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.303 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.303    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.599 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.609     9.208    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X96Y44         LUT3 (Prop_lut3_I0_O)        0.332     9.540 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.540    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.073 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.550    10.919    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X97Y45         LUT3 (Prop_lut3_I0_O)        0.332    11.251 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.251    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.801    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.915    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.093 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.585    12.679    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X98Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.008 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.008    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.541 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.541    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.837 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.645    14.482    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X101Y46        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.270 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.270    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.562 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.964    16.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X102Y45        LUT3 (Prop_lut3_I0_O)        0.329    16.855 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.855    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.505 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.505    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.757    18.440    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X103Y44        LUT2 (Prop_lut2_I1_O)        0.332    18.772 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.772    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.322    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.436    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.753    20.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X104Y44        LUT2 (Prop_lut2_I1_O)        0.329    20.696 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.696    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.229    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.525 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.838    22.363    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X101Y43        LUT2 (Prop_lut2_I1_O)        0.332    22.695 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.695    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.245 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.245    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.359 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.359    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.537 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.805    24.343    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X100Y48        LUT3 (Prop_lut3_I0_O)        0.329    24.672 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8/O
                         net (fo=1, routed)           0.000    24.672    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.205 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.205    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.759    26.143    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X99Y47         LUT2 (Prop_lut2_I1_O)        0.332    26.475 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.475    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.139 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.139    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.317 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.000    27.317    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X99Y49         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.626    12.806    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X99Y49         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/C
                         clock pessimism              0.267    13.072    
                         clock uncertainty           -0.154    12.918    
    SLICE_X99Y49         FDRE (Setup_fdre_C_D)        0.017    12.935    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -27.316    
  -------------------------------------------------------------------
                         slack                                -14.382    

Slack (VIOLATED) :        -12.400ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.289ns  (logic 13.162ns (59.052%)  route 9.127ns (40.948%))
  Logic Levels:           44  (CARRY4=32 LUT2=4 LUT3=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.801     3.095    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X100Y42        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDRE (Prop_fdre_C_Q)         0.518     3.613 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.824     4.437    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X99Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.561 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.724    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X99Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.848 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.674     5.523    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.647 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14/O
                         net (fo=1, routed)           0.337     5.984    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.369    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.483    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.776 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.621     7.397    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.373     7.770 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.770    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.303 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.303    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.599 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.609     9.208    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X96Y44         LUT3 (Prop_lut3_I0_O)        0.332     9.540 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.540    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.073 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.550    10.919    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X97Y45         LUT3 (Prop_lut3_I0_O)        0.332    11.251 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.251    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.801    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.915    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.093 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.585    12.679    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X98Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.008 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.008    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.541 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.541    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.837 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.645    14.482    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X101Y46        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.270 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.270    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.562 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.964    16.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X102Y45        LUT3 (Prop_lut3_I0_O)        0.329    16.855 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.855    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.505 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.505    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.757    18.440    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X103Y44        LUT2 (Prop_lut2_I1_O)        0.332    18.772 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.772    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.322    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.436    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.753    20.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X104Y44        LUT2 (Prop_lut2_I1_O)        0.329    20.696 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.696    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.229    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.525 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.838    22.363    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X101Y43        LUT2 (Prop_lut2_I1_O)        0.332    22.695 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.695    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.245 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.245    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.359 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.359    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.537 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.805    24.343    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X100Y48        LUT3 (Prop_lut3_I0_O)        0.329    24.672 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8/O
                         net (fo=1, routed)           0.000    24.672    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.205 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.205    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.000    25.384    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X100Y49        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.626    12.806    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X100Y49        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/C
                         clock pessimism              0.267    13.072    
                         clock uncertainty           -0.154    12.918    
    SLICE_X100Y49        FDRE (Setup_fdre_C_D)        0.066    12.984    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                         -25.384    
  -------------------------------------------------------------------
                         slack                                -12.400    

Slack (VIOLATED) :        -10.604ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.442ns  (logic 12.121ns (59.293%)  route 8.321ns (40.707%))
  Logic Levels:           41  (CARRY4=30 LUT2=4 LUT3=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.801     3.095    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X100Y42        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDRE (Prop_fdre_C_Q)         0.518     3.613 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.824     4.437    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X99Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.561 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.724    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X99Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.848 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.674     5.523    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.647 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14/O
                         net (fo=1, routed)           0.337     5.984    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.369    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.483    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.776 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.621     7.397    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.373     7.770 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.770    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.303 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.303    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.599 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.609     9.208    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X96Y44         LUT3 (Prop_lut3_I0_O)        0.332     9.540 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.540    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.073 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.550    10.919    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X97Y45         LUT3 (Prop_lut3_I0_O)        0.332    11.251 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.251    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.801    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.915    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.093 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.585    12.679    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X98Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.008 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.008    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.541 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.541    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.837 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.645    14.482    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X101Y46        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.270 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.270    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.562 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.964    16.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X102Y45        LUT3 (Prop_lut3_I0_O)        0.329    16.855 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.855    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.505 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.505    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.757    18.440    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X103Y44        LUT2 (Prop_lut2_I1_O)        0.332    18.772 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.772    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.322    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.436    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.753    20.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X104Y44        LUT2 (Prop_lut2_I1_O)        0.329    20.696 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.696    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.229    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.525 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.838    22.363    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X101Y43        LUT2 (Prop_lut2_I1_O)        0.332    22.695 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.695    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.245 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.245    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X101Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.359 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.359    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.537 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.000    23.537    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X101Y45        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.625    12.804    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X101Y45        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/C
                         clock pessimism              0.267    13.071    
                         clock uncertainty           -0.154    12.917    
    SLICE_X101Y45        FDRE (Setup_fdre_C_D)        0.017    12.934    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -23.537    
  -------------------------------------------------------------------
                         slack                                -10.604    

Slack (VIOLATED) :        -8.578ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.430ns  (logic 10.947ns (59.398%)  route 7.483ns (40.602%))
  Logic Levels:           37  (CARRY4=27 LUT2=3 LUT3=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.801     3.095    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X100Y42        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDRE (Prop_fdre_C_Q)         0.518     3.613 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.824     4.437    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X99Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.561 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.724    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X99Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.848 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.674     5.523    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.647 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14/O
                         net (fo=1, routed)           0.337     5.984    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.369    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.483    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.776 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.621     7.397    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.373     7.770 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.770    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.303 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.303    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.599 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.609     9.208    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X96Y44         LUT3 (Prop_lut3_I0_O)        0.332     9.540 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.540    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.073 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.550    10.919    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X97Y45         LUT3 (Prop_lut3_I0_O)        0.332    11.251 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.251    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.801    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.915    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.093 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.585    12.679    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X98Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.008 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.008    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.541 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.541    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.837 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.645    14.482    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X101Y46        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.270 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.270    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.562 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.964    16.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X102Y45        LUT3 (Prop_lut3_I0_O)        0.329    16.855 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.855    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.505 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.505    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.757    18.440    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X103Y44        LUT2 (Prop_lut2_I1_O)        0.332    18.772 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.772    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.322    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.436    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.753    20.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X104Y44        LUT2 (Prop_lut2_I1_O)        0.329    20.696 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.696    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.229    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.346 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.346    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.525 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.000    21.525    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X104Y46        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.626    12.806    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X104Y46        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/C
                         clock pessimism              0.230    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X104Y46        FDRE (Setup_fdre_C_D)        0.066    12.947    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -21.525    
  -------------------------------------------------------------------
                         slack                                 -8.578    

Slack (VIOLATED) :        -6.717ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.519ns  (logic 9.789ns (59.258%)  route 6.730ns (40.742%))
  Logic Levels:           33  (CARRY4=24 LUT2=2 LUT3=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.801     3.095    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X100Y42        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDRE (Prop_fdre_C_Q)         0.518     3.613 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.824     4.437    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X99Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.561 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.724    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X99Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.848 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.674     5.523    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.647 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14/O
                         net (fo=1, routed)           0.337     5.984    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_14_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.369    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.483    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.776 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.621     7.397    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X98Y43         LUT3 (Prop_lut3_I0_O)        0.373     7.770 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.770    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X98Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.303 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.303    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.599 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.609     9.208    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X96Y44         LUT3 (Prop_lut3_I0_O)        0.332     9.540 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.540    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X96Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.073 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.369 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.550    10.919    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X97Y45         LUT3 (Prop_lut3_I0_O)        0.332    11.251 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.251    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.801    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.915    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.093 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.585    12.679    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X98Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.008 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.008    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.541 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.541    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.837 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.645    14.482    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X101Y46        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.270 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.270    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.384 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.562 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.964    16.526    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X102Y45        LUT3 (Prop_lut3_I0_O)        0.329    16.855 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.855    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.388 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.388    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.505 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.505    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.757    18.440    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X103Y44        LUT2 (Prop_lut2_I1_O)        0.332    18.772 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.772    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X103Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.322    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.436    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.000    19.614    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X103Y46        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.625    12.804    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X103Y46        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]/C
                         clock pessimism              0.230    13.034    
                         clock uncertainty           -0.154    12.880    
    SLICE_X103Y46        FDRE (Setup_fdre_C_D)        0.017    12.897    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -19.614    
  -------------------------------------------------------------------
                         slack                                 -6.717    

Slack (VIOLATED) :        -6.662ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.323ns  (logic 2.855ns (17.490%)  route 13.468ns (82.510%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 12.778 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.826     3.120    system_i/SketchIP_1080p_0/inst/IC/lB3/axi_clk
    SLICE_X37Y123        FDRE                                         r  system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/Q
                         net (fo=623, routed)         3.438     7.014    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_192_255_3_5/ADDRA0
    SLICE_X26Y105        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.138 f  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.915     8.053    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_192_255_3_5_n_0
    SLICE_X31Y106        LUT6 (Prop_lut6_I0_O)        0.124     8.177 f  system_i/SketchIP_1080p_0/inst/IC/lB3/stage1_data[2][6]_i_96/O
                         net (fo=1, routed)           0.000     8.177    system_i/SketchIP_1080p_0/inst/IC/lB3/stage1_data[2][6]_i_96_n_0
    SLICE_X31Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     8.389 f  system_i/SketchIP_1080p_0/inst/IC/lB3/stage1_data_reg[2][6]_i_30/O
                         net (fo=1, routed)           1.383     9.772    system_i/SketchIP_1080p_0/inst/IC/lB3/stage1_data_reg[2][6]_i_30_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.299    10.071 f  system_i/SketchIP_1080p_0/inst/IC/lB3/stage1_data[2][6]_i_11/O
                         net (fo=3, routed)           3.258    13.329    system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[10]_9
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.453 f  system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data[5][6]_i_3/O
                         net (fo=3, routed)           0.785    14.238    system_i/SketchIP_1080p_0/inst/IC/lB0/pixel_data[43]
    SLICE_X88Y65         LUT1 (Prop_lut1_I0_O)        0.124    14.362 r  system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data[5][2]_i_4/O
                         net (fo=1, routed)           0.000    14.362    system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data[5][2]_i_4_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.763 r  system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data_reg[5][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.763    system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data_reg[5][2]_i_3_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.076 r  system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data_reg[5][6]_i_2/O[3]
                         net (fo=6, routed)           1.268    16.344    system_i/SketchIP_1080p_0/inst/conv1/currentRdLineBuffer_reg[1]_18[3]
    SLICE_X91Y67         LUT6 (Prop_lut6_I0_O)        0.306    16.650 r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data[5][5]_i_1/O
                         net (fo=6, routed)           0.675    17.324    system_i/SketchIP_1080p_0/inst/conv1/stage1_data[5][5]_i_1_n_0
    SLICE_X91Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.448 r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data[5][3]_i_1/O
                         net (fo=4, routed)           0.759    18.208    system_i/SketchIP_1080p_0/inst/conv1/stage1_data[5][3]_i_1_n_0
    SLICE_X95Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.332 r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data[5][1]_i_1/O
                         net (fo=2, routed)           0.988    19.319    system_i/SketchIP_1080p_0/inst/conv1/stage1_data[5][1]_i_1_n_0
    SLICE_X91Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.443 r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data[5][0]_i_1/O
                         net (fo=1, routed)           0.000    19.443    system_i/SketchIP_1080p_0/inst/conv1/stage1_data[5][0]_i_1_n_0
    SLICE_X91Y65         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.599    12.778    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X91Y65         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][0]/C
                         clock pessimism              0.129    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X91Y65         FDRE (Setup_fdre_C_D)        0.029    12.782    system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][0]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -19.443    
  -------------------------------------------------------------------
                         slack                                 -6.662    

Slack (VIOLATED) :        -6.421ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.265ns  (logic 3.300ns (20.289%)  route 12.965ns (79.711%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 12.771 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.640     2.934    system_i/SketchIP_1080p_0/inst/IC/lB1/axi_clk
    SLICE_X43Y68         FDRE                                         r  system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/Q
                         net (fo=621, routed)         1.066     4.456    system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg__0[0]
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.124     4.580 r  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_0_63_3_5_i_5__2/O
                         net (fo=151, routed)         3.268     7.848    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_960_1023_3_5/ADDRC1
    SLICE_X54Y49         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.972 r  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_960_1023_3_5/RAMC/O
                         net (fo=1, routed)           1.024     8.996    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_960_1023_3_5_n_2
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.120 r  system_i/SketchIP_1080p_0/inst/IC/lB1/stage1_data[4][8]_i_216/O
                         net (fo=1, routed)           1.155    10.276    system_i/SketchIP_1080p_0/inst/IC/lB1/stage1_data[4][8]_i_216_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.400 r  system_i/SketchIP_1080p_0/inst/IC/lB1/stage1_data[4][8]_i_80/O
                         net (fo=1, routed)           0.000    10.400    system_i/SketchIP_1080p_0/inst/IC/lB1/stage1_data[4][8]_i_80_n_0
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.245    10.645 r  system_i/SketchIP_1080p_0/inst/IC/lB1/stage1_data_reg[4][8]_i_37/O
                         net (fo=1, routed)           0.000    10.645    system_i/SketchIP_1080p_0/inst/IC/lB1/stage1_data_reg[4][8]_i_37_n_0
    SLICE_X51Y59         MUXF8 (Prop_muxf8_I0_O)      0.104    10.749 r  system_i/SketchIP_1080p_0/inst/IC/lB1/stage1_data_reg[4][8]_i_17/O
                         net (fo=3, routed)           2.751    13.500    system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[0]_17
    SLICE_X87Y80         LUT6 (Prop_lut6_I5_O)        0.316    13.816 r  system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data[4][8]_i_4/O
                         net (fo=3, routed)           0.807    14.623    system_i/SketchIP_1080p_0/inst/IC/lB0/pixel_data[37]
    SLICE_X89Y74         LUT2 (Prop_lut2_I1_O)        0.124    14.747 r  system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data[4][6]_i_9/O
                         net (fo=1, routed)           0.000    14.747    system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data[4][6]_i_9_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.297 r  system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data_reg[4][6]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.306    system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data_reg[4][6]_i_2_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.640 r  system_i/SketchIP_1080p_0/inst/IC/lB0/stage1_data_reg[4][8]_i_2/O[1]
                         net (fo=7, routed)           0.884    16.524    system_i/SketchIP_1080p_0/inst/conv1/p_0_out[8]
    SLICE_X88Y73         LUT6 (Prop_lut6_I2_O)        0.303    16.827 r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data[4][5]_i_1/O
                         net (fo=6, routed)           0.806    17.633    system_i/SketchIP_1080p_0/inst/conv1/p_0_in[5]
    SLICE_X89Y72         LUT6 (Prop_lut6_I0_O)        0.124    17.757 r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data[4][3]_i_1/O
                         net (fo=4, routed)           0.421    18.178    system_i/SketchIP_1080p_0/inst/conv1/p_0_in[3]
    SLICE_X91Y72         LUT3 (Prop_lut3_I2_O)        0.124    18.302 r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data[4][0]_i_2/O
                         net (fo=1, routed)           0.773    19.075    system_i/SketchIP_1080p_0/inst/conv1/stage1_data[4][0]_i_2_n_0
    SLICE_X93Y72         LUT6 (Prop_lut6_I4_O)        0.124    19.199 r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data[4][0]_i_1/O
                         net (fo=1, routed)           0.000    19.199    system_i/SketchIP_1080p_0/inst/conv1/p_0_in[0]
    SLICE_X93Y72         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.592    12.771    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X93Y72         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][0]/C
                         clock pessimism              0.129    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X93Y72         FDRE (Setup_fdre_C_D)        0.032    12.778    system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][0]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                 -6.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1073]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1073]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (59.991%)  route 0.151ns (40.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.580     0.916    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X60Y50         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1073]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1073]/Q
                         net (fo=1, routed)           0.151     1.195    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg_n_0_[1073]
    SLICE_X60Y49         LUT4 (Prop_lut4_I0_O)        0.099     1.294 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1073]_i_1/O
                         net (fo=1, routed)           0.000     1.294    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1073]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1073]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.854     1.220    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X60Y49         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1073]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.092     1.282    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1073]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.855%)  route 0.210ns (56.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.585     0.921    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X66Y46         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]/Q
                         net (fo=1, routed)           0.210     1.294    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[11]
    SLICE_X66Y50         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.849     1.215    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X66Y50         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.085     1.270    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.848%)  route 0.232ns (62.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.580     0.916    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X67Y51         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/Q
                         net (fo=1, routed)           0.232     1.288    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63][18]
    SLICE_X73Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.856     1.222    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X73Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/C
                         clock pessimism             -0.030     1.192    
    SLICE_X73Y49         FDRE (Hold_fdre_C_D)         0.070     1.262    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.345%)  route 0.199ns (51.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.586     0.922    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X65Y48         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/Q
                         net (fo=1, routed)           0.199     1.261    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axis_s2mm_sts_tdata_int[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.306 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1/O
                         net (fo=1, routed)           0.000     1.306    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/sts_received_i_reg_2[2]
    SLICE_X65Y50         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.849     1.215    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_lite_aclk
    SLICE_X65Y50         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.092     1.277    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.967%)  route 0.219ns (54.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.577     0.913    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X31Y50         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1091]/Q
                         net (fo=1, routed)           0.219     1.272    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1091]
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.317 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/m_vector_i[1091]_i_1/O
                         net (fo=1, routed)           0.000     1.317    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[27]
    SLICE_X31Y49         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.859     1.225    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X31Y49         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1091]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1091]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.587%)  route 0.305ns (68.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.557     0.893    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X53Y42         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/Q
                         net (fo=1, routed)           0.305     1.339    system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIB0
    SLICE_X36Y41         RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.828     1.194    system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X36Y41         RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
                         clock pessimism             -0.035     1.159    
    SLICE_X36Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.305    system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.525%)  route 0.216ns (60.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.580     0.916    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X67Y52         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[33]/Q
                         net (fo=1, routed)           0.216     1.272    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63][26]
    SLICE_X71Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.855     1.221    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X71Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/C
                         clock pessimism             -0.030     1.191    
    SLICE_X71Y49         FDRE (Hold_fdre_C_D)         0.047     1.238    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.582     0.918    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y45         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=103, routed)         0.218     1.277    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y45         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.850     1.216    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y45         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.931    
    SLICE_X54Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.240    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.582     0.918    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y45         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=103, routed)         0.218     1.277    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y45         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.850     1.216    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y45         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.285     0.931    
    SLICE_X54Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.240    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.582     0.918    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y45         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=103, routed)         0.218     1.277    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y45         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.850     1.216    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y45         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.285     0.931    
    SLICE_X54Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.240    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y14   system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y14   system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y7    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y7    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y16   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y16   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X86Y75   system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X86Y75   system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X86Y75   system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X86Y75   system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y103  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_704_767_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y103  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_704_767_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y103  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_704_767_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y103  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_704_767_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y124  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_512_575_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y124  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_512_575_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y88   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_384_447_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y88   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_384_447_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y88   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_384_447_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y88   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_384_447_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y102  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_576_639_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y102  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_576_639_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y102  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_576_639_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y132  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_320_383_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y132  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_320_383_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y60   system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_960_1023_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.378ns (23.343%)  route 4.525ns (76.657%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 8.294 - 6.734 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.666     1.669    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/aclk
    SLICE_X45Y49         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/Q
                         net (fo=19, routed)          1.545     3.670    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/USE_READ.USE_SPLIT_R.rd_cmd_valid
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.150     3.820 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/s_axi_rvalid_INST_0/O
                         net (fo=1, routed)           0.575     4.395    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X23Y47         LUT2 (Prop_lut2_I0_O)        0.328     4.723 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=46, routed)          1.534     6.257    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in3_in
    SLICE_X23Y21         LUT5 (Prop_lut5_I3_O)        0.118     6.375 f  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.full_r_inv_i_5/O
                         net (fo=1, routed)           0.871     7.246    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.full_r_inv_i_5_n_0
    SLICE_X24Y21         LUT6 (Prop_lut6_I3_O)        0.326     7.572 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.full_r_inv_i_1/O
                         net (fo=1, routed)           0.000     7.572    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r0
    SLICE_X24Y21         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.557     8.294    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X24Y21         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                         clock pessimism              0.115     8.409    
                         clock uncertainty           -0.114     8.295    
    SLICE_X24Y21         FDRE (Setup_fdre_C_D)        0.029     8.324    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.mesg_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.338ns (24.159%)  route 4.200ns (75.841%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 8.224 - 6.734 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.653     1.656    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/aclk
    SLICE_X44Y57         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.mesg_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.mesg_reg_reg[4]/Q
                         net (fo=2, routed)           0.822     2.897    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/Q[4]
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.299     3.196 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.586     3.783    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/gen_pipelined.mesg_reg_reg[4]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.907 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/s_axi_bvalid_INST_0/O
                         net (fo=1, routed)           0.595     4.502    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.626 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=20, routed)          0.986     5.612    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in3_in
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124     5.736 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_10/O
                         net (fo=1, routed)           0.635     6.371    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_10_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.495 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_4/O
                         net (fo=1, routed)           0.575     7.070    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.194 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.000     7.194    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r0
    SLICE_X41Y35         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.487     8.224    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X41Y35         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.000     8.224    
                         clock uncertainty           -0.114     8.110    
    SLICE_X41Y35         FDSE (Setup_fdse_C_D)        0.029     8.139    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.581ns (29.491%)  route 3.780ns (70.509%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 8.219 - 6.734 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.666     1.669    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/aclk
    SLICE_X45Y49         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     2.125 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/Q
                         net (fo=19, routed)          1.248     3.373    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/USE_READ.USE_SPLIT_R.rd_cmd_valid
    SLICE_X33Y49         LUT4 (Prop_lut4_I2_O)        0.152     3.525 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/gen_pipelined.mesg_reg[16]_i_3/O
                         net (fo=14, routed)          0.980     4.505    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_axi3.first_r_split_n
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.320     4.825 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_2__0/O
                         net (fo=6, routed)           0.906     5.731    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_2__0_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.321     6.052 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_3__0/O
                         net (fo=1, routed)           0.267     6.319    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_3__0_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I3_O)        0.332     6.651 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_1__2/O
                         net (fo=1, routed)           0.379     7.030    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr[4]_i_1__2_n_0
    SLICE_X45Y50         FDSE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.482     8.219    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/aclk
    SLICE_X45Y50         FDSE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_reg[4]/C
                         clock pessimism              0.000     8.219    
                         clock uncertainty           -0.114     8.104    
    SLICE_X45Y50         FDSE (Setup_fdse_C_D)       -0.081     8.023    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 1.381ns (25.095%)  route 4.122ns (74.905%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 8.292 - 6.734 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.666     1.669    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/aclk
    SLICE_X45Y49         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/Q
                         net (fo=19, routed)          1.545     3.670    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/USE_READ.USE_SPLIT_R.rd_cmd_valid
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.150     3.820 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/s_axi_rvalid_INST_0/O
                         net (fo=1, routed)           0.575     4.395    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X23Y47         LUT2 (Prop_lut2_I0_O)        0.328     4.723 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=46, routed)          1.596     6.319    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in3_in
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.120     6.439 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[5]_i_4/O
                         net (fo=1, routed)           0.407     6.845    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[5]_i_4_n_0
    SLICE_X25Y22         LUT4 (Prop_lut4_I0_O)        0.327     7.172 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[5]_i_2/O
                         net (fo=1, routed)           0.000     7.172    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[5]_i_2_n_0
    SLICE_X25Y22         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.555     8.292    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X25Y22         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[5]/C
                         clock pessimism              0.115     8.407    
                         clock uncertainty           -0.114     8.293    
    SLICE_X25Y22         FDRE (Setup_fdre_C_D)        0.032     8.325    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[5]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 1.509ns (27.678%)  route 3.943ns (72.322%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.306 - 6.734 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.666     1.669    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/aclk
    SLICE_X45Y49         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/Q
                         net (fo=19, routed)          1.545     3.670    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/USE_READ.USE_SPLIT_R.rd_cmd_valid
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.150     3.820 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/s_axi_rvalid_INST_0/O
                         net (fo=1, routed)           0.575     4.395    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X23Y47         LUT2 (Prop_lut2_I0_O)        0.328     4.723 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=46, routed)          0.892     5.615    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in3_in
    SLICE_X24Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.734 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_7/O
                         net (fo=2, routed)           0.298     6.032    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_7_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I2_O)        0.332     6.364 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_4/O
                         net (fo=1, routed)           0.633     6.997    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.121 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.000     7.121    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r0
    SLICE_X24Y45         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.569     8.306    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X24Y45         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.115     8.421    
                         clock uncertainty           -0.114     8.307    
    SLICE_X24Y45         FDSE (Setup_fdse_C_D)        0.029     8.336    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.828ns (17.971%)  route 3.779ns (82.029%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 8.343 - 6.734 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.716     1.719    system_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X67Y59         FDRE                                         r  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.456     2.175 f  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.657     3.832    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X91Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.956 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=56, routed)          1.022     4.978    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.102 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.572     5.675    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X96Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.799 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.528     6.326    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X96Y26         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.606     8.343    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X96Y26         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.000     8.343    
                         clock uncertainty           -0.114     8.229    
    SLICE_X96Y26         FDRE (Setup_fdre_C_R)       -0.524     7.705    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.828ns (17.971%)  route 3.779ns (82.029%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 8.343 - 6.734 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.716     1.719    system_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X67Y59         FDRE                                         r  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.456     2.175 f  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.657     3.832    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X91Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.956 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=56, routed)          1.022     4.978    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.102 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.572     5.675    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X96Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.799 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.528     6.326    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X96Y26         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.606     8.343    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X96Y26         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.000     8.343    
                         clock uncertainty           -0.114     8.229    
    SLICE_X96Y26         FDRE (Setup_fdre_C_R)       -0.524     7.705    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.828ns (17.971%)  route 3.779ns (82.029%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 8.343 - 6.734 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.716     1.719    system_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X67Y59         FDRE                                         r  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.456     2.175 f  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.657     3.832    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X91Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.956 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=56, routed)          1.022     4.978    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.102 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.572     5.675    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X96Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.799 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.528     6.326    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X96Y26         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.606     8.343    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X96Y26         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.000     8.343    
                         clock uncertainty           -0.114     8.229    
    SLICE_X96Y26         FDRE (Setup_fdre_C_R)       -0.524     7.705    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.828ns (17.971%)  route 3.779ns (82.029%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 8.343 - 6.734 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.716     1.719    system_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X67Y59         FDRE                                         r  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.456     2.175 f  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.657     3.832    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X91Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.956 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=56, routed)          1.022     4.978    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.102 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.572     5.675    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X96Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.799 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.528     6.326    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X96Y26         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.606     8.343    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X96Y26         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.000     8.343    
                         clock uncertainty           -0.114     8.229    
    SLICE_X96Y26         FDRE (Setup_fdre_C_R)       -0.524     7.705    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.828ns (17.985%)  route 3.776ns (82.015%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 8.344 - 6.734 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.716     1.719    system_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X67Y59         FDRE                                         r  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.456     2.175 f  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.657     3.832    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X91Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.956 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=56, routed)          1.022     4.978    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.102 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.572     5.675    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X96Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.799 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.524     6.323    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X96Y27         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        1.607     8.344    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X96Y27         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.000     8.344    
                         clock uncertainty           -0.114     8.230    
    SLICE_X96Y27         FDRE (Setup_fdre_C_R)       -0.524     7.706    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.443%)  route 0.208ns (59.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.561     0.563    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X39Y49         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/Q
                         net (fo=1, routed)           0.208     0.911    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_arcache[0]
    SLICE_X38Y50         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.827     0.829    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X38Y50         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[0]/C
                         clock pessimism              0.000     0.829    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.064     0.893    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.593     0.595    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.157     0.893    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD3
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.862     0.864    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X20Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.848    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.593     0.595    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.157     0.893    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD3
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.862     0.864    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X20Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.848    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.593     0.595    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.157     0.893    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD3
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.862     0.864    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X20Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.848    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.593     0.595    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.157     0.893    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD3
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.862     0.864    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X20Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.848    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.593     0.595    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.157     0.893    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD3
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.862     0.864    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X20Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.848    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.593     0.595    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.157     0.893    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD3
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.862     0.864    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X20Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.848    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.593     0.595    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.157     0.893    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD3
    SLICE_X20Y44         RAMS32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.862     0.864    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y44         RAMS32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X20Y44         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.848    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.593     0.595    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.157     0.893    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD3
    SLICE_X20Y44         RAMS32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.862     0.864    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y44         RAMS32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X20Y44         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.848    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.771%)  route 0.294ns (64.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.552     0.554    system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X50Y34         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1092]/Q
                         net (fo=1, routed)           0.294     1.012    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIB0
    SLICE_X42Y37         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4481, routed)        0.823     0.825    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X42Y37         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
                         clock pessimism             -0.005     0.820    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.966    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X4Y4      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X4Y5      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.734       3.790      RAMB36_X4Y5      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y5      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y5      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X3Y12     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X3Y12     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y4      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X22Y40     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X22Y40     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X22Y40     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X22Y40     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X22Y40     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X22Y40     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X22Y40     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X22Y40     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X22Y41     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X22Y41     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X42Y36     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X42Y36     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X42Y36     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X42Y36     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X42Y36     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X42Y36     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X42Y36     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X42Y36     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X42Y36     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X42Y36     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.139ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.490ns  (logic 0.456ns (30.597%)  route 1.034ns (69.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.034     1.490    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X55Y50         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.236%)  route 1.004ns (68.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.004     1.460    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X46Y26         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)       -0.054     6.680    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.387ns  (logic 0.456ns (32.876%)  route 0.931ns (67.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.931     1.387    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X43Y28         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.340ns  (logic 0.518ns (38.667%)  route 0.822ns (61.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.822     1.340    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X44Y36         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X44Y36         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.256%)  route 0.737ns (63.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.737     1.156    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X44Y28         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)       -0.268     6.466    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.466    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.331ns  (logic 0.456ns (34.255%)  route 0.875ns (65.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.875     1.331    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X20Y22         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X20Y22         FDRE (Setup_fdre_C_D)       -0.058     6.676    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.676    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.273ns  (logic 0.456ns (35.816%)  route 0.817ns (64.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.817     1.273    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X29Y53         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.086ns  (logic 0.419ns (38.574%)  route 0.667ns (61.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.667     1.086    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X55Y50         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)       -0.266     6.468    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.468    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.108ns  (logic 0.419ns (37.820%)  route 0.689ns (62.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.689     1.108    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X32Y52         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)       -0.222     6.512    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.952%)  route 0.778ns (63.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.778     1.234    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X30Y52         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X30Y52         FDRE (Setup_fdre_C_D)       -0.047     6.687    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                  5.453    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.410ns  (logic 0.456ns (32.333%)  route 0.954ns (67.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.954     1.410    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X31Y53         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  8.485    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.190ns  (logic 0.419ns (35.204%)  route 0.771ns (64.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.771     1.190    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X28Y52         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.360ns  (logic 0.456ns (33.537%)  route 0.904ns (66.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.904     1.360    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X51Y48         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y48         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.605ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.283%)  route 0.836ns (64.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.836     1.292    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X24Y43         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)       -0.103     9.897    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  8.605    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.306%)  route 0.800ns (63.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.800     1.256    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X45Y37         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.645ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.487%)  route 0.794ns (63.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.794     1.250    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X51Y49         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  8.645    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.248ns  (logic 0.456ns (36.544%)  route 0.792ns (63.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.792     1.248    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X44Y37         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)       -0.103     9.897    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.246ns  (logic 0.456ns (36.612%)  route 0.790ns (63.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.790     1.246    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X45Y34         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.191%)  route 0.629ns (56.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.629     1.107    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X21Y22         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y22         FDRE (Setup_fdre_C_D)       -0.232     9.768    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                  8.661    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.280ns  (logic 0.456ns (35.619%)  route 0.824ns (64.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.824     1.280    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X42Y33         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)       -0.054     9.946    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  8.666    





