# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# couldn't create error file for command: permission denied
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/Lab1 {C:/Users/carib/CST 231/Lab1/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:06 on Jan 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/Lab1" C:/Users/carib/CST 231/Lab1/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:58:06 on Jan 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/Lab1 {C:/Users/carib/CST 231/Lab1/Lab1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:06 on Jan 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/Lab1" C:/Users/carib/CST 231/Lab1/Lab1.v 
# -- Compiling module Lab1
# 
# Top level modules:
# 	Lab1
# End time: 20:58:06 on Jan 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/Lab1 {C:/Users/carib/CST 231/Lab1/segment_7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:07 on Jan 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/Lab1" C:/Users/carib/CST 231/Lab1/segment_7.v 
# -- Compiling module segment_7
# 
# Top level modules:
# 	segment_7
# End time: 20:58:07 on Jan 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Lab1
# vsim work.Lab1 
# Start time: 21:00:50 on Jan 11,2023
# Loading work.Lab1
# Loading work.adder
# Loading work.segment_7
add wave sim:/Lab1/*
force -freeze sim:/Lab1/a 0 0, 1 {12 ps} -r 25
noforce sim:/Lab1/a
force -freeze {sim:/Lab1/a[0]} 0 0, 1 {12 ps} -r 25
force -freeze {sim:/Lab1/a[1]} 0 0, 1 {25 ps} -r 50
force -freeze {sim:/Lab1/a[2]} 0 0, 1 {50 ps} -r 100
force -freeze {sim:/Lab1/a[3]} 0 0, 1 {100 ps} -r 200
force -freeze {sim:/Lab1/b[0]} 0 0, 1 {200 ps} -r 400
force -freeze {sim:/Lab1/b[1]} 0 0, 1 {400 ps} -r 800
force -freeze {sim:/Lab1/b[2]} 0 0, 1 {800 ps} -r 1600
force -freeze {sim:/Lab1/b[3]} 0 0, 1 {1600 ps} -r 3200
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 21:59:37 on Jan 11,2023, Elapsed time: 0:58:47
# Errors: 0, Warnings: 0
