{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397746309635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397746309636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 09:51:49 2014 " "Processing started: Thu Apr 17 09:51:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397746309636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397746309636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397746309636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1397746310358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/dreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/dreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dreg-Behavioral " "Found design unit 1: Dreg-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/dreg.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/dreg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "../lab9_vga_vhdl_Spring2014/dreg.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/dreg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/psclksample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/psclksample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 psclk-Behavioral " "Found design unit 1: psclk-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311635 ""} { "Info" "ISGN_ENTITY_NAME" "1 psclk " "Found entity 1: psclk" {  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDiv-Behavioral " "Found design unit 1: clkDiv-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/clkDiv.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311641 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Found entity 1: clkDiv" {  } { { "../lab9_vga_vhdl_Spring2014/clkDiv.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/documents/github/ece385/lab9/hexdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jacob/documents/github/ece385/lab9/hexdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDriver-behavioral " "Found design unit 1: hexDriver-behavioral" {  } { { "../lab9/hexDriver.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9/hexDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311646 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDriver " "Found entity 1: hexDriver" {  } { { "../lab9/hexDriver.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9/hexDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/keyboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/keyboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/keymap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/keymap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyMap-Behavioral " "Found design unit 1: keyMap-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/keymap.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keymap.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311656 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyMap " "Found entity 1: keyMap" {  } { { "../lab9_vga_vhdl_Spring2014/keymap.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keymap.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/keycapt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/keycapt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyCapture-Behavioral " "Found design unit 1: keyCapture-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311662 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyCapture " "Found entity 1: keyCapture" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jacob/documents/github/ece385/lab9_vga_vhdl_spring2014/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-Behavioral " "Found design unit 1: vga_controller-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/VGA_controller.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/VGA_controller.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311668 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../lab9_vga_vhdl_Spring2014/VGA_controller.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/VGA_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2048.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2048.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2048 " "Found entity 1: 2048" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameboardh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gameboardh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameBoardH-behavioral " "Found design unit 1: gameBoardH-behavioral" {  } { { "gameBoardH.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/gameBoardH.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311678 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameBoardH " "Found entity 1: gameBoardH" {  } { { "gameBoardH.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/gameBoardH.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newtile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newtile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 newTile-behavioral " "Found design unit 1: newTile-behavioral" {  } { { "newTile.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/newTile.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311683 ""} { "Info" "ISGN_ENTITY_NAME" "1 newTile " "Found entity 1: newTile" {  } { { "newTile.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/newTile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyInterface-behavioral " "Found design unit 1: keyInterface-behavioral" {  } { { "keyInterface.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/keyInterface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311688 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyInterface " "Found entity 1: keyInterface" {  } { { "keyInterface.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/keyInterface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameLogic-behavioral " "Found design unit 1: gameLogic-behavioral" {  } { { "gameLogic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/gameLogic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311694 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameLogic " "Found entity 1: gameLogic" {  } { { "gameLogic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/gameLogic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameboard1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gameboard1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GameBoard1-Behavioral " "Found design unit 1: GameBoard1-Behavioral" {  } { { "GameBoard1.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/GameBoard1.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311699 ""} { "Info" "ISGN_ENTITY_NAME" "1 GameBoard1 " "Found entity 1: GameBoard1" {  } { { "GameBoard1.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/GameBoard1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tiles-Behavioral " "Found design unit 1: Tiles-Behavioral" {  } { { "Tiles.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/Tiles.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311705 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tiles " "Found entity 1: Tiles" {  } { { "Tiles.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/Tiles.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Color_Mapper-Behavioral " "Found design unit 1: Color_Mapper-Behavioral" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/Color_Mapper.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/Color_Mapper.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311710 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_Controller.vhd " "Can't analyze file -- file VGA_Controller.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1397746311719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameboardarray.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gameboardarray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_board_array " "Found design unit 1: game_board_array" {  } { { "gameboardarray.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/gameboardarray.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controllerz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controllerz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controllerz-Behavioral " "Found design unit 1: vga_controllerz-Behavioral" {  } { { "VGA_Controllerz.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/VGA_Controllerz.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311730 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controllerz " "Found entity 1: vga_controllerz" {  } { { "VGA_Controllerz.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/VGA_Controllerz.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397746311730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397746311730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "2048 " "Elaborating entity \"2048\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397746311818 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "freeTiles\[15..0\] " "Pin \"freeTiles\[15..0\]\" is missing source" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1397746311820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameBoard1 GameBoard1:inst6 " "Elaborating entity \"GameBoard1\" for hierarchy \"GameBoard1:inst6\"" {  } { { "2048.bdf" "inst6" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 264 680 880 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311824 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "moveAck GameBoard1.vhd(26) " "VHDL Signal Declaration warning at GameBoard1.vhd(26): used implicit default value for signal \"moveAck\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GameBoard1.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/GameBoard1.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1397746311826 "|2048|GameBoard1:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controllerz GameBoard1:inst6\|vga_controllerz:vgaSync_instance " "Elaborating entity \"vga_controllerz\" for hierarchy \"GameBoard1:inst6\|vga_controllerz:vgaSync_instance\"" {  } { { "GameBoard1.vhd" "vgaSync_instance" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/GameBoard1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tiles GameBoard1:inst6\|Tiles:tiles_instance " "Elaborating entity \"Tiles\" for hierarchy \"GameBoard1:inst6\|Tiles:tiles_instance\"" {  } { { "GameBoard1.vhd" "tiles_instance" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/GameBoard1.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311835 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outboard Tiles.vhd(15) " "VHDL Signal Declaration warning at Tiles.vhd(15): used implicit default value for signal \"outboard\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Tiles.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/Tiles.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1397746311838 "|2048|GameBoard1:inst6|Tiles:tiles_instance"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outboard " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outboard\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1397746311838 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outboard " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outboard\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1397746311838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper GameBoard1:inst6\|Color_Mapper:color_instance " "Elaborating entity \"Color_Mapper\" for hierarchy \"GameBoard1:inst6\|Color_Mapper:color_instance\"" {  } { { "GameBoard1.vhd" "color_instance" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/GameBoard1.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311841 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Tile_on Color_Mapper.vhd(19) " "VHDL Signal Declaration warning at Color_Mapper.vhd(19): used explicit default value for signal \"Tile_on\" because signal was never assigned a value" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/2048/Color_Mapper.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1397746311845 "|2048|GameBoard1:inst6|Color_Mapper:color_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst\"" {  } { { "2048.bdf" "inst" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 152 200 376 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyMap keyboard:inst\|keyMap:inst3 " "Elaborating entity \"keyMap\" for hierarchy \"keyboard:inst\|keyMap:inst3\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "inst3" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 56 1040 1232 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311879 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key keymap.vhd(28) " "VHDL Process Statement warning at keymap.vhd(28): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab9_vga_vhdl_Spring2014/keymap.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keymap.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397746311882 "|2048|keyboard:inst|keyMap:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv keyboard:inst\|clkDiv:inst " "Elaborating entity \"clkDiv\" for hierarchy \"keyboard:inst\|clkDiv:inst\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "inst" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 136 320 472 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyCapture keyboard:inst\|keyCapture:ins3t " "Elaborating entity \"keyCapture\" for hierarchy \"keyboard:inst\|keyCapture:ins3t\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "ins3t" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 104 792 984 216 "ins3t" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311890 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keyReady keyCapt.vhd(18) " "VHDL Process Statement warning at keyCapt.vhd(18): inferring latch(es) for signal or variable \"keyReady\", which holds its previous value in one or more paths through the process" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397746311892 "|2048|keyboard:inst|keyCapture:ins3t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyReady keyCapt.vhd(18) " "Inferred latch for \"keyReady\" at keyCapt.vhd(18)" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397746311893 "|2048|keyboard:inst|keyCapture:ins3t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psclk keyboard:inst\|psclk:inst2 " "Elaborating entity \"psclk\" for hierarchy \"keyboard:inst\|psclk:inst2\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "inst2" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 120 560 720 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:inst\|psclk:inst2\|Dreg:reg1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:inst\|psclk:inst2\|Dreg:reg1\"" {  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "reg1" { Text "C:/Users/Jacob/Documents/GitHub/ECE385/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDriver hexDriver:inst3 " "Elaborating entity \"hexDriver\" for hierarchy \"hexDriver:inst3\"" {  } { { "2048.bdf" "inst3" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 600 528 720 680 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397746311909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 360 984 1160 376 "sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[9\] GND " "Pin \"Blue\[9\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 320 984 1160 336 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Blue[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[8\] GND " "Pin \"Blue\[8\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 320 984 1160 336 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Blue[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[7\] GND " "Pin \"Blue\[7\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 320 984 1160 336 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[3\] VCC " "Pin \"Blue\[3\]\" is stuck at VCC" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 320 984 1160 336 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[2\] GND " "Pin \"Blue\[2\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 320 984 1160 336 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[1\] GND " "Pin \"Blue\[1\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 320 984 1160 336 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[0\] GND " "Pin \"Blue\[0\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 320 984 1160 336 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[15\] GND " "Pin \"freeTiles\[15\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[14\] GND " "Pin \"freeTiles\[14\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[13\] GND " "Pin \"freeTiles\[13\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[12\] GND " "Pin \"freeTiles\[12\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[11\] GND " "Pin \"freeTiles\[11\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[10\] GND " "Pin \"freeTiles\[10\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[9\] GND " "Pin \"freeTiles\[9\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[8\] GND " "Pin \"freeTiles\[8\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[7\] GND " "Pin \"freeTiles\[7\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[6\] GND " "Pin \"freeTiles\[6\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[5\] GND " "Pin \"freeTiles\[5\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[4\] GND " "Pin \"freeTiles\[4\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[3\] GND " "Pin \"freeTiles\[3\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[2\] GND " "Pin \"freeTiles\[2\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[1\] GND " "Pin \"freeTiles\[1\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[0\] GND " "Pin \"freeTiles\[0\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|freeTiles[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[9\] GND " "Pin \"Green\[9\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 304 984 1160 320 "Green\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Green[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Red\[9\] GND " "Pin \"Red\[9\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 288 984 1160 304 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Red\[4\] VCC " "Pin \"Red\[4\]\" is stuck at VCC" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 288 984 1160 304 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Red\[3\] GND " "Pin \"Red\[3\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 288 984 1160 304 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Red\[2\] GND " "Pin \"Red\[2\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 288 984 1160 304 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Red\[1\] GND " "Pin \"Red\[1\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 288 984 1160 304 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Red\[0\] GND " "Pin \"Red\[0\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "C:/Users/Jacob/Documents/GitHub/ECE385/2048/2048.bdf" { { 288 984 1160 304 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397746313082 "|2048|Red[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1397746313082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1397746313252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1397746313605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397746313605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397746313932 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397746313932 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397746313932 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397746313932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397746314011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 09:51:54 2014 " "Processing ended: Thu Apr 17 09:51:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397746314011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397746314011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397746314011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397746314011 ""}
