// Seed: 1589884882
module module_0 (
    input tri  id_0,
    input wand id_1,
    input wire id_2
);
  wire id_4;
  id_5 :
  assert property (@(negedge 1) (1 * 1))
  else;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output logic id_3,
    input wire id_4,
    output wire id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri id_12,
    output tri id_13,
    input uwire id_14,
    input uwire id_15,
    output wire id_16,
    output wand id_17,
    output supply0 id_18,
    input wand id_19,
    output tri id_20,
    inout tri1 id_21
    , id_24,
    input supply1 id_22
);
  module_0(
      id_7, id_4, id_15
  );
  assign id_2 = -1;
  always #1
    if (1 && 1 || id_11) begin
      id_2 = 1;
      id_3 <= id_24;
    end else {id_0, 1} = id_15;
  wire id_25;
endmodule
