
blinker.elf:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000080000 <_start>:
   80000:	94000002 	bl	80008 <notmain>

0000000000080004 <hang>:
   80004:	14000000 	b	80004 <hang>

0000000000080008 <notmain>:
   80008:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   8000c:	528001e0 	mov	w0, #0xf                   	// #15
   80010:	910003fd 	mov	x29, sp
   80014:	94000045 	bl	80128 <gpio_set_output>
   80018:	528001c0 	mov	w0, #0xe                   	// #14
   8001c:	94000043 	bl	80128 <gpio_set_output>
   80020:	52800021 	mov	w1, #0x1                   	// #1
   80024:	528001c0 	mov	w0, #0xe                   	// #14
   80028:	94000056 	bl	80180 <gpio_write>
   8002c:	52800021 	mov	w1, #0x1                   	// #1
   80030:	528001e0 	mov	w0, #0xf                   	// #15
   80034:	94000053 	bl	80180 <gpio_write>
   80038:	14000000 	b	80038 <notmain+0x30>
   8003c:	00000000 	.inst	0x00000000 ; undefined

0000000000080040 <gpio_init>:
   80040:	52800020 	mov	w0, #0x1                   	// #1
   80044:	d65f03c0 	ret

0000000000080048 <put_in_register>:
   80048:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
   8004c:	910003fd 	mov	x29, sp
   80050:	a90153f3 	stp	x19, x20, [sp, #16]
   80054:	53057c33 	lsr	w19, w1, #5
   80058:	f90013f5 	str	x21, [sp, #32]
   8005c:	12001034 	and	w20, w1, #0x1f
   80060:	2a0203f5 	mov	w21, w2
   80064:	0b130813 	add	w19, w0, w19, lsl #2
   80068:	2a1303e0 	mov	w0, w19
   8006c:	94000123 	bl	804f8 <GET32>
   80070:	1ad422b4 	lsl	w20, w21, w20
   80074:	f94013f5 	ldr	x21, [sp, #32]
   80078:	2a000281 	orr	w1, w20, w0
   8007c:	2a1303e0 	mov	w0, w19
   80080:	a94153f3 	ldp	x19, x20, [sp, #16]
   80084:	a8c37bfd 	ldp	x29, x30, [sp], #48
   80088:	14000118 	b	804e8 <PUT32>
   8008c:	d503201f 	nop

0000000000080090 <gpio_set_function>:
   80090:	7100d41f 	cmp	w0, #0x35
   80094:	7a479822 	ccmp	w1, #0x7, #0x2, ls  // ls = plast
   80098:	540003e8 	b.hi	80114 <gpio_set_function+0x84>  // b.pmore
   8009c:	529999a2 	mov	w2, #0xcccd                	// #52429
   800a0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
   800a4:	72b99982 	movk	w2, #0xcccc, lsl #16
   800a8:	910003fd 	mov	x29, sp
   800ac:	9ba27c02 	umull	x2, w0, w2
   800b0:	a90153f3 	stp	x19, x20, [sp, #16]
   800b4:	a9025bf5 	stp	x21, x22, [sp, #32]
   800b8:	52a1f915 	mov	w21, #0xfc80000             	// #264765440
   800bc:	2a0003f6 	mov	w22, w0
   800c0:	2a0103f4 	mov	w20, w1
   800c4:	d363fc53 	lsr	x19, x2, #35
   800c8:	0b150275 	add	w21, w19, w21
   800cc:	0b130a73 	add	w19, w19, w19, lsl #2
   800d0:	531e76b5 	lsl	w21, w21, #2
   800d4:	4b1306d3 	sub	w19, w22, w19, lsl #1
   800d8:	2a1503e0 	mov	w0, w21
   800dc:	94000107 	bl	804f8 <GET32>
   800e0:	0b130673 	add	w19, w19, w19, lsl #1
   800e4:	528000e2 	mov	w2, #0x7                   	// #7
   800e8:	1ad32042 	lsl	w2, w2, w19
   800ec:	0a220002 	bic	w2, w0, w2
   800f0:	1ad32281 	lsl	w1, w20, w19
   800f4:	2a1503e0 	mov	w0, w21
   800f8:	2a020021 	orr	w1, w1, w2
   800fc:	940000fb 	bl	804e8 <PUT32>
   80100:	52800020 	mov	w0, #0x1                   	// #1
   80104:	a94153f3 	ldp	x19, x20, [sp, #16]
   80108:	a9425bf5 	ldp	x21, x22, [sp, #32]
   8010c:	a8c37bfd 	ldp	x29, x30, [sp], #48
   80110:	d65f03c0 	ret
   80114:	12800000 	mov	w0, #0xffffffff            	// #-1
   80118:	d65f03c0 	ret
   8011c:	d503201f 	nop

0000000000080120 <gpio_set_input>:
   80120:	52800001 	mov	w1, #0x0                   	// #0
   80124:	17ffffdb 	b	80090 <gpio_set_function>

0000000000080128 <gpio_set_output>:
   80128:	52800021 	mov	w1, #0x1                   	// #1
   8012c:	17ffffd9 	b	80090 <gpio_set_function>

0000000000080130 <gpio_read>:
   80130:	7100d41f 	cmp	w0, #0x35
   80134:	54000208 	b.hi	80174 <gpio_read+0x44>  // b.pmore
   80138:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
   8013c:	910003fd 	mov	x29, sp
   80140:	f9000bf3 	str	x19, [sp, #16]
   80144:	2a0003f3 	mov	w19, w0
   80148:	528001a0 	mov	w0, #0xd                   	// #13
   8014c:	72a1f900 	movk	w0, #0xfc8, lsl #16
   80150:	0b531400 	add	w0, w0, w19, lsr #5
   80154:	12001273 	and	w19, w19, #0x1f
   80158:	531e7400 	lsl	w0, w0, #2
   8015c:	940000e7 	bl	804f8 <GET32>
   80160:	1ad32400 	lsr	w0, w0, w19
   80164:	f9400bf3 	ldr	x19, [sp, #16]
   80168:	12000000 	and	w0, w0, #0x1
   8016c:	a8c27bfd 	ldp	x29, x30, [sp], #32
   80170:	d65f03c0 	ret
   80174:	12800000 	mov	w0, #0xffffffff            	// #-1
   80178:	d65f03c0 	ret
   8017c:	d503201f 	nop

0000000000080180 <gpio_write>:
   80180:	7100d41f 	cmp	w0, #0x35
   80184:	540005c8 	b.hi	8023c <gpio_write+0xbc>  // b.pmore
   80188:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
   8018c:	529999a2 	mov	w2, #0xcccd                	// #52429
   80190:	72b99982 	movk	w2, #0xcccc, lsl #16
   80194:	910003fd 	mov	x29, sp
   80198:	a90153f3 	stp	x19, x20, [sp, #16]
   8019c:	2a0003f4 	mov	w20, w0
   801a0:	52a1f900 	mov	w0, #0xfc80000             	// #264765440
   801a4:	f90013f5 	str	x21, [sp, #32]
   801a8:	2a0103f5 	mov	w21, w1
   801ac:	9ba27e82 	umull	x2, w20, w2
   801b0:	d363fc53 	lsr	x19, x2, #35
   801b4:	0b000260 	add	w0, w19, w0
   801b8:	0b130a73 	add	w19, w19, w19, lsl #2
   801bc:	531e7400 	lsl	w0, w0, #2
   801c0:	940000ce 	bl	804f8 <GET32>
   801c4:	4b130693 	sub	w19, w20, w19, lsl #1
   801c8:	0b130673 	add	w19, w19, w19, lsl #1
   801cc:	1ad32413 	lsr	w19, w0, w19
   801d0:	12000a73 	and	w19, w19, #0x7
   801d4:	7100067f 	cmp	w19, #0x1
   801d8:	540002e1 	b.ne	80234 <gpio_write+0xb4>  // b.any
   801dc:	710006bf 	cmp	w21, #0x1
   801e0:	54000160 	b.eq	8020c <gpio_write+0x8c>  // b.none
   801e4:	52800500 	mov	w0, #0x28                  	// #40
   801e8:	2a1303e2 	mov	w2, w19
   801ec:	72a7e400 	movk	w0, #0x3f20, lsl #16
   801f0:	2a1403e1 	mov	w1, w20
   801f4:	97ffff95 	bl	80048 <put_in_register>
   801f8:	2a1303e0 	mov	w0, w19
   801fc:	a94153f3 	ldp	x19, x20, [sp, #16]
   80200:	f94013f5 	ldr	x21, [sp, #32]
   80204:	a8c37bfd 	ldp	x29, x30, [sp], #48
   80208:	d65f03c0 	ret
   8020c:	52800380 	mov	w0, #0x1c                  	// #28
   80210:	2a1503e2 	mov	w2, w21
   80214:	2a1403e1 	mov	w1, w20
   80218:	72a7e400 	movk	w0, #0x3f20, lsl #16
   8021c:	97ffff8b 	bl	80048 <put_in_register>
   80220:	2a1503e0 	mov	w0, w21
   80224:	f94013f5 	ldr	x21, [sp, #32]
   80228:	a94153f3 	ldp	x19, x20, [sp, #16]
   8022c:	a8c37bfd 	ldp	x29, x30, [sp], #48
   80230:	d65f03c0 	ret
   80234:	12800000 	mov	w0, #0xffffffff            	// #-1
   80238:	17fffff1 	b	801fc <gpio_write+0x7c>
   8023c:	12800000 	mov	w0, #0xffffffff            	// #-1
   80240:	d65f03c0 	ret
   80244:	d503201f 	nop

0000000000080248 <gpio_set_on>:
   80248:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   8024c:	2a0003e1 	mov	w1, w0
   80250:	52800380 	mov	w0, #0x1c                  	// #28
   80254:	52800022 	mov	w2, #0x1                   	// #1
   80258:	910003fd 	mov	x29, sp
   8025c:	72a7e400 	movk	w0, #0x3f20, lsl #16
   80260:	97ffff7a 	bl	80048 <put_in_register>
   80264:	52800020 	mov	w0, #0x1                   	// #1
   80268:	a8c17bfd 	ldp	x29, x30, [sp], #16
   8026c:	d65f03c0 	ret

0000000000080270 <gpio_set_off>:
   80270:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   80274:	2a0003e1 	mov	w1, w0
   80278:	52800500 	mov	w0, #0x28                  	// #40
   8027c:	52800022 	mov	w2, #0x1                   	// #1
   80280:	910003fd 	mov	x29, sp
   80284:	72a7e400 	movk	w0, #0x3f20, lsl #16
   80288:	97ffff70 	bl	80048 <put_in_register>
   8028c:	52800020 	mov	w0, #0x1                   	// #1
   80290:	a8c17bfd 	ldp	x29, x30, [sp], #16
   80294:	d65f03c0 	ret

0000000000080298 <gpio_set_pullupdownoff>:
   80298:	7100d41f 	cmp	w0, #0x35
   8029c:	54000408 	b.hi	8031c <gpio_set_pullupdownoff+0x84>  // b.pmore
   802a0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
   802a4:	910003fd 	mov	x29, sp
   802a8:	a90153f3 	stp	x19, x20, [sp, #16]
   802ac:	2a0003f3 	mov	w19, w0
   802b0:	52801280 	mov	w0, #0x94                  	// #148
   802b4:	52800034 	mov	w20, #0x1                   	// #1
   802b8:	72a7e400 	movk	w0, #0x3f20, lsl #16
   802bc:	9400008b 	bl	804e8 <PUT32>
   802c0:	528015e0 	mov	w0, #0xaf                  	// #175
   802c4:	94000096 	bl	8051c <CYCLE_DELAY>
   802c8:	528004c0 	mov	w0, #0x26                  	// #38
   802cc:	12001261 	and	w1, w19, #0x1f
   802d0:	72a1f900 	movk	w0, #0xfc8, lsl #16
   802d4:	0b531413 	add	w19, w0, w19, lsr #5
   802d8:	1ac12281 	lsl	w1, w20, w1
   802dc:	531e7673 	lsl	w19, w19, #2
   802e0:	2a1303e0 	mov	w0, w19
   802e4:	94000081 	bl	804e8 <PUT32>
   802e8:	528015e0 	mov	w0, #0xaf                  	// #175
   802ec:	9400008c 	bl	8051c <CYCLE_DELAY>
   802f0:	52801280 	mov	w0, #0x94                  	// #148
   802f4:	52800001 	mov	w1, #0x0                   	// #0
   802f8:	72a7e400 	movk	w0, #0x3f20, lsl #16
   802fc:	9400007b 	bl	804e8 <PUT32>
   80300:	2a1303e0 	mov	w0, w19
   80304:	52800001 	mov	w1, #0x0                   	// #0
   80308:	94000078 	bl	804e8 <PUT32>
   8030c:	2a1403e0 	mov	w0, w20
   80310:	a94153f3 	ldp	x19, x20, [sp, #16]
   80314:	a8c27bfd 	ldp	x29, x30, [sp], #32
   80318:	d65f03c0 	ret
   8031c:	12800000 	mov	w0, #0xffffffff            	// #-1
   80320:	d65f03c0 	ret
   80324:	d503201f 	nop

0000000000080328 <gpio_set_pullup>:
   80328:	52800041 	mov	w1, #0x2                   	// #2
   8032c:	17ffffdb 	b	80298 <gpio_set_pullupdownoff>

0000000000080330 <gpio_set_pulldown>:
   80330:	52800021 	mov	w1, #0x1                   	// #1
   80334:	17ffffd9 	b	80298 <gpio_set_pullupdownoff>

0000000000080338 <gpio_pud_off>:
   80338:	52800001 	mov	w1, #0x0                   	// #0
   8033c:	17ffffd7 	b	80298 <gpio_set_pullupdownoff>

0000000000080340 <gpio_event_rising_edge_sync>:
   80340:	7100d41f 	cmp	w0, #0x35
   80344:	54000168 	b.hi	80370 <gpio_event_rising_edge_sync+0x30>  // b.pmore
   80348:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   8034c:	2a0103e2 	mov	w2, w1
   80350:	2a0003e1 	mov	w1, w0
   80354:	52800980 	mov	w0, #0x4c                  	// #76
   80358:	910003fd 	mov	x29, sp
   8035c:	72a7e400 	movk	w0, #0x3f20, lsl #16
   80360:	97ffff3a 	bl	80048 <put_in_register>
   80364:	52800020 	mov	w0, #0x1                   	// #1
   80368:	a8c17bfd 	ldp	x29, x30, [sp], #16
   8036c:	d65f03c0 	ret
   80370:	12800000 	mov	w0, #0xffffffff            	// #-1
   80374:	d65f03c0 	ret

0000000000080378 <gpio_event_falling_edge_sync>:
   80378:	7100d41f 	cmp	w0, #0x35
   8037c:	54000168 	b.hi	803a8 <gpio_event_falling_edge_sync+0x30>  // b.pmore
   80380:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   80384:	2a0103e2 	mov	w2, w1
   80388:	2a0003e1 	mov	w1, w0
   8038c:	52800b00 	mov	w0, #0x58                  	// #88
   80390:	910003fd 	mov	x29, sp
   80394:	72a7e400 	movk	w0, #0x3f20, lsl #16
   80398:	97ffff2c 	bl	80048 <put_in_register>
   8039c:	52800020 	mov	w0, #0x1                   	// #1
   803a0:	a8c17bfd 	ldp	x29, x30, [sp], #16
   803a4:	d65f03c0 	ret
   803a8:	12800000 	mov	w0, #0xffffffff            	// #-1
   803ac:	d65f03c0 	ret

00000000000803b0 <gpio_event_rising_edge_async>:
   803b0:	7100d41f 	cmp	w0, #0x35
   803b4:	54000168 	b.hi	803e0 <gpio_event_rising_edge_async+0x30>  // b.pmore
   803b8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   803bc:	2a0103e2 	mov	w2, w1
   803c0:	2a0003e1 	mov	w1, w0
   803c4:	52800f80 	mov	w0, #0x7c                  	// #124
   803c8:	910003fd 	mov	x29, sp
   803cc:	72a7e400 	movk	w0, #0x3f20, lsl #16
   803d0:	97ffff1e 	bl	80048 <put_in_register>
   803d4:	52800020 	mov	w0, #0x1                   	// #1
   803d8:	a8c17bfd 	ldp	x29, x30, [sp], #16
   803dc:	d65f03c0 	ret
   803e0:	12800000 	mov	w0, #0xffffffff            	// #-1
   803e4:	d65f03c0 	ret

00000000000803e8 <gpio_event_falling_edge_async>:
   803e8:	7100d41f 	cmp	w0, #0x35
   803ec:	54000168 	b.hi	80418 <gpio_event_falling_edge_async+0x30>  // b.pmore
   803f0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   803f4:	2a0103e2 	mov	w2, w1
   803f8:	2a0003e1 	mov	w1, w0
   803fc:	52801100 	mov	w0, #0x88                  	// #136
   80400:	910003fd 	mov	x29, sp
   80404:	72a7e400 	movk	w0, #0x3f20, lsl #16
   80408:	97ffff10 	bl	80048 <put_in_register>
   8040c:	52800020 	mov	w0, #0x1                   	// #1
   80410:	a8c17bfd 	ldp	x29, x30, [sp], #16
   80414:	d65f03c0 	ret
   80418:	12800000 	mov	w0, #0xffffffff            	// #-1
   8041c:	d65f03c0 	ret

0000000000080420 <gpio_event_highlevel>:
   80420:	7100d41f 	cmp	w0, #0x35
   80424:	54000168 	b.hi	80450 <gpio_event_highlevel+0x30>  // b.pmore
   80428:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   8042c:	2a0103e2 	mov	w2, w1
   80430:	2a0003e1 	mov	w1, w0
   80434:	52800c80 	mov	w0, #0x64                  	// #100
   80438:	910003fd 	mov	x29, sp
   8043c:	72a7e400 	movk	w0, #0x3f20, lsl #16
   80440:	97ffff02 	bl	80048 <put_in_register>
   80444:	52800020 	mov	w0, #0x1                   	// #1
   80448:	a8c17bfd 	ldp	x29, x30, [sp], #16
   8044c:	d65f03c0 	ret
   80450:	12800000 	mov	w0, #0xffffffff            	// #-1
   80454:	d65f03c0 	ret

0000000000080458 <gpio_event_lowlevel>:
   80458:	17ffffba 	b	80340 <gpio_event_rising_edge_sync>
   8045c:	d503201f 	nop

0000000000080460 <gpio_event_detected>:
   80460:	7100d41f 	cmp	w0, #0x35
   80464:	54000208 	b.hi	804a4 <gpio_event_detected+0x44>  // b.pmore
   80468:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
   8046c:	910003fd 	mov	x29, sp
   80470:	f9000bf3 	str	x19, [sp, #16]
   80474:	2a0003f3 	mov	w19, w0
   80478:	52800200 	mov	w0, #0x10                  	// #16
   8047c:	72a1f900 	movk	w0, #0xfc8, lsl #16
   80480:	0b531400 	add	w0, w0, w19, lsr #5
   80484:	12001273 	and	w19, w19, #0x1f
   80488:	531e7400 	lsl	w0, w0, #2
   8048c:	9400001b 	bl	804f8 <GET32>
   80490:	1ad32400 	lsr	w0, w0, w19
   80494:	f9400bf3 	ldr	x19, [sp, #16]
   80498:	12000000 	and	w0, w0, #0x1
   8049c:	a8c27bfd 	ldp	x29, x30, [sp], #32
   804a0:	d65f03c0 	ret
   804a4:	12800000 	mov	w0, #0xffffffff            	// #-1
   804a8:	d65f03c0 	ret
   804ac:	d503201f 	nop

00000000000804b0 <gpio_event_clear>:
   804b0:	7100d41f 	cmp	w0, #0x35
   804b4:	54000168 	b.hi	804e0 <gpio_event_clear+0x30>  // b.pmore
   804b8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   804bc:	2a0003e1 	mov	w1, w0
   804c0:	52800800 	mov	w0, #0x40                  	// #64
   804c4:	52800022 	mov	w2, #0x1                   	// #1
   804c8:	910003fd 	mov	x29, sp
   804cc:	72a7e400 	movk	w0, #0x3f20, lsl #16
   804d0:	97fffede 	bl	80048 <put_in_register>
   804d4:	52800020 	mov	w0, #0x1                   	// #1
   804d8:	a8c17bfd 	ldp	x29, x30, [sp], #16
   804dc:	d65f03c0 	ret
   804e0:	12800000 	mov	w0, #0xffffffff            	// #-1
   804e4:	d65f03c0 	ret

00000000000804e8 <PUT32>:
   804e8:	b9000001 	str	w1, [x0]
   804ec:	d65f03c0 	ret

00000000000804f0 <PUT8>:
   804f0:	39000001 	strb	w1, [x0]
   804f4:	d65f03c0 	ret

00000000000804f8 <GET32>:
   804f8:	b9400000 	ldr	w0, [x0]
   804fc:	d65f03c0 	ret

0000000000080500 <GET8>:
   80500:	39400000 	ldrb	w0, [x0]
   80504:	d65f03c0 	ret

0000000000080508 <GETPC>:
   80508:	aa1e03e0 	mov	x0, x30
   8050c:	d65f03c0 	ret

0000000000080510 <BRANCHTO>:
   80510:	2a0003fe 	mov	w30, w0
   80514:	d65f03c0 	ret

0000000000080518 <DUMMY>:
   80518:	d65f03c0 	ret

000000000008051c <CYCLE_DELAY>:
   8051c:	f1000400 	subs	x0, x0, #0x1
   80520:	54ffffe1 	b.ne	8051c <CYCLE_DELAY>  // b.any
   80524:	d65f03c0 	ret

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	3a434347 	ccmn	w26, w3, #0x7, mi  // mi = first
   4:	694c2820 	ldpsw	x0, x10, [x1, #96]
   8:	6f72616e 	umlsl2	v14.4s, v11.8h, v2.h[3]
   c:	43434720 	.inst	0x43434720 ; undefined
  10:	322e3720 	orr	w0, w25, #0xfffc0000
  14:	3130322d 	adds	w13, w17, #0xc0c
  18:	31312e37 	adds	w23, w17, #0xc4b
  1c:	2e372029 	usubl	v9.8h, v1.8b, v23.8b
  20:	20312e32 	.inst	0x20312e32 ; undefined
  24:	37313032 	tbnz	w18, #6, 2628 <_start-0x7d9d8>
  28:	31313031 	adds	w17, w1, #0xc4c
	...
