#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Nov 14 11:45:18 2024
# Process ID: 50932
# Current directory: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/vivado.log
# Journal file: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/vivado.jou
# Running On: Kaohsiung, OS: Linux, CPU Frequency: 4199.997 MHz, CPU Physical cores: 24, Host memory: 134739 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xczu7ev-ffvc1156-2-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 51047
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.816 ; gain = 414.680 ; free physical = 13968 ; free virtual = 27826
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/vhdl/myproject.vhd:40]
INFO: [Synth 8-3491] module 'myproject_relu_ap_int_6_ap_int_6_ReLU_config3_s' declared at '/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_int_6_ap_int_6_ReLU_config3_s.vhd:11' bound to instance 'call_ret_relu_ap_int_6_ap_int_6_ReLU_config3_s_fu_136' of component 'myproject_relu_ap_int_6_ap_int_6_ReLU_config3_s' [/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/vhdl/myproject.vhd:131]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_int_6_ap_int_6_ReLU_config3_s' [/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_int_6_ap_int_6_ReLU_config3_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_int_6_ap_int_6_ReLU_config3_s' (0#1) [/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_int_6_ap_int_6_ReLU_config3_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/vhdl/myproject.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.785 ; gain = 489.648 ; free physical = 13856 ; free virtual = 27714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1866.598 ; gain = 507.461 ; free physical = 13856 ; free virtual = 27714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.508 ; gain = 524.371 ; free physical = 13855 ; free virtual = 27714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.508 ; gain = 524.371 ; free physical = 13843 ; free virtual = 27702
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 8     
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design myproject has port layer3_out_0[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port layer3_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port layer3_out_2[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port layer3_out_3[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port layer3_out_4[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port layer3_out_5[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port layer3_out_6[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port layer3_out_7[5] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12963 ; free virtual = 26825
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12963 ; free virtual = 26825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12963 ; free virtual = 26825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12961 ; free virtual = 26824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12961 ; free virtual = 26824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12961 ; free virtual = 26824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12961 ; free virtual = 26824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12961 ; free virtual = 26824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12961 ; free virtual = 26824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     1|
|4     |LUT5  |    32|
|5     |LUT6  |    48|
|6     |MUXF7 |    40|
|7     |FDRE  |    48|
|8     |IBUF  |    52|
|9     |OBUF  |    59|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   282|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12961 ; free virtual = 26824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2752.164 ; gain = 1393.027 ; free physical = 12961 ; free virtual = 26824
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2752.172 ; gain = 1393.027 ; free physical = 12961 ; free virtual = 26824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.172 ; gain = 0.000 ; free physical = 13244 ; free virtual = 27107
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.172 ; gain = 0.000 ; free physical = 13238 ; free virtual = 27101
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 52 instances

Synth Design complete | Checksum: 60a6232f
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2752.199 ; gain = 1393.066 ; free physical = 13238 ; free virtual = 27101
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2579.361; main = 2293.227; forked = 432.119
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3741.352; main = 2752.168; forked = 989.184
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 11:45:37 2024...
