$date
	Sat Nov 04 22:13:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_shift_register_8bit $end
$var wire 8 ! data [7:0] $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ reset $end
$var reg 1 % shift_left $end
$var reg 1 & shift_right $end
$scope module t_shift_reg $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ reset $end
$var wire 1 % shift_left $end
$var wire 1 & shift_right $end
$var reg 8 ' data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
0%
0$
0#
0"
b0 !
$end
#5
1"
#10
0"
1$
#15
1"
#20
0"
1%
1#
#25
b1 !
b1 '
1"
#30
0"
#35
b11 !
b11 '
1"
#40
0"
#45
b111 !
b111 '
1"
#50
0"
#55
b1111 !
b1111 '
1"
#60
0"
0#
#65
b11110 !
b11110 '
1"
#70
0"
#75
b111100 !
b111100 '
1"
#80
b0 !
b0 '
0"
0$
#85
1"
#90
0"
#95
1"
#100
0"
