--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_RTEX.twx cnc2_RTEX.ncd -o cnc2_RTEX.twr cnc2_RTEX.pcf -ucf cnc2_RTEX.ucf

Design file:              cnc2_RTEX.ncd
Physical constraint file: cnc2_RTEX.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216256579 paths analyzed, 11067 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.559ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (SLICE_X12Y7.A4), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.460ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.655 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y54.D1       net (fanout=10)       1.374   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y54.D        Tilo                  0.259   N150
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y33.B3       net (fanout=1)        1.574   N150
    SLICE_X9Y33.B        Tilo                  0.259   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y55.D6       net (fanout=245)      2.569   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y55.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.BMUX     Tcinb                 0.292   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X10Y54.A2      net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X10Y54.BMUX    Topab                 0.476   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X20Y4.C4       net (fanout=163)      5.944   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y4.C        Tilo                  0.204   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X12Y7.A4       net (fanout=16)       1.436   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X12Y7.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     16.460ns (2.639ns logic, 13.821ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.455ns (Levels of Logic = 8)
  Clock Path Skew:      -0.064ns (0.655 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y54.D1       net (fanout=10)       1.374   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y54.D        Tilo                  0.259   N150
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y33.B3       net (fanout=1)        1.574   N150
    SLICE_X9Y33.B        Tilo                  0.259   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y55.D6       net (fanout=245)      2.569   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y55.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.B2      net (fanout=1)        0.896   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y53.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y54.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X20Y4.C4       net (fanout=163)      5.944   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y4.C        Tilo                  0.204   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X12Y7.A4       net (fanout=16)       1.436   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X12Y7.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     16.455ns (2.577ns logic, 13.878ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.453ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.655 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y54.D1       net (fanout=10)       1.374   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y54.D        Tilo                  0.259   N150
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y33.B3       net (fanout=1)        1.574   N150
    SLICE_X9Y33.B        Tilo                  0.259   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y55.D6       net (fanout=245)      2.569   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y55.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.BMUX     Tcinb                 0.292   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X10Y54.A2      net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X10Y54.BMUX    Topab                 0.469   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X20Y4.C4       net (fanout=163)      5.944   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y4.C        Tilo                  0.204   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X12Y7.A4       net (fanout=16)       1.436   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X12Y7.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     16.453ns (2.632ns logic, 13.821ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_377 (SLICE_X12Y6.A5), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_377 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.388ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.657 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_377
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y54.D1       net (fanout=10)       1.374   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y54.D        Tilo                  0.259   N150
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y33.B3       net (fanout=1)        1.574   N150
    SLICE_X9Y33.B        Tilo                  0.259   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y55.D6       net (fanout=245)      2.569   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y55.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.BMUX     Tcinb                 0.292   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X10Y54.A2      net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X10Y54.BMUX    Topab                 0.476   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X20Y4.C4       net (fanout=163)      5.944   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y4.C        Tilo                  0.204   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X12Y6.A5       net (fanout=16)       1.364   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X12Y6.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<380>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[0][23]_m_DataIn[23]_mux_16_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_377
    -------------------------------------------------  ---------------------------
    Total                                     16.388ns (2.639ns logic, 13.749ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_377 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.383ns (Levels of Logic = 8)
  Clock Path Skew:      -0.062ns (0.657 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_377
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y54.D1       net (fanout=10)       1.374   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y54.D        Tilo                  0.259   N150
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y33.B3       net (fanout=1)        1.574   N150
    SLICE_X9Y33.B        Tilo                  0.259   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y55.D6       net (fanout=245)      2.569   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y55.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.B2      net (fanout=1)        0.896   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y53.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y54.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X20Y4.C4       net (fanout=163)      5.944   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y4.C        Tilo                  0.204   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X12Y6.A5       net (fanout=16)       1.364   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X12Y6.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<380>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[0][23]_m_DataIn[23]_mux_16_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_377
    -------------------------------------------------  ---------------------------
    Total                                     16.383ns (2.577ns logic, 13.806ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_377 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.381ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.657 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_377
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y54.D1       net (fanout=10)       1.374   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y54.D        Tilo                  0.259   N150
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y33.B3       net (fanout=1)        1.574   N150
    SLICE_X9Y33.B        Tilo                  0.259   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y55.D6       net (fanout=245)      2.569   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y55.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.BMUX     Tcinb                 0.292   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X10Y54.A2      net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X10Y54.BMUX    Topab                 0.469   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X20Y4.C4       net (fanout=163)      5.944   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y4.C        Tilo                  0.204   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X12Y6.A5       net (fanout=16)       1.364   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X12Y6.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<380>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[0][23]_m_DataIn[23]_mux_16_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_377
    -------------------------------------------------  ---------------------------
    Total                                     16.381ns (2.632ns logic, 13.749ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89 (SLICE_X15Y5.B1), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.367ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.660 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y54.D1       net (fanout=10)       1.374   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y54.D        Tilo                  0.259   N150
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y33.B3       net (fanout=1)        1.574   N150
    SLICE_X9Y33.B        Tilo                  0.259   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y55.D6       net (fanout=245)      2.569   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y55.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.BMUX     Tcinb                 0.292   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X10Y54.A2      net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X10Y54.BMUX    Topab                 0.476   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X20Y4.C4       net (fanout=163)      5.944   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y4.C        Tilo                  0.204   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X15Y5.B1       net (fanout=16)       1.310   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X15Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<92>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    -------------------------------------------------  ---------------------------
    Total                                     16.367ns (2.672ns logic, 13.695ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.362ns (Levels of Logic = 8)
  Clock Path Skew:      -0.059ns (0.660 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y54.D1       net (fanout=10)       1.374   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y54.D        Tilo                  0.259   N150
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y33.B3       net (fanout=1)        1.574   N150
    SLICE_X9Y33.B        Tilo                  0.259   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y55.D6       net (fanout=245)      2.569   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y55.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y53.B2      net (fanout=1)        0.896   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y53.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y54.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X20Y4.C4       net (fanout=163)      5.944   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y4.C        Tilo                  0.204   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X15Y5.B1       net (fanout=16)       1.310   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X15Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<92>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    -------------------------------------------------  ---------------------------
    Total                                     16.362ns (2.610ns logic, 13.752ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.360ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.660 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y54.D1       net (fanout=10)       1.374   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y54.D        Tilo                  0.259   N150
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y33.B3       net (fanout=1)        1.574   N150
    SLICE_X9Y33.B        Tilo                  0.259   DDA_Partition_1/m_DDAEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y55.D6       net (fanout=245)      2.569   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y55.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y57.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y58.BMUX     Tcinb                 0.292   LocalBusBridge_1/m_last_ibus_RD
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X10Y54.A2      net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X10Y54.BMUX    Topab                 0.469   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X20Y4.C4       net (fanout=163)      5.944   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y4.C        Tilo                  0.204   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X15Y5.B1       net (fanout=16)       1.310   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X15Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<92>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    -------------------------------------------------  ---------------------------
    Total                                     16.360ns (2.665ns logic, 13.695ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (SLICE_X16Y59.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.073 - 0.068)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y59.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y59.D2      net (fanout=50)       0.414   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y59.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-0.095ns logic, 0.414ns route)
                                                       (-29.8% logic, 129.8% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (SLICE_X16Y59.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.073 - 0.068)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y59.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y59.D2      net (fanout=50)       0.414   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y59.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-0.095ns logic, 0.414ns route)
                                                       (-29.8% logic, 129.8% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC (SLICE_X16Y59.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.073 - 0.068)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y59.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y59.D2      net (fanout=50)       0.414   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y59.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-0.095ns logic, 0.414ns route)
                                                       (-29.8% logic, 129.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMA/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   16.559|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 216256579 paths, 0 nets, and 13402 connections

Design statistics:
   Minimum period:  16.559ns{1}   (Maximum frequency:  60.390MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 21 15:35:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 192 MB



