#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd3e3d081c0 .scope module, "t_sub" "t_sub" 2 61;
 .timescale 0 0;
v0x7fd3e3d24080_0 .net "Cout", 0 0, L_0x7fd3e3d25cb0;  1 drivers
v0x7fd3e3d24110_0 .net "S", 3 0, L_0x7fd3e3d24970;  1 drivers
v0x7fd3e3d241a0_0 .var "a", 3 0;
v0x7fd3e3d24270_0 .var "b", 3 0;
v0x7fd3e3d24320_0 .var "c", 0 0;
S_0x7fd3e3d111c0 .scope module, "test" "sub4" 2 68, 2 39 0, S_0x7fd3e3d081c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c"
L_0x7fd3e3d257f0 .functor BUFZ 1, v0x7fd3e3d24320_0, C4<0>, C4<0>, C4<0>;
v0x7fd3e3d23820_0 .net "Cout", 0 0, L_0x7fd3e3d25cb0;  alias, 1 drivers
v0x7fd3e3d238b0_0 .net "S", 3 0, L_0x7fd3e3d24970;  alias, 1 drivers
v0x7fd3e3d23950_0 .net *"_s17", 0 0, L_0x7fd3e3d257f0;  1 drivers
v0x7fd3e3d239f0_0 .net *"_s21", 0 0, L_0x7fd3e3d25860;  1 drivers
v0x7fd3e3d23aa0_0 .net *"_s25", 0 0, L_0x7fd3e3d25980;  1 drivers
v0x7fd3e3d23b90_0 .net *"_s30", 0 0, L_0x7fd3e3d25bd0;  1 drivers
v0x7fd3e3d23c40_0 .net "a", 3 0, v0x7fd3e3d241a0_0;  1 drivers
v0x7fd3e3d23cf0_0 .net "b", 3 0, v0x7fd3e3d24270_0;  1 drivers
v0x7fd3e3d23da0_0 .net "c", 0 0, v0x7fd3e3d24320_0;  1 drivers
v0x7fd3e3d23eb0_0 .net "in", 3 0, L_0x7fd3e3d25a20;  1 drivers
v0x7fd3e3d23f50_0 .net "out", 3 0, L_0x7fd3e3d24b80;  1 drivers
L_0x7fd3e3d24970 .concat [ 1 1 1 1], v0x7fd3e3d21eb0_0, v0x7fd3e3d22610_0, v0x7fd3e3d22d80_0, v0x7fd3e3d234e0_0;
L_0x7fd3e3d24b80 .concat [ 1 1 1 1], v0x7fd3e3d21d80_0, v0x7fd3e3d224c0_0, v0x7fd3e3d22c30_0, v0x7fd3e3d23390_0;
L_0x7fd3e3d24d20 .part v0x7fd3e3d241a0_0, 0, 1;
L_0x7fd3e3d24e00 .part v0x7fd3e3d241a0_0, 1, 1;
L_0x7fd3e3d24ea0 .part v0x7fd3e3d241a0_0, 2, 1;
L_0x7fd3e3d24ff0 .part v0x7fd3e3d241a0_0, 3, 1;
L_0x7fd3e3d25090 .part v0x7fd3e3d24270_0, 0, 1;
L_0x7fd3e3d25170 .part v0x7fd3e3d24270_0, 1, 1;
L_0x7fd3e3d25210 .part v0x7fd3e3d24270_0, 2, 1;
L_0x7fd3e3d25380 .part v0x7fd3e3d24270_0, 3, 1;
L_0x7fd3e3d25420 .part L_0x7fd3e3d25a20, 0, 1;
L_0x7fd3e3d25520 .part L_0x7fd3e3d25a20, 1, 1;
L_0x7fd3e3d255c0 .part L_0x7fd3e3d25a20, 2, 1;
L_0x7fd3e3d256d0 .part L_0x7fd3e3d25a20, 3, 1;
L_0x7fd3e3d25860 .part L_0x7fd3e3d24b80, 0, 1;
L_0x7fd3e3d25980 .part L_0x7fd3e3d24b80, 1, 1;
L_0x7fd3e3d25a20 .concat8 [ 1 1 1 1], L_0x7fd3e3d257f0, L_0x7fd3e3d25860, L_0x7fd3e3d25980, L_0x7fd3e3d25bd0;
L_0x7fd3e3d25bd0 .part L_0x7fd3e3d24b80, 2, 1;
L_0x7fd3e3d25cb0 .part L_0x7fd3e3d25a20, 3, 1;
S_0x7fd3e3d103e0 .scope module, "my_adder[0]" "cfulladder" 2 47, 2 6 0, S_0x7fd3e3d111c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c"
v0x7fd3e3d0f600_0 .net "Cout", 0 0, v0x7fd3e3d21d80_0;  1 drivers
v0x7fd3e3d21d80_0 .var "Cout1", 0 0;
v0x7fd3e3d21e20_0 .net "S", 0 0, v0x7fd3e3d21eb0_0;  1 drivers
v0x7fd3e3d21eb0_0 .var "S1", 0 0;
v0x7fd3e3d21f50_0 .net "a", 0 0, L_0x7fd3e3d24d20;  1 drivers
v0x7fd3e3d22030_0 .net "b", 0 0, L_0x7fd3e3d25090;  1 drivers
v0x7fd3e3d220d0_0 .net "c", 0 0, L_0x7fd3e3d25420;  1 drivers
S_0x7fd3e3d221f0 .scope module, "my_adder[1]" "cfulladder" 2 47, 2 6 0, S_0x7fd3e3d111c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c"
v0x7fd3e3d22420_0 .net "Cout", 0 0, v0x7fd3e3d224c0_0;  1 drivers
v0x7fd3e3d224c0_0 .var "Cout1", 0 0;
v0x7fd3e3d22560_0 .net "S", 0 0, v0x7fd3e3d22610_0;  1 drivers
v0x7fd3e3d22610_0 .var "S1", 0 0;
v0x7fd3e3d226b0_0 .net "a", 0 0, L_0x7fd3e3d24e00;  1 drivers
v0x7fd3e3d22790_0 .net "b", 0 0, L_0x7fd3e3d25170;  1 drivers
v0x7fd3e3d22830_0 .net "c", 0 0, L_0x7fd3e3d25520;  1 drivers
S_0x7fd3e3d22950 .scope module, "my_adder[2]" "cfulladder" 2 47, 2 6 0, S_0x7fd3e3d111c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c"
v0x7fd3e3d22ba0_0 .net "Cout", 0 0, v0x7fd3e3d22c30_0;  1 drivers
v0x7fd3e3d22c30_0 .var "Cout1", 0 0;
v0x7fd3e3d22cd0_0 .net "S", 0 0, v0x7fd3e3d22d80_0;  1 drivers
v0x7fd3e3d22d80_0 .var "S1", 0 0;
v0x7fd3e3d22e20_0 .net "a", 0 0, L_0x7fd3e3d24ea0;  1 drivers
v0x7fd3e3d22f00_0 .net "b", 0 0, L_0x7fd3e3d25210;  1 drivers
v0x7fd3e3d22fa0_0 .net "c", 0 0, L_0x7fd3e3d255c0;  1 drivers
S_0x7fd3e3d230c0 .scope module, "my_adder[3]" "cfulladder" 2 47, 2 6 0, S_0x7fd3e3d111c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c"
v0x7fd3e3d232f0_0 .net "Cout", 0 0, v0x7fd3e3d23390_0;  1 drivers
v0x7fd3e3d23390_0 .var "Cout1", 0 0;
v0x7fd3e3d23430_0 .net "S", 0 0, v0x7fd3e3d234e0_0;  1 drivers
v0x7fd3e3d234e0_0 .var "S1", 0 0;
v0x7fd3e3d23580_0 .net "a", 0 0, L_0x7fd3e3d24ff0;  1 drivers
v0x7fd3e3d23660_0 .net "b", 0 0, L_0x7fd3e3d25380;  1 drivers
v0x7fd3e3d23700_0 .net "c", 0 0, L_0x7fd3e3d256d0;  1 drivers
    .scope S_0x7fd3e3d103e0;
T_0 ;
    %delay 1, 0;
    %load/vec4 v0x7fd3e3d21f50_0;
    %load/vec4 v0x7fd3e3d22030_0;
    %xor;
    %load/vec4 v0x7fd3e3d220d0_0;
    %xor;
    %store/vec4 v0x7fd3e3d21eb0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd3e3d103e0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x7fd3e3d21f50_0;
    %inv;
    %load/vec4 v0x7fd3e3d22030_0;
    %and;
    %load/vec4 v0x7fd3e3d21f50_0;
    %load/vec4 v0x7fd3e3d22030_0;
    %xor;
    %inv;
    %load/vec4 v0x7fd3e3d220d0_0;
    %and;
    %or;
    %store/vec4 v0x7fd3e3d21d80_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd3e3d221f0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x7fd3e3d226b0_0;
    %load/vec4 v0x7fd3e3d22790_0;
    %xor;
    %load/vec4 v0x7fd3e3d22830_0;
    %xor;
    %store/vec4 v0x7fd3e3d22610_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd3e3d221f0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x7fd3e3d226b0_0;
    %inv;
    %load/vec4 v0x7fd3e3d22790_0;
    %and;
    %load/vec4 v0x7fd3e3d226b0_0;
    %load/vec4 v0x7fd3e3d22790_0;
    %xor;
    %inv;
    %load/vec4 v0x7fd3e3d22830_0;
    %and;
    %or;
    %store/vec4 v0x7fd3e3d224c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd3e3d22950;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x7fd3e3d22e20_0;
    %load/vec4 v0x7fd3e3d22f00_0;
    %xor;
    %load/vec4 v0x7fd3e3d22fa0_0;
    %xor;
    %store/vec4 v0x7fd3e3d22d80_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd3e3d22950;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x7fd3e3d22e20_0;
    %inv;
    %load/vec4 v0x7fd3e3d22f00_0;
    %and;
    %load/vec4 v0x7fd3e3d22e20_0;
    %load/vec4 v0x7fd3e3d22f00_0;
    %xor;
    %inv;
    %load/vec4 v0x7fd3e3d22fa0_0;
    %and;
    %or;
    %store/vec4 v0x7fd3e3d22c30_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd3e3d230c0;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x7fd3e3d23580_0;
    %load/vec4 v0x7fd3e3d23660_0;
    %xor;
    %load/vec4 v0x7fd3e3d23700_0;
    %xor;
    %store/vec4 v0x7fd3e3d234e0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd3e3d230c0;
T_7 ;
    %delay 1, 0;
    %load/vec4 v0x7fd3e3d23580_0;
    %inv;
    %load/vec4 v0x7fd3e3d23660_0;
    %and;
    %load/vec4 v0x7fd3e3d23580_0;
    %load/vec4 v0x7fd3e3d23660_0;
    %xor;
    %inv;
    %load/vec4 v0x7fd3e3d23700_0;
    %and;
    %or;
    %store/vec4 v0x7fd3e3d23390_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd3e3d081c0;
T_8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd3e3d241a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd3e3d24270_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3e3d24320_0, 0, 1;
    %pushi/vec4 7, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fd3e3d241a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fd3e3d241a0_0, 0, 4;
    %load/vec4 v0x7fd3e3d24270_0;
    %addi 2, 0, 4;
    %store/vec4 v0x7fd3e3d24270_0, 0, 4;
    %delay 5, 0;
    %vpi_call 2 90 "$display", "Time= %1d A=%d B=%d S=%d Cout=%d", $time, v0x7fd3e3d241a0_0, v0x7fd3e3d24270_0, v0x7fd3e3d24110_0, v0x7fd3e3d24080_0 {0 0 0};
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "LabK02.v";
