Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/s1820419/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_func_impl xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b111001001...
Compiling module xil_defaultlib.IB_RAM_blk_mem_gen_1_0_blk_mem_g...
Compiling module xil_defaultlib.IB_RAM_blk_mem_gen_1_0_blk_mem_g...
Compiling module xil_defaultlib.IB_RAM_blk_mem_gen_1_0_blk_mem_g...
Compiling module xil_defaultlib.IB_RAM_blk_mem_gen_1_0_blk_mem_g...
Compiling module xil_defaultlib.IB_RAM_blk_mem_gen_1_0_blk_mem_g...
Compiling module xil_defaultlib.IB_RAM_blk_mem_gen_1_0_blk_mem_g...
Compiling module xil_defaultlib.IB_RAM_blk_mem_gen_1_0
Compiling module xil_defaultlib.IB_RAM
Compiling module xil_defaultlib.IB_RAM_wrapper
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.c6ibm_port_shifter
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.5,C...
Compiling module xil_defaultlib.clock_domain_clk_wiz_0_0_clock_d...
Compiling module xil_defaultlib.clock_domain_clk_wiz_0_0
Compiling module xil_defaultlib.clock_domain
Compiling module xil_defaultlib.clock_domain_wrapper
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.decomp_clk_gen
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ib_distributed_ram_bank_26
Compiling module xil_defaultlib.ib_distributed_ram_bank_27
Compiling module xil_defaultlib.ib_distributed_ram_bank_28
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.ib_distributed_ram_bank_29
Compiling module xil_defaultlib.ib_distributed_ram_bank_30
Compiling module xil_defaultlib.ib_distributed_ram_bank_31
Compiling module xil_defaultlib.ib_distributed_ram_bank_32
Compiling module xil_defaultlib.ib_distributed_ram_bank_33
Compiling module xil_defaultlib.ib_lut_ram
Compiling module xil_defaultlib.ib_distributed_ram_bank_18
Compiling module xil_defaultlib.ib_distributed_ram_bank_19
Compiling module xil_defaultlib.ib_distributed_ram_bank_20
Compiling module xil_defaultlib.ib_distributed_ram_bank_21
Compiling module xil_defaultlib.ib_distributed_ram_bank_22
Compiling module xil_defaultlib.ib_distributed_ram_bank_23
Compiling module xil_defaultlib.ib_distributed_ram_bank_24
Compiling module xil_defaultlib.ib_distributed_ram_bank_25
Compiling module xil_defaultlib.ib_lut_ram_0
Compiling module xil_defaultlib.ib_distributed_ram_bank_10
Compiling module xil_defaultlib.ib_distributed_ram_bank_11
Compiling module xil_defaultlib.ib_distributed_ram_bank_12
Compiling module xil_defaultlib.ib_distributed_ram_bank_13
Compiling module xil_defaultlib.ib_distributed_ram_bank_14
Compiling module xil_defaultlib.ib_distributed_ram_bank_15
Compiling module xil_defaultlib.ib_distributed_ram_bank_16
Compiling module xil_defaultlib.ib_distributed_ram_bank_17
Compiling module xil_defaultlib.ib_lut_ram_1
Compiling module xil_defaultlib.ib_distributed_ram_bank
Compiling module xil_defaultlib.ib_distributed_ram_bank_3
Compiling module xil_defaultlib.ib_distributed_ram_bank_4
Compiling module xil_defaultlib.ib_distributed_ram_bank_5
Compiling module xil_defaultlib.ib_distributed_ram_bank_6
Compiling module xil_defaultlib.ib_distributed_ram_bank_7
Compiling module xil_defaultlib.ib_distributed_ram_bank_8
Compiling module xil_defaultlib.ib_distributed_ram_bank_9
Compiling module xil_defaultlib.ib_lut_ram_2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.cnu6_ib_map
Compiling module xil_defaultlib.ram_sel_counter
Compiling module xil_defaultlib.c6ibAddr_ram_sel
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_func_impl
