Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:54:36 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 362 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 338 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.885        0.000                      0                 9642        0.042        0.000                      0                 9642        2.927        0.000                       0                  4175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.885        0.000                      0                 9642        0.042        0.000                      0                 9642        2.927        0.000                       0                  4175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 fsm17/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.742ns (34.777%)  route 3.267ns (65.223%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X16Y32         FDRE                                         r  fsm17/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm17/out_reg[3]/Q
                         net (fo=16, routed)          0.262     0.397    fsm17/fsm17_out[3]
    SLICE_X17Y33         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.575 r  fsm17/out[3]_i_3__3/O
                         net (fo=15, routed)          0.368     0.943    fsm13/out_reg[0]_2
    SLICE_X15Y40         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.107 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.202     1.309    fsm12/out_reg[0]_13
    SLICE_X15Y41         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.373 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=18, routed)          0.188     1.561    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X15Y42         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     1.641 f  fsm12/v2_int0_write_en_INST_0_i_1/O
                         net (fo=17, routed)          0.288     1.929    fsm12/v2_int0_write_en_INST_0_i_1_n_0
    SLICE_X16Y41         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.046 r  fsm12/out[31]_i_1__6/O
                         net (fo=36, routed)          0.422     2.468    i0/w_sh_read0_0_write_en
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.582 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.805     3.387    w0/mem_reg_0_7_9_9/A0
    SLICE_X28Y21         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.587 r  w0/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.228     3.815    add12/read_data[9]
    SLICE_X27Y20         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.992 r  add12/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     4.002    add12/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X27Y20         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.235 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.263    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X27Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.286 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.314    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X27Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.460 r  add12/mem_reg_0_7_24_24_i_2/O[7]
                         net (fo=1, routed)           0.152     4.612    fsm10/out[31]
    SLICE_X27Y23         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.760 r  fsm10/mem_reg_0_7_31_31_i_1/O
                         net (fo=1, routed)           0.286     5.046    w0/mem_reg_0_7_31_31/D
    SLICE_X28Y21         RAMS32                                       r  w0/mem_reg_0_7_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    w0/mem_reg_0_7_31_31/WCLK
    SLICE_X28Y21         RAMS32                                       r  w0/mem_reg_0_7_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y21         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    w0/mem_reg_0_7_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 fsm17/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 1.631ns (32.705%)  route 3.356ns (67.295%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X16Y32         FDRE                                         r  fsm17/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm17/out_reg[3]/Q
                         net (fo=16, routed)          0.262     0.397    fsm17/fsm17_out[3]
    SLICE_X17Y33         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.575 r  fsm17/out[3]_i_3__3/O
                         net (fo=15, routed)          0.368     0.943    fsm13/out_reg[0]_2
    SLICE_X15Y40         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.107 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.202     1.309    fsm12/out_reg[0]_13
    SLICE_X15Y41         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.373 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=18, routed)          0.188     1.561    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X15Y42         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     1.641 f  fsm12/v2_int0_write_en_INST_0_i_1/O
                         net (fo=17, routed)          0.288     1.929    fsm12/v2_int0_write_en_INST_0_i_1_n_0
    SLICE_X16Y41         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.046 r  fsm12/out[31]_i_1__6/O
                         net (fo=36, routed)          0.422     2.468    i0/w_sh_read0_0_write_en
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.582 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.805     3.387    w0/mem_reg_0_7_9_9/A0
    SLICE_X28Y21         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.587 r  w0/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.228     3.815    add12/read_data[9]
    SLICE_X27Y20         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.992 r  add12/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     4.002    add12/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X27Y20         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.235 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.263    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X27Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.286 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.314    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X27Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.459 r  add12/mem_reg_0_7_24_24_i_2/O[5]
                         net (fo=1, routed)           0.154     4.613    fsm10/out[29]
    SLICE_X27Y23         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     4.651 r  fsm10/mem_reg_0_7_29_29_i_1/O
                         net (fo=1, routed)           0.373     5.024    w0/mem_reg_0_7_29_29/D
    SLICE_X28Y21         RAMS32                                       r  w0/mem_reg_0_7_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    w0/mem_reg_0_7_29_29/WCLK
    SLICE_X28Y21         RAMS32                                       r  w0/mem_reg_0_7_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y21         RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    w0/mem_reg_0_7_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 fsm17/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x0/mem_reg_0_7_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.611ns (32.552%)  route 3.338ns (67.448%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X16Y32         FDRE                                         r  fsm17/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm17/out_reg[3]/Q
                         net (fo=16, routed)          0.262     0.397    fsm17/fsm17_out[3]
    SLICE_X17Y33         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.575 r  fsm17/out[3]_i_3__3/O
                         net (fo=15, routed)          0.368     0.943    fsm13/out_reg[0]_2
    SLICE_X15Y40         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.107 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.202     1.309    fsm12/out_reg[0]_13
    SLICE_X15Y41         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.373 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=18, routed)          0.188     1.561    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X15Y42         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     1.641 f  fsm12/v2_int0_write_en_INST_0_i_1/O
                         net (fo=17, routed)          0.337     1.978    fsm12/v2_int0_write_en_INST_0_i_1_n_0
    SLICE_X16Y38         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     2.042 f  fsm12/mem_reg_0_7_0_0_i_49/O
                         net (fo=3, routed)           0.433     2.475    i6/mem_reg_0_7_0_0_i_3
    SLICE_X20Y28         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     2.591 r  i6/mem_reg_0_7_0_0_i_15/O
                         net (fo=1, routed)           0.099     2.690    fsm7/out_reg[31]
    SLICE_X20Y27         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     2.752 r  fsm7/mem_reg_0_7_0_0_i_5/O
                         net (fo=32, routed)          0.553     3.305    x0/mem_reg_0_7_0_0/A2
    SLICE_X24Y23         RAMS32 (Prop_H6LUT_SLICEM_ADR2_O)
                                                      0.117     3.422 r  x0/mem_reg_0_7_0_0/SP/O
                         net (fo=5, routed)           0.292     3.714    add7/read_data[0]
    SLICE_X21Y22         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.829 r  add7/mem_reg_0_7_0_0_i_32/O
                         net (fo=1, routed)           0.011     3.840    add7/mem_reg_0_7_0_0_i_32_n_0
    SLICE_X21Y22         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.078 r  add7/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     4.106    add7/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.129 r  add7/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.157    add7/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.302 r  add7/mem_reg_0_7_16_16_i_2/O[5]
                         net (fo=1, routed)           0.247     4.549    x_int_read0_0/out[21]
    SLICE_X22Y27         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.696 r  x_int_read0_0/mem_reg_0_7_21_21_i_1__0/O
                         net (fo=1, routed)           0.290     4.986    x0/mem_reg_0_7_21_21/D
    SLICE_X24Y23         RAMS32                                       r  x0/mem_reg_0_7_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    x0/mem_reg_0_7_21_21/WCLK
    SLICE_X24Y23         RAMS32                                       r  x0/mem_reg_0_7_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y23         RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x0/mem_reg_0_7_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 fsm17/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x0/mem_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 1.468ns (29.935%)  route 3.436ns (70.065%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X16Y32         FDRE                                         r  fsm17/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm17/out_reg[3]/Q
                         net (fo=16, routed)          0.262     0.397    fsm17/fsm17_out[3]
    SLICE_X17Y33         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.575 r  fsm17/out[3]_i_3__3/O
                         net (fo=15, routed)          0.368     0.943    fsm13/out_reg[0]_2
    SLICE_X15Y40         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.107 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.202     1.309    fsm12/out_reg[0]_13
    SLICE_X15Y41         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.373 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=18, routed)          0.188     1.561    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X15Y42         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     1.641 f  fsm12/v2_int0_write_en_INST_0_i_1/O
                         net (fo=17, routed)          0.337     1.978    fsm12/v2_int0_write_en_INST_0_i_1_n_0
    SLICE_X16Y38         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     2.042 f  fsm12/mem_reg_0_7_0_0_i_49/O
                         net (fo=3, routed)           0.433     2.475    i6/mem_reg_0_7_0_0_i_3
    SLICE_X20Y28         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     2.591 r  i6/mem_reg_0_7_0_0_i_15/O
                         net (fo=1, routed)           0.099     2.690    fsm7/out_reg[31]
    SLICE_X20Y27         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     2.752 r  fsm7/mem_reg_0_7_0_0_i_5/O
                         net (fo=32, routed)          0.553     3.305    x0/mem_reg_0_7_0_0/A2
    SLICE_X24Y23         RAMS32 (Prop_H6LUT_SLICEM_ADR2_O)
                                                      0.117     3.422 r  x0/mem_reg_0_7_0_0/SP/O
                         net (fo=5, routed)           0.292     3.714    add7/read_data[0]
    SLICE_X21Y22         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.829 r  add7/mem_reg_0_7_0_0_i_32/O
                         net (fo=1, routed)           0.011     3.840    add7/mem_reg_0_7_0_0_i_32_n_0
    SLICE_X21Y22         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.078 r  add7/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     4.106    add7/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.129 r  add7/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.157    add7/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.266 r  add7/mem_reg_0_7_16_16_i_2/O[4]
                         net (fo=1, routed)           0.253     4.519    x_int_read0_0/out[20]
    SLICE_X22Y27         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     4.559 r  x_int_read0_0/mem_reg_0_7_20_20_i_1__0/O
                         net (fo=1, routed)           0.382     4.941    x0/mem_reg_0_7_20_20/D
    SLICE_X24Y23         RAMS32                                       r  x0/mem_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    x0/mem_reg_0_7_20_20/WCLK
    SLICE_X24Y23         RAMS32                                       r  x0/mem_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y23         RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x0/mem_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 fsm17/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.572ns (32.082%)  route 3.328ns (67.918%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X16Y32         FDRE                                         r  fsm17/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm17/out_reg[3]/Q
                         net (fo=16, routed)          0.262     0.397    fsm17/fsm17_out[3]
    SLICE_X17Y33         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.575 r  fsm17/out[3]_i_3__3/O
                         net (fo=15, routed)          0.368     0.943    fsm13/out_reg[0]_2
    SLICE_X15Y40         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.107 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.202     1.309    fsm12/out_reg[0]_13
    SLICE_X15Y41         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.373 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=18, routed)          0.188     1.561    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X15Y42         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     1.641 f  fsm12/v2_int0_write_en_INST_0_i_1/O
                         net (fo=17, routed)          0.288     1.929    fsm12/v2_int0_write_en_INST_0_i_1_n_0
    SLICE_X16Y41         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.046 r  fsm12/out[31]_i_1__6/O
                         net (fo=36, routed)          0.422     2.468    i0/w_sh_read0_0_write_en
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.582 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.805     3.387    w0/mem_reg_0_7_9_9/A0
    SLICE_X28Y21         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.587 r  w0/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.228     3.815    add12/read_data[9]
    SLICE_X27Y20         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.992 r  add12/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     4.002    add12/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X27Y20         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.235 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.263    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X27Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.286 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.314    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X27Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.400 r  add12/mem_reg_0_7_24_24_i_2/O[2]
                         net (fo=1, routed)           0.202     4.602    fsm10/out[26]
    SLICE_X26Y21         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     4.640 r  fsm10/mem_reg_0_7_26_26_i_1/O
                         net (fo=1, routed)           0.297     4.937    w0/mem_reg_0_7_26_26/D
    SLICE_X28Y21         RAMS32                                       r  w0/mem_reg_0_7_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    w0/mem_reg_0_7_26_26/WCLK
    SLICE_X28Y21         RAMS32                                       r  w0/mem_reg_0_7_26_26/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y21         RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    w0/mem_reg_0_7_26_26/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 fsm17/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.593ns (32.597%)  route 3.294ns (67.403%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X16Y32         FDRE                                         r  fsm17/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm17/out_reg[3]/Q
                         net (fo=16, routed)          0.262     0.397    fsm17/fsm17_out[3]
    SLICE_X17Y33         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.575 r  fsm17/out[3]_i_3__3/O
                         net (fo=15, routed)          0.368     0.943    fsm13/out_reg[0]_2
    SLICE_X15Y40         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.107 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.202     1.309    fsm12/out_reg[0]_13
    SLICE_X15Y41         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.373 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=18, routed)          0.188     1.561    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X15Y42         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     1.641 f  fsm12/v2_int0_write_en_INST_0_i_1/O
                         net (fo=17, routed)          0.288     1.929    fsm12/v2_int0_write_en_INST_0_i_1_n_0
    SLICE_X16Y41         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.046 r  fsm12/out[31]_i_1__6/O
                         net (fo=36, routed)          0.422     2.468    i0/w_sh_read0_0_write_en
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.582 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.805     3.387    w0/mem_reg_0_7_9_9/A0
    SLICE_X28Y21         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.587 r  w0/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.228     3.815    add12/read_data[9]
    SLICE_X27Y20         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.992 r  add12/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     4.002    add12/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X27Y20         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.235 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.263    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X27Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.392 r  add12/mem_reg_0_7_16_16_i_2/O[6]
                         net (fo=1, routed)           0.249     4.641    fsm10/out[22]
    SLICE_X26Y20         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.680 r  fsm10/mem_reg_0_7_22_22_i_1/O
                         net (fo=1, routed)           0.244     4.924    w0/mem_reg_0_7_22_22/D
    SLICE_X28Y20         RAMS32                                       r  w0/mem_reg_0_7_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    w0/mem_reg_0_7_22_22/WCLK
    SLICE_X28Y20         RAMS32                                       r  w0/mem_reg_0_7_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y20         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    w0/mem_reg_0_7_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 fsm17/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.574ns (32.387%)  route 3.286ns (67.613%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X16Y32         FDRE                                         r  fsm17/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm17/out_reg[3]/Q
                         net (fo=16, routed)          0.262     0.397    fsm17/fsm17_out[3]
    SLICE_X17Y33         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.575 r  fsm17/out[3]_i_3__3/O
                         net (fo=15, routed)          0.368     0.943    fsm13/out_reg[0]_2
    SLICE_X15Y40         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.107 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.202     1.309    fsm12/out_reg[0]_13
    SLICE_X15Y41         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.373 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=18, routed)          0.188     1.561    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X15Y42         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     1.641 f  fsm12/v2_int0_write_en_INST_0_i_1/O
                         net (fo=17, routed)          0.288     1.929    fsm12/v2_int0_write_en_INST_0_i_1_n_0
    SLICE_X16Y41         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.046 r  fsm12/out[31]_i_1__6/O
                         net (fo=36, routed)          0.422     2.468    i0/w_sh_read0_0_write_en
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.582 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.805     3.387    w0/mem_reg_0_7_9_9/A0
    SLICE_X28Y21         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.587 r  w0/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.228     3.815    add12/read_data[9]
    SLICE_X27Y20         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.992 r  add12/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     4.002    add12/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X27Y20         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.235 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.263    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X27Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.372 r  add12/mem_reg_0_7_16_16_i_2/O[4]
                         net (fo=1, routed)           0.195     4.567    fsm10/out[20]
    SLICE_X27Y23         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     4.607 r  fsm10/mem_reg_0_7_20_20_i_1/O
                         net (fo=1, routed)           0.290     4.897    w0/mem_reg_0_7_20_20/D
    SLICE_X28Y20         RAMS32                                       r  w0/mem_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    w0/mem_reg_0_7_20_20/WCLK
    SLICE_X28Y20         RAMS32                                       r  w0/mem_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y20         RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    w0/mem_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 fsm17/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.686ns (34.606%)  route 3.186ns (65.394%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X16Y32         FDRE                                         r  fsm17/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm17/out_reg[3]/Q
                         net (fo=16, routed)          0.262     0.397    fsm17/fsm17_out[3]
    SLICE_X17Y33         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.575 r  fsm17/out[3]_i_3__3/O
                         net (fo=15, routed)          0.368     0.943    fsm13/out_reg[0]_2
    SLICE_X15Y40         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.107 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.202     1.309    fsm12/out_reg[0]_13
    SLICE_X15Y41         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.373 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=18, routed)          0.188     1.561    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X15Y42         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     1.641 f  fsm12/v2_int0_write_en_INST_0_i_1/O
                         net (fo=17, routed)          0.288     1.929    fsm12/v2_int0_write_en_INST_0_i_1_n_0
    SLICE_X16Y41         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.046 r  fsm12/out[31]_i_1__6/O
                         net (fo=36, routed)          0.422     2.468    i0/w_sh_read0_0_write_en
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.582 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.805     3.387    w0/mem_reg_0_7_9_9/A0
    SLICE_X28Y21         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.587 r  w0/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.228     3.815    add12/read_data[9]
    SLICE_X27Y20         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.992 r  add12/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     4.002    add12/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X27Y20         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.235 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.263    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X27Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.409 r  add12/mem_reg_0_7_16_16_i_2/O[7]
                         net (fo=1, routed)           0.149     4.558    fsm10/out[23]
    SLICE_X27Y23         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     4.673 r  fsm10/mem_reg_0_7_23_23_i_1/O
                         net (fo=1, routed)           0.236     4.909    w0/mem_reg_0_7_23_23/D
    SLICE_X28Y20         RAMS32                                       r  w0/mem_reg_0_7_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    w0/mem_reg_0_7_23_23/WCLK
    SLICE_X28Y20         RAMS32                                       r  w0/mem_reg_0_7_23_23/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y20         RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    w0/mem_reg_0_7_23_23/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 fsm17/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x0/mem_reg_0_7_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.463ns (30.202%)  route 3.381ns (69.798%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X16Y32         FDRE                                         r  fsm17/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm17/out_reg[3]/Q
                         net (fo=16, routed)          0.262     0.397    fsm17/fsm17_out[3]
    SLICE_X17Y33         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.575 r  fsm17/out[3]_i_3__3/O
                         net (fo=15, routed)          0.368     0.943    fsm13/out_reg[0]_2
    SLICE_X15Y40         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.107 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.202     1.309    fsm12/out_reg[0]_13
    SLICE_X15Y41         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.373 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=18, routed)          0.188     1.561    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X15Y42         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     1.641 f  fsm12/v2_int0_write_en_INST_0_i_1/O
                         net (fo=17, routed)          0.337     1.978    fsm12/v2_int0_write_en_INST_0_i_1_n_0
    SLICE_X16Y38         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     2.042 f  fsm12/mem_reg_0_7_0_0_i_49/O
                         net (fo=3, routed)           0.433     2.475    i6/mem_reg_0_7_0_0_i_3
    SLICE_X20Y28         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     2.591 r  i6/mem_reg_0_7_0_0_i_15/O
                         net (fo=1, routed)           0.099     2.690    fsm7/out_reg[31]
    SLICE_X20Y27         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     2.752 r  fsm7/mem_reg_0_7_0_0_i_5/O
                         net (fo=32, routed)          0.553     3.305    x0/mem_reg_0_7_0_0/A2
    SLICE_X24Y23         RAMS32 (Prop_H6LUT_SLICEM_ADR2_O)
                                                      0.117     3.422 r  x0/mem_reg_0_7_0_0/SP/O
                         net (fo=5, routed)           0.292     3.714    add7/read_data[0]
    SLICE_X21Y22         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.829 r  add7/mem_reg_0_7_0_0_i_32/O
                         net (fo=1, routed)           0.011     3.840    add7/mem_reg_0_7_0_0_i_32_n_0
    SLICE_X21Y22         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.078 r  add7/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     4.106    add7/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.129 r  add7/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.157    add7/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.261 r  add7/mem_reg_0_7_16_16_i_2/O[3]
                         net (fo=1, routed)           0.202     4.463    x_int_read0_0/out[19]
    SLICE_X22Y25         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     4.503 r  x_int_read0_0/mem_reg_0_7_19_19_i_1__0/O
                         net (fo=1, routed)           0.378     4.881    x0/mem_reg_0_7_19_19/D
    SLICE_X24Y23         RAMS32                                       r  x0/mem_reg_0_7_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    x0/mem_reg_0_7_19_19/WCLK
    SLICE_X24Y23         RAMS32                                       r  x0/mem_reg_0_7_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y23         RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x0/mem_reg_0_7_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 fsm17/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_27_27/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.652ns (33.992%)  route 3.208ns (66.008%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X16Y32         FDRE                                         r  fsm17/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm17/out_reg[3]/Q
                         net (fo=16, routed)          0.262     0.397    fsm17/fsm17_out[3]
    SLICE_X17Y33         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.575 r  fsm17/out[3]_i_3__3/O
                         net (fo=15, routed)          0.368     0.943    fsm13/out_reg[0]_2
    SLICE_X15Y40         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.107 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.202     1.309    fsm12/out_reg[0]_13
    SLICE_X15Y41         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.373 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=18, routed)          0.188     1.561    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X15Y42         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     1.641 f  fsm12/v2_int0_write_en_INST_0_i_1/O
                         net (fo=17, routed)          0.288     1.929    fsm12/v2_int0_write_en_INST_0_i_1_n_0
    SLICE_X16Y41         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     2.046 r  fsm12/out[31]_i_1__6/O
                         net (fo=36, routed)          0.422     2.468    i0/w_sh_read0_0_write_en
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.582 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.805     3.387    w0/mem_reg_0_7_9_9/A0
    SLICE_X28Y21         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.587 r  w0/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.228     3.815    add12/read_data[9]
    SLICE_X27Y20         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.992 r  add12/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     4.002    add12/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X27Y20         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.235 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.263    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X27Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.286 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.314    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X27Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.418 r  add12/mem_reg_0_7_24_24_i_2/O[3]
                         net (fo=1, routed)           0.196     4.614    fsm10/out[27]
    SLICE_X27Y23         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.714 r  fsm10/mem_reg_0_7_27_27_i_1/O
                         net (fo=1, routed)           0.183     4.897    w0/mem_reg_0_7_27_27/D
    SLICE_X28Y21         RAMS32                                       r  w0/mem_reg_0_7_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    w0/mem_reg_0_7_27_27/WCLK
    SLICE_X28Y21         RAMS32                                       r  w0/mem_reg_0_7_27_27/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y21         RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    w0/mem_reg_0_7_27_27/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  2.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X20Y56         FDRE                                         r  mult_pipe0/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.058     0.108    mult_pipe0/p_1_in[3]
    SLICE_X21Y56         FDRE                                         r  mult_pipe0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X21Y56         FDRE                                         r  mult_pipe0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y56         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.012     0.012    fsm2/clk
    SLICE_X18Y35         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm2/out_reg[1]/Q
                         net (fo=8, routed)           0.030     0.081    fsm2/out_reg_n_0_[1]
    SLICE_X18Y35         LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.020     0.101 r  fsm2/out[0]_i_1__27/O
                         net (fo=1, routed)           0.007     0.108    fsm2/fsm2_in[0]
    SLICE_X18Y35         FDRE                                         r  fsm2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.018     0.018    fsm2/clk
    SLICE_X18Y35         FDRE                                         r  fsm2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y35         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    fsm2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.038ns (39.175%)  route 0.059ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X19Y25         FDRE                                         r  mult_pipe3/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe3/out_reg[16]/Q
                         net (fo=1, routed)           0.059     0.110    bin_read3_0/Q[16]
    SLICE_X19Y24         FDRE                                         r  bin_read3_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X19Y24         FDRE                                         r  bin_read3_0/out_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y24         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X25Y59         FDRE                                         r  mult_pipe1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y59         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[4]/Q
                         net (fo=1, routed)           0.058     0.110    bin_read1_0/Q[4]
    SLICE_X25Y58         FDRE                                         r  bin_read1_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X25Y58         FDRE                                         r  bin_read1_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y58         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X27Y59         FDRE                                         r  mult_pipe1/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.059     0.111    mult_pipe1/p_1_in[14]
    SLICE_X27Y58         FDRE                                         r  mult_pipe1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X27Y58         FDRE                                         r  mult_pipe1/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y58         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg27/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.012     0.012    par_done_reg27/clk
    SLICE_X23Y30         FDRE                                         r  par_done_reg27/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg27/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm10/par_done_reg27_out
    SLICE_X23Y30         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  fsm10/out[0]_i_1__126/O
                         net (fo=1, routed)           0.016     0.109    par_reset11/out_reg[0]_0
    SLICE_X23Y30         FDRE                                         r  par_reset11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.018     0.018    par_reset11/clk
    SLICE_X23Y30         FDRE                                         r  par_reset11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y30         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp4_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.012     0.012    bin_read5_0/clk
    SLICE_X27Y18         FDRE                                         r  bin_read5_0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read5_0/out_reg[9]/Q
                         net (fo=1, routed)           0.059     0.111    tmp4_0/out_reg[9]_1
    SLICE_X27Y17         FDRE                                         r  tmp4_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    tmp4_0/clk
    SLICE_X27Y17         FDRE                                         r  tmp4_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y17         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp4_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X28Y23         FDRE                                         r  mult_pipe5/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe5/out_reg[16]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read5_0/out[16]
    SLICE_X27Y23         FDRE                                         r  bin_read5_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.018     0.018    bin_read5_0/clk
    SLICE_X27Y23         FDRE                                         r  bin_read5_0/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y23         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read5_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X28Y18         FDRE                                         r  mult_pipe5/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe5/out_reg[8]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read5_0/out[8]
    SLICE_X27Y18         FDRE                                         r  bin_read5_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.018     0.018    bin_read5_0/clk
    SLICE_X27Y18         FDRE                                         r  bin_read5_0/out_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y18         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read5_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i5/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.606%)  route 0.039ns (39.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    i5/clk
    SLICE_X20Y30         FDRE                                         r  i5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  i5/out_reg[2]/Q
                         net (fo=4, routed)           0.033     0.085    i5/out_reg[3]_0[2]
    SLICE_X20Y30         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.021     0.106 r  i5/out[3]_i_2__2/O
                         net (fo=1, routed)           0.006     0.112    i5/i5_in[3]
    SLICE_X20Y30         FDRE                                         r  i5/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    i5/clk
    SLICE_X20Y30         FDRE                                         r  i5/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y30         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    i5/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y58  u10/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y58  u10/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y58  u10/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y58  u10/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y58  u10/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y58  u10/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y58  u10/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y58  u10/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y58  u10/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y58  u10/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y58  u10/mem_reg_0_7_13_13/SP/CLK



