

================================================================
== Vivado HLS Report for 'avgpool'
================================================================
* Date:           Mon Dec 10 14:57:25 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  64513|  64513|  64513|  64513|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  64512|  64512|       126|          -|          -|   512|    no    |
        | + Loop 1.1      |    120|    120|        30|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     28|     28|         7|          -|          -|     4|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     157|     81|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|     207|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     712|    902|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U167  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U168  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |Total                        |                      |        0|      5|  348|  711|
    +-----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_18_fu_132_p2      |     +    |      0|  35|  15|          10|           1|
    |h_18_fu_160_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_178_fu_170_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_179_fu_199_p2    |     +    |      0|  50|  20|          15|          15|
    |w_18_fu_189_p2       |     +    |      0|  14|   9|           3|           1|
    |exitcond1_fu_154_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond2_fu_126_p2  |   icmp   |      0|   0|   6|          10|          11|
    |exitcond_fu_183_p2   |   icmp   |      0|   0|   2|           3|           4|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 157|  81|          60|          50|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  65|         15|    1|         15|
    |co_reg_58     |   9|          2|   10|         20|
    |h_reg_81      |   9|          2|    3|          6|
    |sum_1_reg_92  |   9|          2|   32|         64|
    |sum_reg_69    |   9|          2|   32|         64|
    |w_reg_104     |   9|          2|    3|          6|
    +--------------+----+-----------+-----+-----------+
    |Total         | 110|         25|   81|        175|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |co_18_reg_212                 |  10|   0|   10|          0|
    |co_reg_58                     |  10|   0|   10|          0|
    |conv_last_output_loa_reg_253  |  32|   0|   32|          0|
    |h_18_reg_230                  |   3|   0|    3|          0|
    |h_reg_81                      |   3|   0|    3|          0|
    |sum_1_reg_92                  |  32|   0|   32|          0|
    |sum_reg_69                    |  32|   0|   32|          0|
    |tmp_292_cast_reg_222          |  10|   0|   13|          3|
    |tmp_295_cast_reg_235          |  13|   0|   15|          2|
    |tmp_reg_217                   |  10|   0|   64|         54|
    |tmp_s_reg_263                 |  32|   0|   32|          0|
    |w_18_reg_243                  |   3|   0|    3|          0|
    |w_reg_104                     |   3|   0|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 207|   0|  266|         59|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      avgpool     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      avgpool     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      avgpool     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      avgpool     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      avgpool     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      avgpool     | return value |
|output_r_address0          | out |    9|  ap_memory |     output_r     |     array    |
|output_r_ce0               | out |    1|  ap_memory |     output_r     |     array    |
|output_r_we0               | out |    1|  ap_memory |     output_r     |     array    |
|output_r_d0                | out |   32|  ap_memory |     output_r     |     array    |
|conv_last_output_address0  | out |   13|  ap_memory | conv_last_output |     array    |
|conv_last_output_ce0       | out |    1|  ap_memory | conv_last_output |     array    |
|conv_last_output_q0        |  in |   32|  ap_memory | conv_last_output |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

