
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 2013.2 EDK_P.68d
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#include "xparameters_ps.h"

#define STDIN_BASEADDRESS 0xE0001000
#define STDOUT_BASEADDRESS 0xE0001000

/******************************************************************/

/* Definitions for driver AXIVDMA */
#define XPAR_XAXIVDMA_NUM_INSTANCES 1

/* Definitions for peripheral AXI_VDMA_1 */
#define XPAR_AXI_VDMA_1_DEVICE_ID 0
#define XPAR_AXI_VDMA_1_BASEADDR 0x43000000
#define XPAR_AXI_VDMA_1_HIGHADDR 0x4300FFFF
#define XPAR_AXI_VDMA_1_NUM_FSTORES 3
#define XPAR_AXI_VDMA_1_INCLUDE_MM2S 0
#define XPAR_AXI_VDMA_1_INCLUDE_MM2S_DRE 0
#define XPAR_AXI_VDMA_1_M_AXI_MM2S_DATA_WIDTH 64
#define XPAR_AXI_VDMA_1_INCLUDE_S2MM 1
#define XPAR_AXI_VDMA_1_INCLUDE_S2MM_DRE 1
#define XPAR_AXI_VDMA_1_M_AXI_S2MM_DATA_WIDTH 64
#define XPAR_AXI_VDMA_1_AXI_MM2S_ACLK_FREQ_HZ 0
#define XPAR_AXI_VDMA_1_AXI_S2MM_ACLK_FREQ_HZ 0
#define XPAR_AXI_VDMA_1_MM2S_GENLOCK_MODE 0
#define XPAR_AXI_VDMA_1_MM2S_GENLOCK_NUM_MASTERS 1
#define XPAR_AXI_VDMA_1_S2MM_GENLOCK_MODE 2
#define XPAR_AXI_VDMA_1_S2MM_GENLOCK_NUM_MASTERS 1
#define XPAR_AXI_VDMA_1_INCLUDE_SG 0
#define XPAR_AXI_VDMA_1_ENABLE_VIDPRMTR_READS 1
#define XPAR_AXI_VDMA_1_USE_FSYNC 1
#define XPAR_AXI_VDMA_1_FLUSH_ON_FSYNC 1
#define XPAR_AXI_VDMA_1_MM2S_LINEBUFFER_DEPTH 512
#define XPAR_AXI_VDMA_1_S2MM_LINEBUFFER_DEPTH 512
#define XPAR_AXI_VDMA_1_INCLUDE_INTERNAL_GENLOCK 1
#define XPAR_AXI_VDMA_1_S2MM_SOF_ENABLE 1
#define XPAR_AXI_VDMA_1_M_AXIS_MM2S_TDATA_WIDTH 32
#define XPAR_AXI_VDMA_1_S_AXIS_S2MM_TDATA_WIDTH 32
#define XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_1 0
#define XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_5 0
#define XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_6 0
#define XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_7 0
#define XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_9 0
#define XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_13 0
#define XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_14 0
#define XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_15 0
#define XPAR_AXI_VDMA_1_ENABLE_DEBUG_ALL 0


/******************************************************************/

/* Canonical definitions for peripheral AXI_VDMA_1 */
#define XPAR_AXIVDMA_0_DEVICE_ID XPAR_AXI_VDMA_1_DEVICE_ID
#define XPAR_AXIVDMA_0_BASEADDR 0x43000000
#define XPAR_AXIVDMA_0_HIGHADDR 0x4300FFFF
#define XPAR_AXIVDMA_0_NUM_FSTORES 3
#define XPAR_AXIVDMA_0_INCLUDE_MM2S 0
#define XPAR_AXIVDMA_0_INCLUDE_MM2S_DRE 0
#define XPAR_AXIVDMA_0_M_AXI_MM2S_DATA_WIDTH 64
#define XPAR_AXIVDMA_0_INCLUDE_S2MM 1
#define XPAR_AXIVDMA_0_INCLUDE_S2MM_DRE 1
#define XPAR_AXIVDMA_0_M_AXI_S2MM_DATA_WIDTH 64
#define XPAR_AXIVDMA_0_AXI_MM2S_ACLK_FREQ_HZ 0
#define XPAR_AXIVDMA_0_AXI_S2MM_ACLK_FREQ_HZ 0
#define XPAR_AXIVDMA_0_MM2S_GENLOCK_MODE 0
#define XPAR_AXIVDMA_0_MM2S_GENLOCK_NUM_MASTERS 1
#define XPAR_AXIVDMA_0_S2MM_GENLOCK_MODE 2
#define XPAR_AXIVDMA_0_S2MM_GENLOCK_NUM_MASTERS 1
#define XPAR_AXIVDMA_0_INCLUDE_SG 0
#define XPAR_AXIVDMA_0_ENABLE_VIDPRMTR_READS 1
#define XPAR_AXIVDMA_0_USE_FSYNC 1
#define XPAR_AXIVDMA_0_FLUSH_ON_FSYNC 1
#define XPAR_AXIVDMA_0_MM2S_LINEBUFFER_DEPTH 512
#define XPAR_AXIVDMA_0_S2MM_LINEBUFFER_DEPTH 512
#define XPAR_AXIVDMA_0_INCLUDE_INTERNAL_GENLOCK 1
#define XPAR_AXIVDMA_0_S2MM_SOF_ENABLE 1
#define XPAR_AXIVDMA_0_M_AXIS_MM2S_TDATA_WIDTH 32
#define XPAR_AXIVDMA_0_S_AXIS_S2MM_TDATA_WIDTH 32
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_1 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_5 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_6 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_7 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_9 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_13 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_14 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_15 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_ALL 0


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 2

/* Definitions for peripheral FMC_IMAGEON_IIC */
#define XPAR_FMC_IMAGEON_IIC_DEVICE_ID 0
#define XPAR_FMC_IMAGEON_IIC_BASEADDR 0x41610000
#define XPAR_FMC_IMAGEON_IIC_HIGHADDR 0x4161FFFF
#define XPAR_FMC_IMAGEON_IIC_TEN_BIT_ADR 0
#define XPAR_FMC_IMAGEON_IIC_GPO_WIDTH 1


/* Definitions for peripheral IIC_MAIN */
#define XPAR_IIC_MAIN_DEVICE_ID 1
#define XPAR_IIC_MAIN_BASEADDR 0x41600000
#define XPAR_IIC_MAIN_HIGHADDR 0x4160FFFF
#define XPAR_IIC_MAIN_TEN_BIT_ADR 0
#define XPAR_IIC_MAIN_GPO_WIDTH 3


/******************************************************************/

/* Canonical definitions for peripheral FMC_IMAGEON_IIC */
#define XPAR_IIC_0_DEVICE_ID XPAR_FMC_IMAGEON_IIC_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x41610000
#define XPAR_IIC_0_HIGHADDR 0x4161FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1

/* Canonical definitions for peripheral IIC_MAIN */
#define XPAR_IIC_1_DEVICE_ID XPAR_IIC_MAIN_DEVICE_ID
#define XPAR_IIC_1_BASEADDR 0x41600000
#define XPAR_IIC_1_HIGHADDR 0x4160FFFF
#define XPAR_IIC_1_TEN_BIT_ADR 0
#define XPAR_IIC_1_GPO_WIDTH 3


/******************************************************************/


/* Definitions for peripheral FMC_IMAGEON_VITA_RECEIVER_1 */
#define XPAR_FMC_IMAGEON_VITA_RECEIVER_1_BASEADDR 0x43CB0000
#define XPAR_FMC_IMAGEON_VITA_RECEIVER_1_HIGHADDR 0x43CBFFFF


/* Definitions for peripheral PS7_AFI_0 */
#define XPAR_PS7_AFI_0_S_AXI_BASEADDR 0xF8008000
#define XPAR_PS7_AFI_0_S_AXI_HIGHADDR 0xF8008FFF


/* Definitions for peripheral PS7_AFI_1 */
#define XPAR_PS7_AFI_1_S_AXI_BASEADDR 0xF8009000
#define XPAR_PS7_AFI_1_S_AXI_HIGHADDR 0xF8009FFF


/* Definitions for peripheral PS7_AFI_2 */
#define XPAR_PS7_AFI_2_S_AXI_BASEADDR 0xF800A000
#define XPAR_PS7_AFI_2_S_AXI_HIGHADDR 0xF800AFFF


/* Definitions for peripheral PS7_AFI_3 */
#define XPAR_PS7_AFI_3_S_AXI_BASEADDR 0xF800B000
#define XPAR_PS7_AFI_3_S_AXI_HIGHADDR 0xF800BFFF


/* Definitions for peripheral PS7_DDR_0 */
#define XPAR_PS7_DDR_0_S_AXI_BASEADDR 0x00100000
#define XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x3FFFFFFF


/* Definitions for peripheral PS7_DDRC_0 */
#define XPAR_PS7_DDRC_0_S_AXI_BASEADDR 0xF8006000
#define XPAR_PS7_DDRC_0_S_AXI_HIGHADDR 0xF8006FFF


/* Definitions for peripheral PS7_IOP_BUS_CONFIG_0 */
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_BASEADDR 0xE0200000
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_HIGHADDR 0xE0200FFF


/* Definitions for peripheral PS7_QSPI_LINEAR_0 */
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_BASEADDR 0xFC000000
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_HIGHADDR 0xFCFFFFFF


/* Definitions for peripheral PS7_RAM_0 */
#define XPAR_PS7_RAM_0_S_AXI_BASEADDR 0x00000000
#define XPAR_PS7_RAM_0_S_AXI_HIGHADDR 0x0002FFFF


/* Definitions for peripheral PS7_RAM_1 */
#define XPAR_PS7_RAM_1_S_AXI_BASEADDR 0xFFFF0000
#define XPAR_PS7_RAM_1_S_AXI_HIGHADDR 0xFFFFFDFF


/* Definitions for peripheral PS7_SD_0 */
#define XPAR_PS7_SD_0_S_AXI_BASEADDR 0xE0100000
#define XPAR_PS7_SD_0_S_AXI_HIGHADDR 0xE0100FFF


/* Definitions for peripheral PS7_SLCR_0 */
#define XPAR_PS7_SLCR_0_S_AXI_BASEADDR 0xF8000000
#define XPAR_PS7_SLCR_0_S_AXI_HIGHADDR 0xF8000FFF


/******************************************************************/

/* Definitions for driver CANPS */
#define XPAR_XCANPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_CAN_0 */
#define XPAR_PS7_CAN_0_DEVICE_ID 0
#define XPAR_PS7_CAN_0_BASEADDR 0xE0008000
#define XPAR_PS7_CAN_0_HIGHADDR 0xE0008FFF
#define XPAR_PS7_CAN_0_CAN_CLK_FREQ_HZ 23809523


/******************************************************************/

/* Canonical definitions for peripheral PS7_CAN_0 */
#define XPAR_XCANPS_0_DEVICE_ID XPAR_PS7_CAN_0_DEVICE_ID
#define XPAR_XCANPS_0_BASEADDR 0xE0008000
#define XPAR_XCANPS_0_HIGHADDR 0xE0008FFF
#define XPAR_XCANPS_0_CAN_CLK_FREQ_HZ 23809523


/******************************************************************/

/* Definitions for driver DEVCFG */
#define XPAR_XDCFG_NUM_INSTANCES 1

/* Definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_PS7_DEV_CFG_0_DEVICE_ID 0
#define XPAR_PS7_DEV_CFG_0_BASEADDR 0xF8007000
#define XPAR_PS7_DEV_CFG_0_HIGHADDR 0xF8007FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_XDCFG_0_DEVICE_ID XPAR_PS7_DEV_CFG_0_DEVICE_ID
#define XPAR_XDCFG_0_BASEADDR 0xF8007000
#define XPAR_XDCFG_0_HIGHADDR 0xF8007FFF


/******************************************************************/

/* Definitions for driver DMAPS */
#define XPAR_XDMAPS_NUM_INSTANCES 2

/* Definitions for peripheral PS7_DMA_NS */
#define XPAR_PS7_DMA_NS_DEVICE_ID 0
#define XPAR_PS7_DMA_NS_BASEADDR 0xF8004000
#define XPAR_PS7_DMA_NS_HIGHADDR 0xF8004FFF


/* Definitions for peripheral PS7_DMA_S */
#define XPAR_PS7_DMA_S_DEVICE_ID 1
#define XPAR_PS7_DMA_S_BASEADDR 0xF8003000
#define XPAR_PS7_DMA_S_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DMA_NS */
#define XPAR_XDMAPS_0_DEVICE_ID XPAR_PS7_DMA_NS_DEVICE_ID
#define XPAR_XDMAPS_0_BASEADDR 0xF8004000
#define XPAR_XDMAPS_0_HIGHADDR 0xF8004FFF

/* Canonical definitions for peripheral PS7_DMA_S */
#define XPAR_XDMAPS_1_DEVICE_ID XPAR_PS7_DMA_S_DEVICE_ID
#define XPAR_XDMAPS_1_BASEADDR 0xF8003000
#define XPAR_XDMAPS_1_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Definitions for driver EMACPS */
#define XPAR_XEMACPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_PS7_ETHERNET_0_DEVICE_ID 0
#define XPAR_PS7_ETHERNET_0_BASEADDR 0xE000B000
#define XPAR_PS7_ETHERNET_0_HIGHADDR 0xE000BFFF
#define XPAR_PS7_ETHERNET_0_ENET_CLK_FREQ_HZ 25000000
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV0 8
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV1 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV0 8
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV1 5
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 8
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV1 50


/******************************************************************/

/* Canonical definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_XEMACPS_0_DEVICE_ID XPAR_PS7_ETHERNET_0_DEVICE_ID
#define XPAR_XEMACPS_0_BASEADDR 0xE000B000
#define XPAR_XEMACPS_0_HIGHADDR 0xE000BFFF
#define XPAR_XEMACPS_0_ENET_CLK_FREQ_HZ 25000000
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV0 8
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV1 1
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV0 8
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV1 5
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV0 8
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV1 50


/******************************************************************/

/* Definitions for driver GPIOPS */
#define XPAR_XGPIOPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_GPIO_0 */
#define XPAR_PS7_GPIO_0_DEVICE_ID 0
#define XPAR_PS7_GPIO_0_BASEADDR 0xE000A000
#define XPAR_PS7_GPIO_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_GPIO_0 */
#define XPAR_XGPIOPS_0_DEVICE_ID XPAR_PS7_GPIO_0_DEVICE_ID
#define XPAR_XGPIOPS_0_BASEADDR 0xE000A000
#define XPAR_XGPIOPS_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Definitions for driver IICPS */
#define XPAR_XIICPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_I2C_0 */
#define XPAR_PS7_I2C_0_DEVICE_ID 0
#define XPAR_PS7_I2C_0_BASEADDR 0xE0004000
#define XPAR_PS7_I2C_0_HIGHADDR 0xE0004FFF
#define XPAR_PS7_I2C_0_I2C_CLK_FREQ_HZ 111111115


/******************************************************************/

/* Canonical definitions for peripheral PS7_I2C_0 */
#define XPAR_XIICPS_0_DEVICE_ID XPAR_PS7_I2C_0_DEVICE_ID
#define XPAR_XIICPS_0_BASEADDR 0xE0004000
#define XPAR_XIICPS_0_HIGHADDR 0xE0004FFF
#define XPAR_XIICPS_0_I2C_CLK_FREQ_HZ 111111115


/******************************************************************/

/* Definitions for driver QSPIPS */
#define XPAR_XQSPIPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_QSPI_0 */
#define XPAR_PS7_QSPI_0_DEVICE_ID 0
#define XPAR_PS7_QSPI_0_BASEADDR 0xE000D000
#define XPAR_PS7_QSPI_0_HIGHADDR 0xE000DFFF
#define XPAR_PS7_QSPI_0_QSPI_CLK_FREQ_HZ 190476196
#define XPAR_PS7_QSPI_0_QSPI_MODE 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_QSPI_0 */
#define XPAR_XQSPIPS_0_DEVICE_ID XPAR_PS7_QSPI_0_DEVICE_ID
#define XPAR_XQSPIPS_0_BASEADDR 0xE000D000
#define XPAR_XQSPIPS_0_HIGHADDR 0xE000DFFF
#define XPAR_XQSPIPS_0_QSPI_CLK_FREQ_HZ 190476196
#define XPAR_XQSPIPS_0_QSPI_MODE 0


/******************************************************************/

/* Definitions for driver SCUGIC */
#define XPAR_XSCUGIC_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_PS7_SCUGIC_0_DEVICE_ID 0
#define XPAR_PS7_SCUGIC_0_BASEADDR 0xF8F00100
#define XPAR_PS7_SCUGIC_0_HIGHADDR 0xF8F001FF
#define XPAR_PS7_SCUGIC_0_DIST_BASEADDR 0xF8F01000


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_SCUGIC_0_DEVICE_ID XPAR_PS7_SCUGIC_0_DEVICE_ID
#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF8F00100
#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF8F001FF
#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF8F01000


/******************************************************************/

/* Definitions for driver SCUTIMER */
#define XPAR_XSCUTIMER_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_PS7_SCUTIMER_0_DEVICE_ID 0
#define XPAR_PS7_SCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_PS7_SCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_XSCUTIMER_0_DEVICE_ID XPAR_PS7_SCUTIMER_0_DEVICE_ID
#define XPAR_XSCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_XSCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Definitions for driver SCUWDT */
#define XPAR_XSCUWDT_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_PS7_SCUWDT_0_DEVICE_ID 0
#define XPAR_PS7_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_PS7_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_SCUWDT_0_DEVICE_ID XPAR_PS7_SCUWDT_0_DEVICE_ID
#define XPAR_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Definitions for driver UARTPS */
#define XPAR_XUARTPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_UART_1 */
#define XPAR_PS7_UART_1_DEVICE_ID 0
#define XPAR_PS7_UART_1_BASEADDR 0xE0001000
#define XPAR_PS7_UART_1_HIGHADDR 0xE0001FFF
#define XPAR_PS7_UART_1_UART_CLK_FREQ_HZ 50000000
#define XPAR_PS7_UART_1_HAS_MODEM 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_UART_1 */
#define XPAR_XUARTPS_0_DEVICE_ID XPAR_PS7_UART_1_DEVICE_ID
#define XPAR_XUARTPS_0_BASEADDR 0xE0001000
#define XPAR_XUARTPS_0_HIGHADDR 0xE0001FFF
#define XPAR_XUARTPS_0_UART_CLK_FREQ_HZ 50000000
#define XPAR_XUARTPS_0_HAS_MODEM 0


/******************************************************************/

/* Definitions for driver USBPS */
#define XPAR_XUSBPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_USB_0 */
#define XPAR_PS7_USB_0_DEVICE_ID 0
#define XPAR_PS7_USB_0_BASEADDR 0xE0002000
#define XPAR_PS7_USB_0_HIGHADDR 0xE0002FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_USB_0 */
#define XPAR_XUSBPS_0_DEVICE_ID XPAR_PS7_USB_0_DEVICE_ID
#define XPAR_XUSBPS_0_BASEADDR 0xE0002000
#define XPAR_XUSBPS_0_HIGHADDR 0xE0002FFF


/******************************************************************/

/* Definitions for driver CCM */
#define XPAR_CCM_NUM_INSTANCES 1

/* Definitions for peripheral V_CCM_1 */
#define XPAR_V_CCM_1_BASEADDR 0x43C50000
#define XPAR_V_CCM_1_DEVICE_ID 0
#define XPAR_V_CCM_1_HIGHADDR 0x43C5FFFF
#define XPAR_V_CCM_1_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_CCM_1_S_AXIS_VIDEO_FORMAT 2
#define XPAR_V_CCM_1_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_CCM_1_M_AXIS_VIDEO_FORMAT 2
#define XPAR_V_CCM_1_ACTIVE_COLS 1920
#define XPAR_V_CCM_1_ACTIVE_ROWS 1080
#define XPAR_V_CCM_1_CLIP 255
#define XPAR_V_CCM_1_CLAMP 0
#define XPAR_V_CCM_1_K11 16384
#define XPAR_V_CCM_1_K12 0
#define XPAR_V_CCM_1_K13 0
#define XPAR_V_CCM_1_K21 0
#define XPAR_V_CCM_1_K22 16384
#define XPAR_V_CCM_1_K23 0
#define XPAR_V_CCM_1_K31 0
#define XPAR_V_CCM_1_K32 0
#define XPAR_V_CCM_1_K33 16384
#define XPAR_V_CCM_1_ROFFSET 0
#define XPAR_V_CCM_1_GOFFSET 0
#define XPAR_V_CCM_1_BOFFSET 0


/******************************************************************/

/* Canonical definitions for peripheral V_CCM_1 */
#define XPAR_CCM_0_DEVICE_ID XPAR_V_CCM_1_DEVICE_ID
#define XPAR_CCM_0_BASEADDR 0x43C50000
#define XPAR_CCM_0_HIGHADDR 0x43C5FFFF
#define XPAR_CCM_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_CCM_0_S_AXIS_VIDEO_FORMAT 2
#define XPAR_CCM_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_CCM_0_M_AXIS_VIDEO_FORMAT 2
#define XPAR_CCM_0_ACTIVE_COLS 1920
#define XPAR_CCM_0_ACTIVE_ROWS 1080
#define XPAR_CCM_0_CLIP 255
#define XPAR_CCM_0_CLAMP 0
#define XPAR_CCM_0_K11 16384
#define XPAR_CCM_0_K12 0
#define XPAR_CCM_0_K13 0
#define XPAR_CCM_0_K21 0
#define XPAR_CCM_0_K22 16384
#define XPAR_CCM_0_K23 0
#define XPAR_CCM_0_K31 0
#define XPAR_CCM_0_K32 0
#define XPAR_CCM_0_K33 16384
#define XPAR_CCM_0_ROFFSET 0
#define XPAR_CCM_0_GOFFSET 0
#define XPAR_CCM_0_BOFFSET 0


/******************************************************************/


/* Definitions for peripheral V_CFA_1 */
#define XPAR_V_CFA_1_BASEADDR 0x43C10000
#define XPAR_V_CFA_1_HIGHADDR 0x43C1FFFF


/******************************************************************/

/* Canonical definitions for peripheral V_CFA_1 */
#define XPAR_CFA_0_BASEADDR 0x43C10000
#define XPAR_CFA_0_HIGHADDR 0x43C1FFFF


/******************************************************************/

/* Definitions for driver CRESAMPLE */
#define XPAR_CRESAMPLE_NUM_INSTANCES 1

/* Definitions for peripheral V_CRESAMPLE_1 */
#define XPAR_V_CRESAMPLE_1_BASEADDR 0x43C90000
#define XPAR_V_CRESAMPLE_1_HIGHADDR 0x43C9FFFF
#define XPAR_V_CRESAMPLE_1_DEVICE_ID 0
#define XPAR_V_CRESAMPLE_1_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_CRESAMPLE_1_S_AXIS_VIDEO_FORMAT 1
#define XPAR_V_CRESAMPLE_1_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_V_CRESAMPLE_1_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_CRESAMPLE_1_M_AXIS_VIDEO_FORMAT 0
#define XPAR_V_CRESAMPLE_1_M_AXIS_VIDEO_TDATA_WIDTH 16
#define XPAR_V_CRESAMPLE_1_HAS_AXI4_LITE 1
#define XPAR_V_CRESAMPLE_1_HAS_DEBUG 0
#define XPAR_V_CRESAMPLE_1_HAS_INTC_IF 0
#define XPAR_V_CRESAMPLE_1_MAX_COLS 1920
#define XPAR_V_CRESAMPLE_1_ACTIVE_COLS 1920
#define XPAR_V_CRESAMPLE_1_ACTIVE_ROWS 1080
#define XPAR_V_CRESAMPLE_1_CHROMA_PARITY 1
#define XPAR_V_CRESAMPLE_1_FIELD_PARITY 1
#define XPAR_V_CRESAMPLE_1_INTERLACED 0
#define XPAR_V_CRESAMPLE_1_NUM_H_TAPS 3
#define XPAR_V_CRESAMPLE_1_NUM_V_TAPS 0
#define XPAR_V_CRESAMPLE_1_CONVERT_TYPE 1
#define XPAR_V_CRESAMPLE_1_COEF_WIDTH 16


/******************************************************************/

/* Canonical definitions for peripheral V_CRESAMPLE_1 */
#define XPAR_CRESAMPLE_0_DEVICE_ID XPAR_V_CRESAMPLE_1_DEVICE_ID
#define XPAR_CRESAMPLE_0_BASEADDR 0x43C90000
#define XPAR_CRESAMPLE_0_HIGHADDR 0x43C9FFFF
#define XPAR_CRESAMPLE_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_CRESAMPLE_0_S_AXIS_VIDEO_FORMAT 1
#define XPAR_CRESAMPLE_0_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_CRESAMPLE_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_CRESAMPLE_0_M_AXIS_VIDEO_FORMAT 0
#define XPAR_CRESAMPLE_0_M_AXIS_VIDEO_TDATA_WIDTH 16
#define XPAR_CRESAMPLE_0_HAS_AXI4_LITE 1
#define XPAR_CRESAMPLE_0_HAS_DEBUG 0
#define XPAR_CRESAMPLE_0_HAS_INTC_IF 0
#define XPAR_CRESAMPLE_0_MAX_COLS 1920
#define XPAR_CRESAMPLE_0_ACTIVE_COLS 1920
#define XPAR_CRESAMPLE_0_ACTIVE_ROWS 1080
#define XPAR_CRESAMPLE_0_CHROMA_PARITY 1
#define XPAR_CRESAMPLE_0_FIELD_PARITY 1
#define XPAR_CRESAMPLE_0_INTERLACED 0
#define XPAR_CRESAMPLE_0_NUM_H_TAPS 3
#define XPAR_CRESAMPLE_0_NUM_V_TAPS 0
#define XPAR_CRESAMPLE_0_CONVERT_TYPE 1
#define XPAR_CRESAMPLE_0_COEF_WIDTH 16


/******************************************************************/

/* Definitions for driver ENHANCE */
#define XPAR_ENHANCE_NUM_INSTANCES 1

/* Definitions for peripheral V_ENHANCE_1 */
#define XPAR_V_ENHANCE_1_BASEADDR 0x43C80000
#define XPAR_V_ENHANCE_1_HIGHADDR 0x43C8FFFF
#define XPAR_V_ENHANCE_1_DEVICE_ID 0
#define XPAR_V_ENHANCE_1_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_ENHANCE_1_S_AXIS_VIDEO_FORMAT 1
#define XPAR_V_ENHANCE_1_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_V_ENHANCE_1_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_ENHANCE_1_M_AXIS_VIDEO_FORMAT 1
#define XPAR_V_ENHANCE_1_M_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_V_ENHANCE_1_HAS_AXI4_LITE 1
#define XPAR_V_ENHANCE_1_HAS_DEBUG 0
#define XPAR_V_ENHANCE_1_HAS_INTC_IF 0
#define XPAR_V_ENHANCE_1_MAX_COLS 1920
#define XPAR_V_ENHANCE_1_ACTIVE_COLS 1920
#define XPAR_V_ENHANCE_1_ACTIVE_ROWS 1080
#define XPAR_V_ENHANCE_1_HAS_NOISE 1
#define XPAR_V_ENHANCE_1_HAS_ENHANCE 1
#define XPAR_V_ENHANCE_1_HAS_HALO 1
#define XPAR_V_ENHANCE_1_HAS_ALIAS 0
#define XPAR_V_ENHANCE_1_OPT_SIZE 0
#define XPAR_V_ENHANCE_1_NOISE_THRESHOLD 192
#define XPAR_V_ENHANCE_1_ENHANCE_STRENGTH 4096
#define XPAR_V_ENHANCE_1_HALO_SUPPRESS 24576


/******************************************************************/

/* Canonical definitions for peripheral V_ENHANCE_1 */
#define XPAR_ENHANCE_0_DEVICE_ID XPAR_V_ENHANCE_1_DEVICE_ID
#define XPAR_ENHANCE_0_BASEADDR 0x43C80000
#define XPAR_ENHANCE_0_HIGHADDR 0x43C8FFFF
#define XPAR_ENHANCE_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_ENHANCE_0_S_AXIS_VIDEO_FORMAT 1
#define XPAR_ENHANCE_0_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_ENHANCE_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_ENHANCE_0_M_AXIS_VIDEO_FORMAT 1
#define XPAR_ENHANCE_0_M_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_ENHANCE_0_HAS_AXI4_LITE 1
#define XPAR_ENHANCE_0_HAS_DEBUG 0
#define XPAR_ENHANCE_0_HAS_INTC_IF 0
#define XPAR_ENHANCE_0_MAX_COLS 1920
#define XPAR_ENHANCE_0_ACTIVE_COLS 1920
#define XPAR_ENHANCE_0_ACTIVE_ROWS 1080
#define XPAR_ENHANCE_0_HAS_NOISE 1
#define XPAR_ENHANCE_0_HAS_ENHANCE 1
#define XPAR_ENHANCE_0_HAS_HALO 1
#define XPAR_ENHANCE_0_HAS_ALIAS 0
#define XPAR_ENHANCE_0_OPT_SIZE 0
#define XPAR_ENHANCE_0_NOISE_THRESHOLD 192
#define XPAR_ENHANCE_0_ENHANCE_STRENGTH 4096
#define XPAR_ENHANCE_0_HALO_SUPPRESS 24576


/******************************************************************/

/* Definitions for driver GAMMA */
#define XPAR_GAMMA_NUM_INSTANCES 1

/* Definitions for peripheral V_GAMMA_1 */
#define XPAR_V_GAMMA_1_DEVICE_ID 0
#define XPAR_V_GAMMA_1_BASEADDR 0x43C60000
#define XPAR_V_GAMMA_1_HIGHADDR 0x43C6FFFF
#define XPAR_V_GAMMA_1_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_GAMMA_1_S_AXIS_VIDEO_FORMAT 2
#define XPAR_V_GAMMA_1_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_GAMMA_1_M_AXIS_VIDEO_FORMAT 2
#define XPAR_V_GAMMA_1_M_AXIS_VIDEO_FORMAT 2
#define XPAR_V_GAMMA_1_ACTIVE_COLS 1920
#define XPAR_V_GAMMA_1_ACTIVE_ROWS 1080
#define XPAR_V_GAMMA_1_INTPOL 0
#define XPAR_V_GAMMA_1_LUTS 3
#define XPAR_V_GAMMA_1_DBL_BUF 0


/******************************************************************/

/* Canonical definitions for peripheral V_GAMMA_1 */
#define XPAR_GAMMA_0_DEVICE_ID XPAR_V_GAMMA_1_DEVICE_ID
#define XPAR_GAMMA_0_BASEADDR 0x43C60000
#define XPAR_GAMMA_0_HIGHADDR 0x43C6FFFF
#define XPAR_GAMMA_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_GAMMA_0_S_AXIS_VIDEO_FORMAT 2
#define XPAR_GAMMA_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_GAMMA_0_M_AXIS_VIDEO_FORMAT 2
#define XPAR_GAMMA_0_M_AXIS_VIDEO_FORMAT 2
#define XPAR_GAMMA_0_ACTIVE_COLS 1920
#define XPAR_GAMMA_0_ACTIVE_ROWS 1080
#define XPAR_GAMMA_0_INTPOL 0
#define XPAR_GAMMA_0_LUTS 3
#define XPAR_GAMMA_0_DBL_BUF 0


/******************************************************************/

/* Definitions for driver RGB2YCRCB */
#define XPAR_RGB2YCRCB_NUM_INSTANCES 1

/* Definitions for peripheral V_RGB2YCRCB_1 */
#define XPAR_V_RGB2YCRCB_1_BASEADDR 0x43C70000
#define XPAR_V_RGB2YCRCB_1_HIGHADDR 0x43C7FFFF
#define XPAR_V_RGB2YCRCB_1_DEVICE_ID 0
#define XPAR_V_RGB2YCRCB_1_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_RGB2YCRCB_1_S_AXIS_VIDEO_FORMAT 2
#define XPAR_V_RGB2YCRCB_1_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_V_RGB2YCRCB_1_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_RGB2YCRCB_1_M_AXIS_VIDEO_FORMAT 1
#define XPAR_V_RGB2YCRCB_1_M_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_V_RGB2YCRCB_1_HAS_AXI4_LITE 1
#define XPAR_V_RGB2YCRCB_1_HAS_DEBUG 0
#define XPAR_V_RGB2YCRCB_1_HAS_INTC_IF 0
#define XPAR_V_RGB2YCRCB_1_MAX_COLS 1920
#define XPAR_V_RGB2YCRCB_1_ACTIVE_COLS 1920
#define XPAR_V_RGB2YCRCB_1_ACTIVE_ROWS 1080
#define XPAR_V_RGB2YCRCB_1_HAS_CLIP 1
#define XPAR_V_RGB2YCRCB_1_HAS_CLAMP 1
#define XPAR_V_RGB2YCRCB_1_ACOEF 19595
#define XPAR_V_RGB2YCRCB_1_BCOEF 7471
#define XPAR_V_RGB2YCRCB_1_CCOEF 46727
#define XPAR_V_RGB2YCRCB_1_DCOEF 36962
#define XPAR_V_RGB2YCRCB_1_YOFFSET 16
#define XPAR_V_RGB2YCRCB_1_CBOFFSET 128
#define XPAR_V_RGB2YCRCB_1_CROFFSET 128
#define XPAR_V_RGB2YCRCB_1_YMAX 240
#define XPAR_V_RGB2YCRCB_1_YMIN 16
#define XPAR_V_RGB2YCRCB_1_CBMAX 240
#define XPAR_V_RGB2YCRCB_1_CBMIN 16
#define XPAR_V_RGB2YCRCB_1_CRMAX 240
#define XPAR_V_RGB2YCRCB_1_CRMIN 16


/******************************************************************/

/* Canonical definitions for peripheral V_RGB2YCRCB_1 */
#define XPAR_RGB2YCRCB_0_DEVICE_ID XPAR_V_RGB2YCRCB_1_DEVICE_ID
#define XPAR_RGB2YCRCB_0_BASEADDR 0x43C70000
#define XPAR_RGB2YCRCB_0_HIGHADDR 0x43C7FFFF
#define XPAR_RGB2YCRCB_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_RGB2YCRCB_0_S_AXIS_VIDEO_FORMAT 2
#define XPAR_RGB2YCRCB_0_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_RGB2YCRCB_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_RGB2YCRCB_0_M_AXIS_VIDEO_FORMAT 1
#define XPAR_RGB2YCRCB_0_M_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_RGB2YCRCB_0_HAS_AXI4_LITE 1
#define XPAR_RGB2YCRCB_0_HAS_DEBUG 0
#define XPAR_RGB2YCRCB_0_HAS_INTC_IF 0
#define XPAR_RGB2YCRCB_0_MAX_COLS 1920
#define XPAR_RGB2YCRCB_0_ACTIVE_COLS 1920
#define XPAR_RGB2YCRCB_0_ACTIVE_ROWS 1080
#define XPAR_RGB2YCRCB_0_HAS_CLIP 1
#define XPAR_RGB2YCRCB_0_HAS_CLAMP 1
#define XPAR_RGB2YCRCB_0_ACOEF 19595
#define XPAR_RGB2YCRCB_0_BCOEF 7471
#define XPAR_RGB2YCRCB_0_CCOEF 46727
#define XPAR_RGB2YCRCB_0_DCOEF 36962
#define XPAR_RGB2YCRCB_0_YOFFSET 16
#define XPAR_RGB2YCRCB_0_CBOFFSET 128
#define XPAR_RGB2YCRCB_0_CROFFSET 128
#define XPAR_RGB2YCRCB_0_YMAX 240
#define XPAR_RGB2YCRCB_0_YMIN 16
#define XPAR_RGB2YCRCB_0_CBMAX 240
#define XPAR_RGB2YCRCB_0_CBMIN 16
#define XPAR_RGB2YCRCB_0_CRMAX 240
#define XPAR_RGB2YCRCB_0_CRMIN 16


/******************************************************************/


/* Definitions for peripheral V_SPC_1 */
#define XPAR_V_SPC_1_BASEADDR 0x43C00000
#define XPAR_V_SPC_1_HIGHADDR 0x43C0FFFF


/******************************************************************/

/* Canonical definitions for peripheral V_SPC_1 */
#define XPAR_DPC_0_BASEADDR 0x43C00000
#define XPAR_DPC_0_HIGHADDR 0x43C0FFFF


/******************************************************************/


/* Definitions for peripheral V_STATS_1 */
#define XPAR_V_STATS_1_BASEADDR 0x43C40000
#define XPAR_V_STATS_1_HIGHADDR 0x43C4FFFF


/******************************************************************/

/* Canonical definitions for peripheral V_STATS_1 */
#define XPAR_STATS_0_BASEADDR 0x43C40000
#define XPAR_STATS_0_HIGHADDR 0x43C4FFFF


/******************************************************************/

/* Definitions for driver VTC */
#define XPAR_XVTC_NUM_INSTANCES 1

/* Definitions for peripheral V_TC_1 */
#define XPAR_V_TC_1_DEVICE_ID 0
#define XPAR_V_TC_1_BASEADDR 0x43CA0000
#define XPAR_V_TC_1_HIGHADDR 0x43CAFFFF
#define XPAR_V_TC_1_GENERATE_EN 1
#define XPAR_V_TC_1_DETECT_EN 1
#define XPAR_V_TC_1_DET_HSYNC_EN 1
#define XPAR_V_TC_1_DET_VSYNC_EN 1
#define XPAR_V_TC_1_DET_HBLANK_EN 1
#define XPAR_V_TC_1_DET_VBLANK_EN 1
#define XPAR_V_TC_1_DET_AVIDEO_EN 1
#define XPAR_V_TC_1_DET_ACHROMA_EN 0


/******************************************************************/


/* Canonical definitions for peripheral V_TC_1 */
#define XPAR_VTC_0_DEVICE_ID XPAR_V_TC_1_DEVICE_ID
#define XPAR_VTC_0_BASEADDR 0x43CA0000
#define XPAR_VTC_0_HIGHADDR 0x43CAFFFF
#define XPAR_VTC_0_GENERATE_EN 1
#define XPAR_VTC_0_DETECT_EN 1
#define XPAR_VTC_0_DET_HSYNC_EN 1
#define XPAR_VTC_0_DET_VSYNC_EN 1
#define XPAR_VTC_0_DET_HBLANK_EN 1
#define XPAR_VTC_0_DET_VBLANK_EN 1
#define XPAR_VTC_0_DET_AVIDEO_EN 1
#define XPAR_VTC_0_DET_ACHROMA_EN 0


/******************************************************************/


/* Definitions for peripheral V_TPG_1 */
#define XPAR_V_TPG_1_BASEADDR 0x43C20000
#define XPAR_V_TPG_1_HIGHADDR 0x43C2FFFF


/* Definitions for peripheral V_TPG_2 */
#define XPAR_V_TPG_2_BASEADDR 0x43C30000
#define XPAR_V_TPG_2_HIGHADDR 0x43C3FFFF


/******************************************************************/

/* Canonical definitions for peripheral V_TPG_1 */
#define XPAR_TPG_0_BASEADDR 0x43C20000
#define XPAR_TPG_0_HIGHADDR 0x43C2FFFF

/* Canonical definitions for peripheral V_TPG_2 */
#define XPAR_TPG_1_BASEADDR 0x43C30000
#define XPAR_TPG_1_HIGHADDR 0x43C3FFFF


/******************************************************************/

/* Definition for CPU ID */
#define XPAR_CPU_ID 0

/* Definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_PS7_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687


/******************************************************************/

/* Canonical definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687


/******************************************************************/

