// Seed: 2045088411
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_5;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wor  id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  assign id_1 = id_2;
  assign id_7 = 1;
  assign id_7 = id_3;
  wire id_9;
  supply0 id_10 = 1;
endmodule
