<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: debugsup.c Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>debugsup.c</h1><a href="../../d0/d6/axp64_2debugsup_8c.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1998  Digital Equipment Corporation</span>
00004 <span class="comment"></span>
00005 <span class="comment">Module Name:</span>
00006 <span class="comment"></span>
00007 <span class="comment">   debugsup.c</span>
00008 <span class="comment"></span>
00009 <span class="comment">Abstract:</span>
00010 <span class="comment"></span>
00011 <span class="comment">    This module contains routines which provide support for the</span>
00012 <span class="comment">    kernel debugger on 64-bit Alpha systems.</span>
00013 <span class="comment"></span>
00014 <span class="comment">Author:</span>
00015 <span class="comment"></span>
00016 <span class="comment">    David N. Cutler (davec) 24-Feb-1998</span>
00017 <span class="comment"></span>
00018 <span class="comment">Revision History:</span>
00019 <span class="comment"></span>
00020 <span class="comment">--*/</span>
00021 
00022 <span class="preprocessor">#include "<a class="code" href="../../d4/d8/mi_8h.html">mi.h</a>"</span>
00023 
00024 PHARDWARE_PTE
<a name="l00025"></a><a class="code" href="../../d0/d6/axp64_2debugsup_8c.html#a0">00025</a> <a class="code" href="../../d0/d6/axp64_2debugsup_8c.html#a0">MiCheckAddress</a> (
00026     IN PVOID VirtualAddress,
00027     OUT PVOID *AccessAddress
00028     )
00029 
00030 <span class="comment">/*++</span>
00031 <span class="comment"></span>
00032 <span class="comment">Routine Description:</span>
00033 <span class="comment"></span>
00034 <span class="comment"></span>
00035 <span class="comment">    This function checks the specified virtual address for accessibility</span>
00036 <span class="comment">    and returns a pointer to the hardware PTE that maps the virtual address</span>
00037 <span class="comment">    and a 43-bit superpage address at which the address can be accessed.</span>
00038 <span class="comment"></span>
00039 <span class="comment">Arguments:</span>
00040 <span class="comment"></span>
00041 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00042 <span class="comment"></span>
00043 <span class="comment">    AccessAddress - Supplies a pointer to a variable that receives the</span>
00044 <span class="comment">         43-bit superpage address at which the address can be accessed.</span>
00045 <span class="comment"></span>
00046 <span class="comment">Return Value:</span>
00047 <span class="comment"></span>
00048 <span class="comment">    A value of NULL is returned if the address is invalid or not accessible.</span>
00049 <span class="comment">    Otherwise, a pointer to the PTE that maps the specified virtual address</span>
00050 <span class="comment">    is returned as the function value.</span>
00051 <span class="comment"></span>
00052 <span class="comment">--*/</span>
00053 
00054 {
00055 
00056     ULONG <a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a>;
00057     PHARDWARE_PTE Pdr1;
00058     PHARDWARE_PTE Pdr2;
00059     PHARDWARE_PTE Ptp;
00060 
00061     <span class="comment">//</span>
00062     <span class="comment">// If the high order 21 bits of the virtual address are not all 1's or</span>
00063     <span class="comment">// 0's, then the address is invalid. Otherwise, attempt to tranverse</span>
00064     <span class="comment">// the page directory hierarchy.</span>
00065     <span class="comment">//</span>
00066 
00067     <span class="keywordflow">if</span> ((ULONG_PTR)(((LONG_PTR)VirtualAddress &gt;&gt; 43) + 1) &gt; 1) {
00068         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00069     }
00070 
00071     <span class="comment">//</span>
00072     <span class="comment">// Compute the 43-bit superpage address of the level one page</span>
00073     <span class="comment">// directory page and check to see if the level two page directory</span>
00074     <span class="comment">// page is valid.</span>
00075     <span class="comment">//</span>
00076 
00077     Pdr1 = (PHARDWARE_PTE)(KSEG43_BASE | (((PHARDWARE_PTE)PDE_SELFMAP)-&gt;PageFrameNumber &lt;&lt; <a class="code" href="../../d6/d7/halmips_8h.html#a447">PAGE_SHIFT</a>));
00078     <a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a> = (ULONG)(((ULONG_PTR)VirtualAddress &gt;&gt; PDI1_SHIFT) &amp; <a class="code" href="../../d1/d0/ki386_8h.html#a5">PDI_MASK</a>);
00079     <span class="keywordflow">if</span> (Pdr1[<a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a>].Valid == 0) {
00080         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00081     }
00082 
00083     <span class="comment">//</span>
00084     <span class="comment">// Compute the 43-bit superpage address of the level two page</span>
00085     <span class="comment">// directory page and check to see if the page table page is</span>
00086     <span class="comment">// valid.</span>
00087     <span class="comment">//</span>
00088 
00089     Pdr2 = (PHARDWARE_PTE)(KSEG43_BASE | (Pdr1[<a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a>].PageFrameNumber &lt;&lt; <a class="code" href="../../d6/d7/halmips_8h.html#a447">PAGE_SHIFT</a>));
00090     <a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a> = (ULONG)(((ULONG_PTR)VirtualAddress &gt;&gt; PDI2_SHIFT) &amp; <a class="code" href="../../d1/d0/ki386_8h.html#a5">PDI_MASK</a>);
00091     <span class="keywordflow">if</span> (Pdr2[<a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a>].Valid == 0) {
00092         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00093     }
00094 
00095     <span class="comment">//</span>
00096     <span class="comment">// Compute the 43-bit superpage address of the page table page and</span>
00097     <span class="comment">// check to see if the data page is valid.</span>
00098 
00099     Ptp = (PHARDWARE_PTE)(KSEG43_BASE | (Pdr2[<a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a>].PageFrameNumber &lt;&lt; <a class="code" href="../../d6/d7/halmips_8h.html#a447">PAGE_SHIFT</a>));
00100     <a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a> = (ULONG)(((ULONG_PTR)VirtualAddress &gt;&gt; <a class="code" href="../../d6/d7/halmips_8h.html#a449">PTI_SHIFT</a>) &amp; <a class="code" href="../../d1/d0/ki386_8h.html#a5">PDI_MASK</a>);
00101     <span class="keywordflow">if</span> (Ptp[<a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a>].Valid == 0) {
00102         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00103     }
00104 
00105     <span class="comment">//</span>
00106     <span class="comment">// Compute the 43-bit superpage address of the data page and return the</span>
00107     <span class="comment">// address of the PTE that maps the data page as the function value.</span>
00108     <span class="comment">//</span>
00109 
00110     *AccessAddress = (PVOID)(KSEG43_BASE |
00111                                 (Ptp[<a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a>].PageFrameNumber &lt;&lt; <a class="code" href="../../d6/d7/halmips_8h.html#a447">PAGE_SHIFT</a>) |
00112                                 (ULONG_PTR)VirtualAddress &amp; (<a class="code" href="../../d6/d7/halmips_8h.html#a446">PAGE_SIZE</a> - 1));
00113 
00114     <span class="keywordflow">return</span> &amp;Ptp[<a class="code" href="../../d1/d0/cmchek_8c.html#a10">Index</a>];
00115 }
00116 
00117 PVOID
<a name="l00118"></a><a class="code" href="../../d0/d6/axp64_2debugsup_8c.html#a1">00118</a> <a class="code" href="../../d4/d6/ppc_2debugsup_8c.html#a0">MmDbgReadCheck</a> (
00119     IN PVOID VirtualAddress
00120     )
00121 
00122 <span class="comment">/*++</span>
00123 <span class="comment"></span>
00124 <span class="comment">Routine Description:</span>
00125 <span class="comment"></span>
00126 <span class="comment">    This routine returns the 43-bit superpage address which corresponds</span>
00127 <span class="comment">    to the specified virtual address if the specified virtual address</span>
00128 <span class="comment">    is readable.</span>
00129 <span class="comment"></span>
00130 <span class="comment">    N.B. This function should only be called at IRQL DISPATCH_LEVEL or</span>
00131 <span class="comment">         above.</span>
00132 <span class="comment"></span>
00133 <span class="comment">Arguments:</span>
00134 <span class="comment"></span>
00135 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00136 <span class="comment"></span>
00137 <span class="comment">Return Value:</span>
00138 <span class="comment"></span>
00139 <span class="comment">    If the specified virtual address is invalid or not readable, then a</span>
00140 <span class="comment">    value of NULL is returned. Otherwise, the 43-bit superpage address</span>
00141 <span class="comment">    which corresponds to the specified virtual address is returned.</span>
00142 <span class="comment"></span>
00143 <span class="comment">--*/</span>
00144 
00145 {
00146 
00147     PVOID AccessAddress;
00148 
00149     <span class="comment">//</span>
00150     <span class="comment">// If the address is within the 32- or 43-bit superpage regions, then</span>
00151     <span class="comment">// the address is returned as the function value.</span>
00152     <span class="comment">//</span>
00153 
00154     <span class="keywordflow">if</span> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a178">MI_IS_PHYSICAL_ADDRESS</a>(VirtualAddress)) {
00155         <span class="keywordflow">return</span> VirtualAddress;
00156     }
00157 
00158     <span class="comment">//</span>
00159     <span class="comment">// Check if the specified virtual address if accessible. If the virtual</span>
00160     <span class="comment">// address is accessible, then return the 43-bit superpage address which</span>
00161     <span class="comment">// corresponds to the virtual address. Otherwise, return NULL.</span>
00162     <span class="comment">//</span>
00163 
00164     <span class="keywordflow">if</span> (<a class="code" href="../../d0/d6/axp64_2debugsup_8c.html#a0">MiCheckAddress</a>(VirtualAddress, &amp;AccessAddress) == <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>) {
00165         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00166 
00167     } <span class="keywordflow">else</span> {
00168         <span class="keywordflow">return</span> AccessAddress;
00169     }
00170 }
00171 
00172 PVOID
<a name="l00173"></a><a class="code" href="../../d0/d6/axp64_2debugsup_8c.html#a2">00173</a> <a class="code" href="../../d4/d6/ppc_2debugsup_8c.html#a1">MmDbgWriteCheck</a> (
00174     IN PVOID VirtualAddress,
00175     IN PHARDWARE_PTE Opaque
00176     )
00177 
00178 <span class="comment">/*++</span>
00179 <span class="comment"></span>
00180 <span class="comment">Routine Description:</span>
00181 <span class="comment"></span>
00182 <span class="comment">    This routine returns the 43-bit superpage address which corresponds</span>
00183 <span class="comment">    to the specified virtual address if the specified virtual address is</span>
00184 <span class="comment">    writable.</span>
00185 <span class="comment"></span>
00186 <span class="comment">    N.B. This function should only be called at IRQL DISPATCH_LEVEL or</span>
00187 <span class="comment">         above.</span>
00188 <span class="comment"></span>
00189 <span class="comment">Arguments:</span>
00190 <span class="comment"></span>
00191 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00192 <span class="comment"></span>
00193 <span class="comment">    Opaque - Supplies a pointer to fill with an opaque value.</span>
00194 <span class="comment"></span>
00195 <span class="comment">Return Value:</span>
00196 <span class="comment"></span>
00197 <span class="comment">    If the specified virtual address is invalid or not writable, then a</span>
00198 <span class="comment">    value of NULL is returned. Otherwise, the 43-bit superpage address</span>
00199 <span class="comment">    which corresponds to the specified virtual address is returned.</span>
00200 <span class="comment"></span>
00201 <span class="comment">--*/</span>
00202 
00203 {
00204     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> PteContents;
00205     PVOID AccessAddress;
00206     PHARDWARE_PTE Pte;
00207     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> InputPte;
00208 
00209     InputPte = (<a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a>)Opaque;
00210 
00211     InputPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long = 0;
00212 
00213     <span class="comment">//</span>
00214     <span class="comment">// If the address is within the 32- or 43-bit superpage regions, then</span>
00215     <span class="comment">// the address is returned as the function value.</span>
00216     <span class="comment">//</span>
00217 
00218     <span class="keywordflow">if</span> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a178">MI_IS_PHYSICAL_ADDRESS</a>(VirtualAddress)) {
00219         <span class="keywordflow">return</span> VirtualAddress;
00220     }
00221 
00222     <span class="comment">//</span>
00223     <span class="comment">// Check if the specified virtual address if accessible. If the virtual</span>
00224     <span class="comment">// address is accessible, then return the 43-bit superpage address which</span>
00225     <span class="comment">// corresponds to the virtual address. Otherwise, return NULL.</span>
00226     <span class="comment">//</span>
00227     <span class="comment">//</span>
00228 
00229     Pte = <a class="code" href="../../d0/d6/axp64_2debugsup_8c.html#a0">MiCheckAddress</a>(VirtualAddress, &amp;AccessAddress);
00230     <span class="keywordflow">if</span> (Pte == <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>) {
00231         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00232     }
00233 
00234     <span class="keywordflow">if</span> (Pte-&gt;Write == 0) {
00235 
00236         <span class="comment">//</span>
00237         <span class="comment">// PTE is not writable, make it so.</span>
00238         <span class="comment">//</span>
00239 
00240         PteContents = *(<a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a>)Pte;
00241     
00242         *InputPte = PteContents;
00243     
00244         <span class="comment">//</span>
00245         <span class="comment">// Modify the PTE to ensure write permissions :</span>
00246         <span class="comment">// turn on write and turn off fault on write.</span>
00247         <span class="comment">//</span>
00248     
00249         PteContents.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.Write = 1;
00250         PteContents.u.Hard.FaultOnWrite = 0;
00251 
00252         *(<a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a>)Pte = PteContents;
00253     
00254         <span class="comment">//</span>
00255         <span class="comment">// BUGBUG John Vert (jvert) 3/4/1999</span>
00256         <span class="comment">//   KeFillEntryTb is liable to IPI the other processors. This is</span>
00257         <span class="comment">//   definitely NOT what we want as the other processors are frozen</span>
00258         <span class="comment">//   in the debugger and we will deadlock if we try and IPI them.</span>
00259         <span class="comment">//   Just flush the the current processor instead.</span>
00260         <span class="comment">//KeFillEntryTb ((PHARDWARE_PTE)PointerPte, VirtualAddress, TRUE);</span>
00261         <a class="code" href="../../d0/d0/ki_8h.html#a114">KiFlushSingleTb</a>(<a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>, VirtualAddress);
00262     }
00263     <span class="keywordflow">else</span> {
00264         <span class="keywordflow">return</span> AccessAddress;
00265     }
00266 
00267     <span class="keywordflow">return</span> VirtualAddress;
00268 }
00269 
00270 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
<a name="l00271"></a><a class="code" href="../../d0/d6/axp64_2debugsup_8c.html#a3">00271</a> <a class="code" href="../../d2/d6/ia64_2debugsup_8c.html#a2">MmDbgReleaseAddress</a> (
00272     IN PVOID VirtualAddress,
00273     IN PHARDWARE_PTE Opaque
00274     )
00275 
00276 <span class="comment">/*++</span>
00277 <span class="comment"></span>
00278 <span class="comment">Routine Description:</span>
00279 <span class="comment"></span>
00280 <span class="comment">    i386/486 implementation specific:</span>
00281 <span class="comment"></span>
00282 <span class="comment">    This routine resets the specified virtual address access permissions</span>
00283 <span class="comment">    to its original state.</span>
00284 <span class="comment"></span>
00285 <span class="comment">Arguments:</span>
00286 <span class="comment"></span>
00287 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00288 <span class="comment"></span>
00289 <span class="comment">    Opaque - Supplies an opaque pointer.</span>
00290 <span class="comment"></span>
00291 <span class="comment">Return Value:</span>
00292 <span class="comment"></span>
00293 <span class="comment">    None.</span>
00294 <span class="comment"></span>
00295 <span class="comment">Environment:</span>
00296 <span class="comment"></span>
00297 <span class="comment">    Kernel mode IRQL at DISPATCH_LEVEL or greater.</span>
00298 <span class="comment"></span>
00299 <span class="comment">--*/</span>
00300 
00301 {
00302     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00303     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00304     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> InputPte;
00305 
00306     InputPte = (<a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a>)Opaque;
00307 
00308     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (<a class="code" href="../../d2/d1/mm_8h.html#a302">MmIsAddressValid</a> (VirtualAddress));
00309 
00310     <span class="keywordflow">if</span> (InputPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long != 0) {
00311 
00312         PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (VirtualAddress);
00313     
00314         TempPte = *InputPte;
00315 
00316         <span class="comment">// LWFIX: Need to make the write go to disk on trim but can't</span>
00317         <span class="comment">// make it dirty here ! TempPte.u.Hard.Dirty = MM_PTE_DIRTY;</span>
00318     
00319         *PointerPte = TempPte;
00320     
00321         <span class="comment">//</span>
00322         <span class="comment">// BUGBUG John Vert (jvert) 3/4/1999</span>
00323         <span class="comment">//   KeFillEntryTb is liable to IPI the other processors. This is</span>
00324         <span class="comment">//   definitely NOT what we want as the other processors are frozen</span>
00325         <span class="comment">//   in the debugger and we will deadlock if we try and IPI them.</span>
00326         <span class="comment">//   Just flush the the current processor instead.</span>
00327         <span class="comment">//KeFillEntryTb ((PHARDWARE_PTE)PointerPte, VirtualAddress, TRUE);</span>
00328         <a class="code" href="../../d0/d0/ki_8h.html#a114">KiFlushSingleTb</a>(<a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>, VirtualAddress);
00329     }
00330 
00331     <span class="keywordflow">return</span>;
00332 }
00333 
00334 PVOID64
<a name="l00335"></a><a class="code" href="../../d0/d6/axp64_2debugsup_8c.html#a4">00335</a> <a class="code" href="../../d4/d6/ppc_2debugsup_8c.html#a2">MmDbgReadCheck64</a> (
00336     IN PVOID64 VirtualAddress
00337     )
00338 
00339 <span class="comment">/*++</span>
00340 <span class="comment"></span>
00341 <span class="comment">Routine Description:</span>
00342 <span class="comment"></span>
00343 <span class="comment">    This routine returns the 43-bit superpage address which corresponds</span>
00344 <span class="comment">    to the specified virtual address if the specified virtual address</span>
00345 <span class="comment">    is readable.</span>
00346 <span class="comment"></span>
00347 <span class="comment">    N.B. This function should only be called at IRQL DISPATCH_LEVEL or</span>
00348 <span class="comment">         above.</span>
00349 <span class="comment"></span>
00350 <span class="comment">Arguments:</span>
00351 <span class="comment"></span>
00352 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00353 <span class="comment"></span>
00354 <span class="comment">Return Value:</span>
00355 <span class="comment"></span>
00356 <span class="comment">    If the specified virtual address is invalid or not readable, then a</span>
00357 <span class="comment">    value of NULL is returned. Otherwise, the 43-bit superpage address</span>
00358 <span class="comment">    which corresponds to the specified virtual address is returned.</span>
00359 <span class="comment"></span>
00360 <span class="comment">--*/</span>
00361 
00362 {
00363 
00364     <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/ppc_2debugsup_8c.html#a0">MmDbgReadCheck</a>(VirtualAddress);
00365 }
00366 
00367 PVOID64
<a name="l00368"></a><a class="code" href="../../d0/d6/axp64_2debugsup_8c.html#a5">00368</a> <a class="code" href="../../d4/d6/ppc_2debugsup_8c.html#a3">MmDbgWriteCheck64</a> (
00369     IN PVOID64 VirtualAddress
00370     )
00371 
00372 <span class="comment">/*++</span>
00373 <span class="comment"></span>
00374 <span class="comment">Routine Description:</span>
00375 <span class="comment"></span>
00376 <span class="comment">    This routine returns the 43-bit superpage address which corresponds</span>
00377 <span class="comment">    to the specified virtual address if the specified virtual address is</span>
00378 <span class="comment">    writable.</span>
00379 <span class="comment"></span>
00380 <span class="comment">    N.B. This function should only be called at IRQL DISPATCH_LEVEL or</span>
00381 <span class="comment">         above.</span>
00382 <span class="comment"></span>
00383 <span class="comment">Arguments:</span>
00384 <span class="comment"></span>
00385 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00386 <span class="comment"></span>
00387 <span class="comment">Return Value:</span>
00388 <span class="comment"></span>
00389 <span class="comment">    If the specified virtual address is invalid or not writable, then a</span>
00390 <span class="comment">    value of NULL is returned. Otherwise, the 43-bit superpage address</span>
00391 <span class="comment">    which corresponds to the specified virtual address is returned.</span>
00392 <span class="comment"></span>
00393 <span class="comment">--*/</span>
00394 
00395 {
00396     HARDWARE_PTE Opaque;
00397 
00398     <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/ppc_2debugsup_8c.html#a1">MmDbgWriteCheck</a>(VirtualAddress, &amp;Opaque);
00399 }
00400 
00401 PVOID64
<a name="l00402"></a><a class="code" href="../../d0/d6/axp64_2debugsup_8c.html#a6">00402</a> <a class="code" href="../../d2/d6/ia64_2debugsup_8c.html#a3">MmDbgTranslatePhysicalAddress64</a> (
00403     IN PHYSICAL_ADDRESS PhysicalAddress
00404     )
00405 
00406 <span class="comment">/*++</span>
00407 <span class="comment"></span>
00408 <span class="comment">Routine Description:</span>
00409 <span class="comment"></span>
00410 <span class="comment">    ALPHA implementation specific:</span>
00411 <span class="comment"></span>
00412 <span class="comment">    The Alpha processor provides a direct-mapped address space called</span>
00413 <span class="comment">    the superpage.  The entire physical address space can be</span>
00414 <span class="comment">    addressed via the superpage.  This routine translates a physical</span>
00415 <span class="comment">    address to its corresponding superpage address.  Unfortunately,</span>
00416 <span class="comment">    the base superpage address is processor-dependent.  Therefore, we</span>
00417 <span class="comment">    have to compute it based on the processor level.  As new processors are</span>
00418 <span class="comment">    released, this routine will need to be updated.</span>
00419 <span class="comment"></span>
00420 <span class="comment">    This routine does not use PTEs.</span>
00421 <span class="comment"></span>
00422 <span class="comment">Arguments:</span>
00423 <span class="comment"></span>
00424 <span class="comment">    PhysicalAddress - Supplies the physical address to translate.</span>
00425 <span class="comment"></span>
00426 <span class="comment">Return Value:</span>
00427 <span class="comment"></span>
00428 <span class="comment">    The virtual (superpage) address which corresponds to the physical address.</span>
00429 <span class="comment"></span>
00430 <span class="comment">Environment:</span>
00431 <span class="comment"></span>
00432 <span class="comment">    Kernel mode IRQL at DISPATCH_LEVEL or greater.</span>
00433 <span class="comment"></span>
00434 <span class="comment">--*/</span>
00435 
00436 {
00437     <span class="keywordflow">switch</span> (<a class="code" href="../../d4/d9/ke_8h.html#a135">KeProcessorLevel</a>) {
00438 
00439     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21064:
00440     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21066:
00441     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21068:
00442         PhysicalAddress.QuadPart &amp;= 0x00000003ffffffff;
00443         PhysicalAddress.QuadPart |= 0xfffffc0000000000;
00444         <span class="keywordflow">break</span>;
00445 
00446     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21164:
00447     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21164PC:
00448         PhysicalAddress.QuadPart &amp;= 0x000000ffffffffff;
00449         PhysicalAddress.QuadPart |= 0xfffffc0000000000;
00450         <span class="keywordflow">break</span>;
00451 
00452     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21264:
00453         PhysicalAddress.QuadPart &amp;= 0x00000fffffffffff;
00454         PhysicalAddress.QuadPart |= 0xffff800000000000;
00455         <span class="keywordflow">break</span>;
00456 
00457     <span class="keywordflow">default</span>:
00458         <span class="keywordflow">return</span> NULL64;
00459 
00460     }
00461 
00462     <span class="keywordflow">return</span> (PVOID64)PhysicalAddress.QuadPart;
00463 }
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:39:39 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
