\section{DRAMsimII::PowerConfig Class Reference}
\label{class_d_r_a_msim_i_i_1_1_power_config}\index{DRAMsimII::PowerConfig@{DRAMsimII::PowerConfig}}
stores power configuration parameters for this DRAM system necessary to calculate power consumed  


{\tt \#include $<$powerConfig.h$>$}

\subsection*{Protected Attributes}
\begin{CompactItemize}
\item 
const float {\bf VDD}\label{class_d_r_a_msim_i_i_1_1_power_config_2cdd07a9f2eeb3bf975bce1b771c6588}

\begin{CompactList}\small\item\em the current voltage \item\end{CompactList}\item 
const float {\bf VDDmax}\label{class_d_r_a_msim_i_i_1_1_power_config_6be7a891471dacc52988c6d2087c7621}

\begin{CompactList}\small\item\em the maximum voltage as specified by the manufacturer's datasheets \item\end{CompactList}\item 
const int {\bf IDD0}\label{class_d_r_a_msim_i_i_1_1_power_config_cc6137300dd0ae8efc940bad4fd0a4dc}

\begin{CompactList}\small\item\em Operating Current: One \doxyref{Bank}{p.}{class_d_r_a_msim_i_i_1_1_bank} Active-Precharge in mA. \item\end{CompactList}\item 
const int {\bf IDD2P}\label{class_d_r_a_msim_i_i_1_1_power_config_016237d8cbd57687e2be0a67f1cc9715}

\begin{CompactList}\small\item\em Precharge Power-Down Current (CKE=0), in mA. \item\end{CompactList}\item 
const int {\bf IDD2N}\label{class_d_r_a_msim_i_i_1_1_power_config_de79496bd6882a0ef7e7a79b70c42fa6}

\begin{CompactList}\small\item\em Precharge Standby Current (CKE=1), in mA. \item\end{CompactList}\item 
const int {\bf IDD3P}\label{class_d_r_a_msim_i_i_1_1_power_config_e1d400062bd5fd6e1d98901df2227a40}

\begin{CompactList}\small\item\em Active Power-Down Current (CKE=0), in mA. \item\end{CompactList}\item 
const int {\bf IDD3N}\label{class_d_r_a_msim_i_i_1_1_power_config_289c455a142ad23e9e4784b7972cf7a9}

\begin{CompactList}\small\item\em Active Standby Current (CKE=1), in mA. \item\end{CompactList}\item 
const int {\bf IDD4R}\label{class_d_r_a_msim_i_i_1_1_power_config_bdcf36714e73cfedf89863e26dfafa71}

\begin{CompactList}\small\item\em Operating Burst Read Current in mA. \item\end{CompactList}\item 
const int {\bf IDD4W}\label{class_d_r_a_msim_i_i_1_1_power_config_8e3826e185945cb6bd83929f0217aa65}

\begin{CompactList}\small\item\em Operating Burst Write Current in mA. \item\end{CompactList}\item 
const int {\bf IDD5}\label{class_d_r_a_msim_i_i_1_1_power_config_06eb2db02c606eb3526a9093034baadf}

\begin{CompactList}\small\item\em Burst Refresh Current in mA. \item\end{CompactList}\item 
const double {\bf PdsACT}\label{class_d_r_a_msim_i_i_1_1_power_config_ab22f1bf3026c8bec4c4b5a8c68664a5}

\begin{CompactList}\small\item\em power for ACT/PRE commands \item\end{CompactList}\item 
const double {\bf PdsACT\_\-STBY}\label{class_d_r_a_msim_i_i_1_1_power_config_768cfebd0e75a627c43c214b11f61d1e}

\begin{CompactList}\small\item\em background power for active standby \item\end{CompactList}\item 
const double {\bf PdsRD}\label{class_d_r_a_msim_i_i_1_1_power_config_63ee25ac031573e1dc14e1891a730831}

\begin{CompactList}\small\item\em read power \item\end{CompactList}\item 
const double {\bf PdsWR}\label{class_d_r_a_msim_i_i_1_1_power_config_e067f41b7962d84291065d690185ed5f}

\begin{CompactList}\small\item\em write power \item\end{CompactList}\item 
const double {\bf voltageScaleFactor}\label{class_d_r_a_msim_i_i_1_1_power_config_028ace0968813398c392e28b8555e59c}

\begin{CompactList}\small\item\em derating based on voltage \item\end{CompactList}\item 
const double {\bf frequencyScaleFactor}\label{class_d_r_a_msim_i_i_1_1_power_config_784453494232856e7c97702cd9b5441d}

\begin{CompactList}\small\item\em derating based on frequency \item\end{CompactList}\item 
const double {\bf PdstermW}\label{class_d_r_a_msim_i_i_1_1_power_config_b76f5022b9c3fe231b4dd4cc740c5d01}

\begin{CompactList}\small\item\em termination power for writes \item\end{CompactList}\item 
const double {\bf PdqRD}\label{class_d_r_a_msim_i_i_1_1_power_config_edbe2735c82712b4c9d696e26c63248a}

\begin{CompactList}\small\item\em power per DQ, determined by system design \item\end{CompactList}\item 
const double {\bf PdqWR}\label{class_d_r_a_msim_i_i_1_1_power_config_39c42f04e2213ba93c87618fcf96ec11}

\begin{CompactList}\small\item\em power per DQ write \item\end{CompactList}\item 
const double {\bf PdqRDoth}\label{class_d_r_a_msim_i_i_1_1_power_config_233890c03767cf6f3604c9a0a6fcdb34}

\begin{CompactList}\small\item\em power per other DQ, read \item\end{CompactList}\item 
const double {\bf PdqWRoth}\label{class_d_r_a_msim_i_i_1_1_power_config_3543e7a134ab79e005d894f454afb1a5}

\begin{CompactList}\small\item\em power per other DQ, write \item\end{CompactList}\item 
const unsigned {\bf DQperDRAM}\label{class_d_r_a_msim_i_i_1_1_power_config_2174e4e69551a1930410d70558c0c44b}

\begin{CompactList}\small\item\em number of DQ per DRAM \item\end{CompactList}\item 
const unsigned {\bf DQSperDRAM}\label{class_d_r_a_msim_i_i_1_1_power_config_28ce2cb174daaa866b33cfdcde290666}

\begin{CompactList}\small\item\em number of DQS per DRAM \item\end{CompactList}\item 
const unsigned {\bf DMperDRAM}\label{class_d_r_a_msim_i_i_1_1_power_config_f07db4e9251712740e5ce45fc42b2b70}

\begin{CompactList}\small\item\em number of DM per DRAM \item\end{CompactList}\item 
const unsigned {\bf DQperRank}\label{class_d_r_a_msim_i_i_1_1_power_config_ede0f7bd140d8a07bcbc4febe85ae562}

\begin{CompactList}\small\item\em the number of pins per rank, useful to know how many DRAMs there are per rank \item\end{CompactList}\item 
const unsigned {\bf frequency}\label{class_d_r_a_msim_i_i_1_1_power_config_9944b877a3e2d3cf25f45cc8f4553c1b}

\begin{CompactList}\small\item\em frequency of the system \item\end{CompactList}\item 
const unsigned {\bf specFrequency}\label{class_d_r_a_msim_i_i_1_1_power_config_afee19ddcd408b4ee09462870aeb631f}

\begin{CompactList}\small\item\em frequency specified in the data sheets \item\end{CompactList}\item 
const unsigned {\bf tBurst}\label{class_d_r_a_msim_i_i_1_1_power_config_b73df1ca62af4b381ff848484bdfe3e8}

\begin{CompactList}\small\item\em burst length in cycles \item\end{CompactList}\item 
const unsigned {\bf tRC}\label{class_d_r_a_msim_i_i_1_1_power_config_e88e1afa1b55d111239edab708195126}

\begin{CompactList}\small\item\em tRC according to the data sheet, in cycles \item\end{CompactList}\item 
const unsigned {\bf tRAS}\label{class_d_r_a_msim_i_i_1_1_power_config_ddec05dcbe5506a9d1f0a321a7d0012c}

\begin{CompactList}\small\item\em tRAS according to the data sheet \item\end{CompactList}\item 
tick {\bf lastCalculation}\label{class_d_r_a_msim_i_i_1_1_power_config_ad82df9d7f34c709410708e028b72192}

\begin{CompactList}\small\item\em the last time at which a power calculation was made \item\end{CompactList}\end{CompactItemize}


\subsection{Detailed Description}
stores power configuration parameters for this DRAM system necessary to calculate power consumed 

\begin{Desc}
\item[Author:]Joe Gross \end{Desc}


The documentation for this class was generated from the following files:\begin{CompactItemize}
\item 
src/powerConfig.h\item 
src/powerConfig.cpp\end{CompactItemize}
