Oh no...

Cycle: 0
RARS instruction number: 2	Instruction: addi x1,x1,-256
Expected:	Register Write to Reg: 0x01 Val: 0xFF00FF00
Got     :	Register Write to Reg: 0x01 Val: 0xFF010100
Incorrect write

Cycle: 2
RARS instruction number: 4	Instruction: addi x2,x2,-241
Expected:	Register Write to Reg: 0x02 Val: 0x0F0F0F0F
Got     :	Register Write to Reg: 0x02 Val: 0x0F0F10F1
Incorrect write

Cycle: 3
RARS instruction number: 5	Instruction: xor x30,x1,x2
Expected:	Register Write to Reg: 0x1E Val: 0xF00FF00F
Got     :	Register Write to Reg: 0x1E Val: 0xF00E11F1
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
verilator.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
wave.vcd: waveform file generated by processor simulation, you can display this simulation in gtkwave without resimulating your processor by hand


