$date
	Tue Jul 18 11:40:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_test $end
$var wire 40 ! out [39:0] $end
$var reg 40 " a [39:0] $end
$var reg 40 # b [39:0] $end
$var reg 1 $ clk $end
$var reg 5 % s [4:0] $end
$scope module uut $end
$var wire 40 & a [39:0] $end
$var wire 40 ' b [39:0] $end
$var wire 1 $ clk $end
$var wire 5 ( s [4:0] $end
$var reg 40 ) c [39:0] $end
$var reg 40 * d [39:0] $end
$var reg 1 + i $end
$var reg 40 , out [39:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
bx *
bx )
b111 (
b11 '
b1011 &
b111 %
0$
b11 #
b1011 "
bx !
$end
#3000
b1110 !
b1110 ,
1$
#6000
0$
#9000
1$
#10000
b110 %
b110 (
#12000
0$
#15000
b1000 !
b1000 ,
1$
#18000
0$
#20000
b1000 %
b1000 (
#21000
b100001 !
b100001 ,
1$
#24000
0$
#27000
1$
#30000
0$
b1011 %
b1011 (
#33000
b11 !
b11 ,
1$
#36000
0$
#39000
1$
#40000
b1100 %
b1100 (
#42000
0$
#45000
b11 !
b11 +
1$
#48000
0$
#50000
b1100 %
b1100 (
#51000
b101100 !
b101100 +
b101100 *
b100110 ,
1$
#54000
0$
#57000
b100110 ,
1$
#60000
0$
b10100 %
b10100 (
