<profile>

<section name = "Vivado HLS Report for 'network'" level="0">
<item name = "Date">Tue Dec 17 16:26:15 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">8.00</item>
<item name = "Clock uncertainty (ns)">1.60</item>
<item name = "Estimated clock period (ns)">7.544</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">851699, 2462503, 851699, 2462503, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_padding2d_fix16_fu_14386">padding2d_fix16, 207, 40899, 207, 40899, none</column>
<column name="grp_depthwise_conv2d_fix_2_fu_14404">depthwise_conv2d_fix_2, 179233, 715937, 179233, 715937, none</column>
<column name="grp_depthwise_conv2d_fix_1_fu_14428">depthwise_conv2d_fix_1, 22473, 89617, 22473, 89617, none</column>
<column name="grp_max_pooling2d_fix16_fu_14452">max_pooling2d_fix16, 9537, 75745, 9537, 75745, none</column>
<column name="grp_pointwise_conv2d_fix_3_fu_14473">pointwise_conv2d_fix_3, 135345, 135345, 135345, 135345, none</column>
<column name="grp_pointwise_conv2d_fix_1_fu_14483">pointwise_conv2d_fix_1, 105305, 105305, 105305, 105305, none</column>
<column name="grp_pointwise_conv2d_fix_2_fu_14493">pointwise_conv2d_fix_2, 16993, 16993, 16993, 16993, none</column>
<column name="grp_up_sampling2d_fix16_fu_14503">up_sampling2d_fix16, 4945, 38561, 4945, 38561, none</column>
<column name="grp_depthwise_conv2d_fix_fu_14524">depthwise_conv2d_fix, 41609, 41609, 41609, 41609, none</column>
<column name="grp_pointwise_conv2d_fix_4_fu_14532">pointwise_conv2d_fix_4, 64345, 64345, 64345, 64345, none</column>
<column name="grp_pointwise_conv2d_fix_fu_14540">pointwise_conv2d_fix, 51121, 51121, 51121, 51121, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">784, 784, 1, -, -, 784, no</column>
<column name="- Loop 2">2352, 2352, 3, -, -, 784, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 132</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 8, 2845, 4953</column>
<column name="Memory">37, -, 128, 12</column>
<column name="Multiplexer">-, -, -, 9805</column>
<column name="Register">-, -, 674, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">13, 3, 3, 28</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_depthwise_conv2d_fix_fu_14524">depthwise_conv2d_fix, 0, 1, 190, 327</column>
<column name="grp_depthwise_conv2d_fix_1_fu_14428">depthwise_conv2d_fix_1, 0, 1, 254, 504</column>
<column name="grp_depthwise_conv2d_fix_2_fu_14404">depthwise_conv2d_fix_2, 0, 1, 288, 564</column>
<column name="grp_max_pooling2d_fix16_fu_14452">max_pooling2d_fix16, 0, 0, 199, 477</column>
<column name="network_AXILiteS_s_axi_U">network_AXILiteS_s_axi, 0, 0, 68, 104</column>
<column name="grp_padding2d_fix16_fu_14386">padding2d_fix16, 0, 0, 475, 968</column>
<column name="grp_pointwise_conv2d_fix_fu_14540">pointwise_conv2d_fix, 0, 1, 224, 270</column>
<column name="grp_pointwise_conv2d_fix_1_fu_14483">pointwise_conv2d_fix_1, 1, 1, 253, 358</column>
<column name="grp_pointwise_conv2d_fix_2_fu_14493">pointwise_conv2d_fix_2, 0, 1, 260, 379</column>
<column name="grp_pointwise_conv2d_fix_3_fu_14473">pointwise_conv2d_fix_3, 1, 1, 277, 364</column>
<column name="grp_pointwise_conv2d_fix_4_fu_14532">pointwise_conv2d_fix_4, 0, 1, 209, 294</column>
<column name="grp_up_sampling2d_fix16_fu_14503">up_sampling2d_fix16, 0, 0, 148, 344</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="MemBank_A_U">network_MemBank_A, 16, 0, 0, 14400, 16, 1, 230400</column>
<column name="MemBank_B_U">network_MemBank_B, 16, 0, 0, 14400, 16, 1, 230400</column>
<column name="MemBank_Out_U">network_MemBank_Out, 1, 0, 0, 784, 16, 1, 12544</column>
<column name="SeparableConv2D_1_b_1_U">network_SeparableConv2D_1_b_1, 0, 32, 4, 16, 16, 1, 256</column>
<column name="SeparableConv2D_4_b_s_U">network_SeparableConv2D_1_b_1, 0, 32, 4, 16, 16, 1, 256</column>
<column name="SeparableConv2D_1_w_1_U">network_SeparableConv2D_1_w_1, 1, 0, 0, 144, 16, 1, 2304</column>
<column name="SeparableConv2D_2_b_1_U">network_SeparableConv2D_2_b_1, 0, 32, 2, 8, 16, 1, 128</column>
<column name="SeparableConv2D_3_b_1_U">network_SeparableConv2D_2_b_1, 0, 32, 2, 8, 16, 1, 128</column>
<column name="SeparableConv2D_2_w_1_U">network_SeparableConv2D_2_w_1, 1, 0, 0, 72, 16, 1, 1152</column>
<column name="SeparableConv2D_3_w_1_U">network_SeparableConv2D_3_w_1, 1, 0, 0, 72, 16, 1, 1152</column>
<column name="SeparableConv2D_4_w_1_U">network_SeparableConv2D_4_w_1, 1, 0, 0, 144, 16, 1, 2304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_14566_p2">+, 0, 0, 14, 10, 1</column>
<column name="i_2_fu_14597_p2">+, 0, 0, 14, 10, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_14560_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="input_data_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_50_fu_14591_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_last_V_fu_14609_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_user_V_fu_14603_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="ap_block_state437">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MemBank_A_address0">56, 13, 14, 182</column>
<column name="MemBank_A_ce0">56, 13, 1, 13</column>
<column name="MemBank_A_d0">38, 7, 16, 112</column>
<column name="MemBank_A_we0">38, 7, 1, 7</column>
<column name="MemBank_B_address0">1761, 404, 14, 5656</column>
<column name="MemBank_B_address1">1717, 393, 14, 5502</column>
<column name="MemBank_B_ce0">56, 13, 1, 13</column>
<column name="MemBank_B_d0">38, 7, 16, 112</column>
<column name="MemBank_B_we0">38, 7, 1, 7</column>
<column name="MemBank_Out_address0">1721, 394, 10, 3940</column>
<column name="MemBank_Out_address1">1717, 393, 10, 3930</column>
<column name="SeparableConv2D_1_b_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_1_w_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_2_b_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_2_w_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_3_b_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_3_w_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_4_b_s_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_4_w_1_ce0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">1897, 438, 1, 438</column>
<column name="grp_depthwise_conv2d_fix_1_fu_14428_bias_q0">15, 3, 16, 48</column>
<column name="grp_depthwise_conv2d_fix_1_fu_14428_input_height">15, 3, 6, 18</column>
<column name="grp_depthwise_conv2d_fix_1_fu_14428_input_width">15, 3, 6, 18</column>
<column name="grp_depthwise_conv2d_fix_1_fu_14428_kernel_0_q0">15, 3, 16, 48</column>
<column name="grp_depthwise_conv2d_fix_1_fu_14428_output_height">15, 3, 5, 15</column>
<column name="grp_depthwise_conv2d_fix_1_fu_14428_output_width">15, 3, 5, 15</column>
<column name="grp_depthwise_conv2d_fix_2_fu_14404_bias_q0">15, 3, 16, 48</column>
<column name="grp_depthwise_conv2d_fix_2_fu_14404_input_height">15, 3, 7, 21</column>
<column name="grp_depthwise_conv2d_fix_2_fu_14404_input_width">15, 3, 6, 18</column>
<column name="grp_depthwise_conv2d_fix_2_fu_14404_kernel_0_q0">15, 3, 16, 48</column>
<column name="grp_depthwise_conv2d_fix_2_fu_14404_output_height">15, 3, 6, 18</column>
<column name="grp_depthwise_conv2d_fix_2_fu_14404_output_width">15, 3, 6, 18</column>
<column name="grp_max_pooling2d_fix16_fu_14452_input_height">15, 3, 7, 21</column>
<column name="grp_max_pooling2d_fix16_fu_14452_input_width">15, 3, 6, 18</column>
<column name="grp_max_pooling2d_fix16_fu_14452_output_depth">15, 3, 6, 18</column>
<column name="grp_max_pooling2d_fix16_fu_14452_output_height">15, 3, 5, 15</column>
<column name="grp_max_pooling2d_fix16_fu_14452_output_width">15, 3, 5, 15</column>
<column name="grp_padding2d_fix16_fu_14386_input_depth">21, 4, 7, 28</column>
<column name="grp_padding2d_fix16_fu_14386_input_height">21, 4, 6, 24</column>
<column name="grp_padding2d_fix16_fu_14386_input_width">21, 4, 6, 24</column>
<column name="grp_up_sampling2d_fix16_fu_14503_input_height">15, 3, 5, 15</column>
<column name="grp_up_sampling2d_fix16_fu_14503_input_width">15, 3, 5, 15</column>
<column name="grp_up_sampling2d_fix16_fu_14503_output_depth">15, 3, 6, 18</column>
<column name="grp_up_sampling2d_fix16_fu_14503_output_height">15, 3, 6, 18</column>
<column name="grp_up_sampling2d_fix16_fu_14503_output_width">15, 3, 6, 18</column>
<column name="i2_reg_14375">9, 2, 10, 20</column>
<column name="i_reg_14364">9, 2, 10, 20</column>
<column name="input_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_data_V_data_V_0_data_out">9, 2, 32, 64</column>
<column name="input_data_V_data_V_0_state">15, 3, 2, 6</column>
<column name="input_data_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="output_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_data_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="output_data_V_data_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_id_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="output_data_V_last_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_user_V_1_data_out">9, 2, 1, 2</column>
<column name="output_data_V_user_V_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">437, 0, 437, 0</column>
<column name="grp_depthwise_conv2d_fix_1_fu_14428_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depthwise_conv2d_fix_2_fu_14404_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depthwise_conv2d_fix_fu_14524_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pooling2d_fix16_fu_14452_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_padding2d_fix16_fu_14386_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_1_fu_14483_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_2_fu_14493_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_3_fu_14473_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_4_fu_14532_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_fu_14540_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_up_sampling2d_fix16_fu_14503_ap_start_reg">1, 0, 1, 0</column>
<column name="i2_reg_14375">10, 0, 10, 0</column>
<column name="i_2_reg_18551">10, 0, 10, 0</column>
<column name="i_reg_14364">10, 0, 10, 0</column>
<column name="input_data_V_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="input_data_V_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="input_data_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_data_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_data_V_data_V_0_state">2, 0, 2, 0</column>
<column name="input_data_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="output_data_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="output_data_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="output_data_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_data_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_id_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_user_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_state">2, 0, 2, 0</column>
<column name="reg_14550">16, 0, 16, 0</column>
<column name="reg_14555">16, 0, 16, 0</column>
<column name="tmp_last_V_reg_18561">1, 0, 1, 0</column>
<column name="tmp_user_V_reg_18556">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, network, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, network, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, network, return value</column>
<column name="input_data_TDATA">in, 32, axis, input_data_V_data_V, pointer</column>
<column name="input_data_TVALID">in, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TREADY">out, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TDEST">in, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TKEEP">in, 4, axis, input_data_V_keep_V, pointer</column>
<column name="input_data_TSTRB">in, 4, axis, input_data_V_strb_V, pointer</column>
<column name="input_data_TUSER">in, 1, axis, input_data_V_user_V, pointer</column>
<column name="input_data_TLAST">in, 1, axis, input_data_V_last_V, pointer</column>
<column name="input_data_TID">in, 1, axis, input_data_V_id_V, pointer</column>
<column name="output_data_TDATA">out, 32, axis, output_data_V_data_V, pointer</column>
<column name="output_data_TREADY">in, 1, axis, output_data_V_data_V, pointer</column>
<column name="output_data_TVALID">out, 1, axis, output_data_V_dest_V, pointer</column>
<column name="output_data_TDEST">out, 1, axis, output_data_V_dest_V, pointer</column>
<column name="output_data_TKEEP">out, 4, axis, output_data_V_keep_V, pointer</column>
<column name="output_data_TSTRB">out, 4, axis, output_data_V_strb_V, pointer</column>
<column name="output_data_TUSER">out, 1, axis, output_data_V_user_V, pointer</column>
<column name="output_data_TLAST">out, 1, axis, output_data_V_last_V, pointer</column>
<column name="output_data_TID">out, 1, axis, output_data_V_id_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.54</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="mnist_AXI_Stream.cpp:48">call, 7.54, 7.54, -, -, -, -, -, -, -, -, -, padding2d_fix16, -</column>
</table>
</item>
</section>
</profile>
