timestamp 1615884634
version 8.3
tech sky130A
style ngspice()
scale 1000 1 1e+06
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
use res250_layout res250_layout_0 1 0 -36 0 1 -173
use switch_layout switch_layout_0 1 0 10936 0 1 -192
use 6bitdac_layout 6bitdac_layout_1 1 0 195 0 1 -12365
use 6bitdac_layout 6bitdac_layout_0 1 0 122 0 1 12065
node "inp2" 23 98.3015 150 -24476 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1595 168 0 0 0 0 0 0 0 0 0 0 0 0
node "x2_out_v" 5261 17272.4 10045 -12138 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 462059 28296 0 0 0 0 0 0 0 0 0 0 0 0
node "d6" 16 96.2865 10936 67 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1645 164 0 0 0 0 0 0 0 0 0 0 0 0
node "out_v" 37 152.166 12139 149 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3072 256 323 72 0 0 0 0 0 0 0 0 0 0
node "x2_vref1" 145 487.535 160 -514 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11658 808 0 0 0 0 0 0 0 0 0 0 0 0
node "x1_vref5" 81 335.568 79 -224 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8640 552 0 0 0 0 0 0 0 0 0 0 0 0
node "d0" 518 1996.78 470 308 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42672 2750 14898 1006 0 0 0 0 0 0 0 0 0 0
node "d1" 460 3098.15 1996 178 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106412 4104 31360 1344 0 0 0 0 0 0 0 0 0 0
node "d2" 902 4804.53 3767 1139 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130890 6296 43893 2130 0 0 0 0 0 0 0 0 0 0
node "d3" 1557 8720.73 5558 2941 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 301092 12486 51733 1988 0 0 0 0 0 0 0 0 0 0
node "d4" 2306 17124.3 6995 6147 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 779958 24398 70732 2408 0 0 0 0 0 0 0 0 0 0
node "d5" 14 30348.4 8671 11961 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 826577 48566 30019 1562 0 0 0 0 0 0 0 0 0 0
node "x1_out_v" 2432 19157.3 9956 12293 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 986940 28192 0 0 0 0 0 0 0 0 0 0 0 0
node "inp1" 19 81.2957 273 23922 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1161 140 0 0 0 0 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "6bitdac_layout_1/d5" "6bitdac_layout_1/switch_layout_0/INV_0/a_80_n121#" 26.4688
cap "6bitdac_layout_1/switch_layout_0/INV_0/w_0_0#" "6bitdac_layout_1/d5" 66.5145
subcap "x2_out_v" -16757.1
cap "6bitdac_layout_1/5bitdac_layout_0/switch_layout_0/INV_0/a_10_n215#" "6bitdac_layout_1/5bitdac_layout_0/d4" 0.578947
cap "6bitdac_layout_1/5bitdac_layout_0/switch_layout_0/INV_0/w_0_0#" "6bitdac_layout_1/5bitdac_layout_0/d4" 53.7707
cap "6bitdac_layout_1/x1_out_v" "d5" 107.421
cap "d4" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x2_out_v" 36.5109
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x2_out_v" "d4" 36.5109
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x2_out_v" "d4" 60.4712
cap "d4" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x2_out_v" 60.4712
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/d3" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/switch_layout_0/INV_0/w_0_0#" 52.2885
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x1_out_v" "d4" 21.2743
cap "d4" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x2_out_v" 6.30628
cap "6bitdac_layout_1/5bitdac_layout_0/x1_out_v" "d4" 6.19266
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/switch_layout_0/dd" "d4" 26.3468
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/switch_layout_0/dd" "d4" 26.3468
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x2_out_v" "d4" 6.30628
cap "d4" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x1_out_v" 21.2743
cap "6bitdac_layout_1/5bitdac_layout_0/x1_out_v" "d4" 122.021
cap "d4" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x1_out_v" 59.2308
cap "d4" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x1_out_v" 59.2308
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/d2" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/switch_layout_0/INV_0/w_0_0#" 54.6793
cap "d3" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x1_out_v" 120.398
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x1_out_v" "d4" 43.5648
cap "d4" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/x1_out_v" 43.5648
subcap "x2_vref1" -599.877
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/w_253_311#" 22.3793
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/dinb" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" 15.9745
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/x1_inp1" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" 31.0299
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/dinb" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" 15.9745
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/w_253_311#" 22.3793
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_2/INV_0/w_0_0#" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/d1" 124.414
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_2/dinb" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/d1" 30.25
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/x1_vout" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/d1" 112.852
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/switch_layout_0/INV_0/w_0_0#" "d2" 4.55172
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/x1_out_v" "d2" 120.419
subcap "x1_vref5" -82.2662
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/dinb" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" 0.315287
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/w_253_311#" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" 41.9088
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/x1_inp1" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" 231.013
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/w_253_311#" 41.9088
cap "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/dinb" 0.315287
subcap "d1" -3078.01
subcap "d1" -2498.17
cap "d1" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/x1_vout" 12.32
subcap "d6" -269.073
subcap "out_v" -736.708
subcap "d0" -761.645
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/INV_0/a_10_n215#" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/din" 91.8107
cap "6bitdac_layout_0/inp2" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/din" 98.2689
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/dinb" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/din" 13.4371
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/x2_inp1" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/din" 6.722
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/din" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/dinb" 2.57812
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/din" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/INV_0/a_10_n215#" 7.32812
subcap "d1" -2234.01
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/x2_vout" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/d1" 145.383
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_2/gnd!" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/d1" 8.25
subcap "d1" -3160.94
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/d1" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_2/gnd!" 8.25
cap "switch_layout_0/inp1" "switch_layout_0/dd" 45.9268
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_2/INV_0/a_10_n215#" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/d1" 22.2548
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_2/dinb" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/d1" 6.61446
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_2/INV_0/a_10_n215#" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/d1" 22.2548
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_2/dinb" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/d1" 6.61446
subcap "d2" -3731.96
cap "d2" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/x2_out_v" 139.609
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/switch_layout_0/gnd!" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/d2" 46.118
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/d2" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/switch_layout_0/dinb" 11.8105
cap "d3" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/x2_out_v" 146.775
subcap "d3" -8668.85
subcap "d3" -8090.74
subcap "d3" -8209.47
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/d3" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/switch_layout_0/dinb" 6.98237
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/d3" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/switch_layout_0/INV_0/a_10_n215#" 30.8744
subcap "d3" -8174.16
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/d3" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/switch_layout_0/dinb" 6.98237
cap "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/switch_layout_0/gnd!" "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/d3" 30.8744
cap "d4" "6bitdac_layout_0/5bitdac_layout_1/x2_out_v" 141.339
subcap "d4" -15645.7
subcap "d4" -16717.8
subcap "d4" -17116
cap "6bitdac_layout_0/5bitdac_layout_1/d4" "6bitdac_layout_0/5bitdac_layout_1/switch_layout_0/INV_0/a_10_n215#" 19.0931
subcap "d4" -16565.9
cap "6bitdac_layout_0/5bitdac_layout_1/switch_layout_0/dinb" "6bitdac_layout_0/5bitdac_layout_1/d4" 12.2165
cap "6bitdac_layout_0/5bitdac_layout_1/d4" "6bitdac_layout_0/5bitdac_layout_1/switch_layout_0/gnd!" 50.2005
cap "6bitdac_layout_0/x2_out_v" "d5" 129.624
subcap "d5" -29554.7
subcap "d5" -29398.3
cap "6bitdac_layout_0/d5" "6bitdac_layout_0/switch_layout_0/gnd!" 45.8829
cap "6bitdac_layout_0/switch_layout_0/dinb" "6bitdac_layout_0/d5" 11.971
subcap "x1_out_v" -18022.9
subcap "x1_out_v" -18679.2
merge "switch_layout_0/vout" "out_v" -196.524 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -66926 -72 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_0/inp1" "inp1" -42.698 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -540 -74 0 0 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/d2" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/d2" -3978.97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -86416 -5226 -23103 -2130 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/d2" "d2"
merge "res250_layout_0/a_205_n124#" "6bitdac_layout_1/inp1" -145.098 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7405 -214 0 0 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_1/inp1" "x2_vref1"
merge "6bitdac_layout_0/d5" "6bitdac_layout_1/d5" -5240.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -95822 -7972 -122 -1562 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_1/d5" "d5"
merge "6bitdac_layout_1/inp2" "inp2" -42.7657 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -261 -76 0 0 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/d1" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/d1" -901.83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 79439 -1840 -38400 -216 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/d1" "d1"
merge "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/d3" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/d3" -5142.89 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19368 -8099 -4575 -1988 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/d3" "6bitdac_layout_1/5bitdac_layout_0/d3"
merge "6bitdac_layout_1/5bitdac_layout_0/d3" "d3"
merge "switch_layout_0/SUB" "6bitdac_layout_0/SUB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_0/SUB" "res250_layout_0/SUB"
merge "res250_layout_0/SUB" "6bitdac_layout_1/SUB"
merge "6bitdac_layout_1/SUB" "SUB"
merge "6bitdac_layout_0/inp2" "res250_layout_0/a_119_n123#" -99.1092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1516 -170 0 0 0 0 0 0 0 0 0 0 0 0
merge "res250_layout_0/a_119_n123#" "x1_vref5"
merge "switch_layout_0/inp2" "6bitdac_layout_1/out_v" -32.5584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16768 -172 0 0 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_1/out_v" "x2_out_v"
merge "6bitdac_layout_0/out_v" "switch_layout_0/inp1" -130.394 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4620 -206 0 0 0 0 0 0 0 0 0 0 0 0
merge "switch_layout_0/inp1" "x1_out_v"
merge "6bitdac_layout_0/5bitdac_layout_1/4bitdac_layout_1/3bitdac_layout_1/2bitdac_layout_1/switch_layout_1/din" "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" -142.058 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4141 -226 0 0 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_1/5bitdac_layout_0/4bitdac_layout_0/3bitdac_layout_0/2bitdac_layout_0/switch_layout_0/din" "d0"
merge "6bitdac_layout_0/5bitdac_layout_1/d4" "6bitdac_layout_1/5bitdac_layout_0/d4" -8619.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -122107 -13559 -38338 -2408 0 0 0 0 0 0 0 0 0 0
merge "6bitdac_layout_1/5bitdac_layout_0/d4" "d4"
merge "switch_layout_0/din" "d6" -78.338 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2740 -124 0 0 0 0 0 0 0 0 0 0 0 0
