Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 14 14:06:03 2024
| Host         : Ayush2023 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DigitalClock_timing_summary_routed.rpt -pb DigitalClock_timing_summary_routed.pb -rpx DigitalClock_timing_summary_routed.rpx -warn_on_violation
| Design       : DigitalClock
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     110         
TIMING-18  Warning           Missing input or output delay   13          
TIMING-20  Warning           Non-clocked latch               24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (183)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (315)
5. checking no_input_delay (17)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (183)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ALARM (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: ONOFF (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ONOFFTIMER (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SETTIMER (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: STOPWATCH (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TIMER (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: CLKOUT10MS_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CLKOUT300MS_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: CLKOUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec2_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CountSec4_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line349/anode_select_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line349/anode_select_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xpos_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xpos_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xpos_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (315)
--------------------------------------------------
 There are 315 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.453        0.000                      0                  220        0.261        0.000                      0                  220        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.453        0.000                      0                  220        0.261        0.000                      0                  220        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.076ns (21.297%)  route 3.976ns (78.703%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.375    count_reg_n_0_[20]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  CLKOUT_i_4/O
                         net (fo=1, routed)           0.666     7.164    CLKOUT_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  CLKOUT_i_3/O
                         net (fo=2, routed)           0.985     8.273    CLKOUT_i_3_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  count[25]_i_6/O
                         net (fo=3, routed)           0.294     8.691    count[25]_i_6_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.815 r  count[25]_i_2/O
                         net (fo=27, routed)          0.480     9.295    count[25]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  count[25]_i_1/O
                         net (fo=25, routed)          0.719    10.138    count[25]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.781    CLK_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y31         FDRE (Setup_fdre_C_R)       -0.429    14.591    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.076ns (21.297%)  route 3.976ns (78.703%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.375    count_reg_n_0_[20]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  CLKOUT_i_4/O
                         net (fo=1, routed)           0.666     7.164    CLKOUT_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  CLKOUT_i_3/O
                         net (fo=2, routed)           0.985     8.273    CLKOUT_i_3_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  count[25]_i_6/O
                         net (fo=3, routed)           0.294     8.691    count[25]_i_6_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.815 r  count[25]_i_2/O
                         net (fo=27, routed)          0.480     9.295    count[25]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  count[25]_i_1/O
                         net (fo=25, routed)          0.719    10.138    count[25]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.781    CLK_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y31         FDRE (Setup_fdre_C_R)       -0.429    14.591    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.076ns (21.297%)  route 3.976ns (78.703%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.375    count_reg_n_0_[20]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  CLKOUT_i_4/O
                         net (fo=1, routed)           0.666     7.164    CLKOUT_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  CLKOUT_i_3/O
                         net (fo=2, routed)           0.985     8.273    CLKOUT_i_3_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  count[25]_i_6/O
                         net (fo=3, routed)           0.294     8.691    count[25]_i_6_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.815 r  count[25]_i_2/O
                         net (fo=27, routed)          0.480     9.295    count[25]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  count[25]_i_1/O
                         net (fo=25, routed)          0.719    10.138    count[25]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.781    CLK_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y31         FDRE (Setup_fdre_C_R)       -0.429    14.591    count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.076ns (21.297%)  route 3.976ns (78.703%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.375    count_reg_n_0_[20]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  CLKOUT_i_4/O
                         net (fo=1, routed)           0.666     7.164    CLKOUT_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  CLKOUT_i_3/O
                         net (fo=2, routed)           0.985     8.273    CLKOUT_i_3_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  count[25]_i_6/O
                         net (fo=3, routed)           0.294     8.691    count[25]_i_6_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.815 r  count[25]_i_2/O
                         net (fo=27, routed)          0.480     9.295    count[25]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  count[25]_i_1/O
                         net (fo=25, routed)          0.719    10.138    count[25]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.781    CLK_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y31         FDRE (Setup_fdre_C_R)       -0.429    14.591    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.076ns (21.505%)  route 3.927ns (78.495%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.375    count_reg_n_0_[20]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  CLKOUT_i_4/O
                         net (fo=1, routed)           0.666     7.164    CLKOUT_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  CLKOUT_i_3/O
                         net (fo=2, routed)           0.985     8.273    CLKOUT_i_3_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  count[25]_i_6/O
                         net (fo=3, routed)           0.294     8.691    count[25]_i_6_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.815 r  count[25]_i_2/O
                         net (fo=27, routed)          0.480     9.295    count[25]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  count[25]_i_1/O
                         net (fo=25, routed)          0.670    10.089    count[25]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y32         FDRE (Setup_fdre_C_R)       -0.429    14.593    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.076ns (21.505%)  route 3.927ns (78.495%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.375    count_reg_n_0_[20]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  CLKOUT_i_4/O
                         net (fo=1, routed)           0.666     7.164    CLKOUT_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  CLKOUT_i_3/O
                         net (fo=2, routed)           0.985     8.273    CLKOUT_i_3_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  count[25]_i_6/O
                         net (fo=3, routed)           0.294     8.691    count[25]_i_6_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.815 r  count[25]_i_2/O
                         net (fo=27, routed)          0.480     9.295    count[25]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  count[25]_i_1/O
                         net (fo=25, routed)          0.670    10.089    count[25]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y32         FDRE (Setup_fdre_C_R)       -0.429    14.593    count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.076ns (21.505%)  route 3.927ns (78.495%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.375    count_reg_n_0_[20]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  CLKOUT_i_4/O
                         net (fo=1, routed)           0.666     7.164    CLKOUT_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  CLKOUT_i_3/O
                         net (fo=2, routed)           0.985     8.273    CLKOUT_i_3_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  count[25]_i_6/O
                         net (fo=3, routed)           0.294     8.691    count[25]_i_6_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.815 r  count[25]_i_2/O
                         net (fo=27, routed)          0.480     9.295    count[25]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  count[25]_i_1/O
                         net (fo=25, routed)          0.670    10.089    count[25]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y32         FDRE (Setup_fdre_C_R)       -0.429    14.593    count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.076ns (21.505%)  route 3.927ns (78.495%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.375    count_reg_n_0_[20]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  CLKOUT_i_4/O
                         net (fo=1, routed)           0.666     7.164    CLKOUT_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  CLKOUT_i_3/O
                         net (fo=2, routed)           0.985     8.273    CLKOUT_i_3_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  count[25]_i_6/O
                         net (fo=3, routed)           0.294     8.691    count[25]_i_6_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.815 r  count[25]_i_2/O
                         net (fo=27, routed)          0.480     9.295    count[25]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  count[25]_i_1/O
                         net (fo=25, routed)          0.670    10.089    count[25]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y32         FDRE (Setup_fdre_C_R)       -0.429    14.593    count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.076ns (21.560%)  route 3.915ns (78.440%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.375    count_reg_n_0_[20]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  CLKOUT_i_4/O
                         net (fo=1, routed)           0.666     7.164    CLKOUT_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  CLKOUT_i_3/O
                         net (fo=2, routed)           0.985     8.273    CLKOUT_i_3_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  count[25]_i_6/O
                         net (fo=3, routed)           0.294     8.691    count[25]_i_6_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.815 r  count[25]_i_2/O
                         net (fo=27, routed)          0.480     9.295    count[25]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  count[25]_i_1/O
                         net (fo=25, routed)          0.657    10.076    count[25]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y36         FDRE (Setup_fdre_C_R)       -0.429    14.596    count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.076ns (21.560%)  route 3.915ns (78.440%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.375    count_reg_n_0_[20]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  CLKOUT_i_4/O
                         net (fo=1, routed)           0.666     7.164    CLKOUT_i_4_n_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  CLKOUT_i_3/O
                         net (fo=2, routed)           0.985     8.273    CLKOUT_i_3_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  count[25]_i_6/O
                         net (fo=3, routed)           0.294     8.691    count[25]_i_6_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.815 r  count[25]_i_2/O
                         net (fo=27, routed)          0.480     9.295    count[25]_i_2_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  count[25]_i_1/O
                         net (fo=25, routed)          0.657    10.076    count[25]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y36         FDRE (Setup_fdre_C_R)       -0.429    14.596    count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.555     1.438    CLK_IBUF_BUFG
    SLICE_X31Y67         FDRE                                         r  count3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  count3_reg[16]/Q
                         net (fo=2, routed)           0.117     1.696    count3_reg_n_0_[16]
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  count3_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    data0[16]
    SLICE_X31Y67         FDRE                                         r  count3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.821     1.949    CLK_IBUF_BUFG
    SLICE_X31Y67         FDRE                                         r  count3_reg[16]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.105     1.543    count3_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.700    count_reg_n_0_[4]
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    count_reg[4]_i_1_n_4
    SLICE_X13Y31         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.105     1.547    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.703    count_reg_n_0_[16]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    count_reg[16]_i_1_n_4
    SLICE_X13Y34         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.105     1.550    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  count3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count3_reg[20]/Q
                         net (fo=2, routed)           0.118     1.696    count3_reg_n_0_[20]
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  count3_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    data0[20]
    SLICE_X31Y68         FDRE                                         r  count3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.820     1.948    CLK_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  count3_reg[20]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.105     1.542    count3_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  count3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count3_reg[24]/Q
                         net (fo=2, routed)           0.119     1.697    count3_reg_n_0_[24]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  count3_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    data0[24]
    SLICE_X31Y69         FDRE                                         r  count3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.819     1.947    CLK_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  count3_reg[24]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.105     1.541    count3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line349/anode_timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line349/anode_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.558     1.441    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  nolabel_line349/anode_timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line349/anode_timer_reg[8]/Q
                         net (fo=2, routed)           0.119     1.701    nolabel_line349/anode_timer[8]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  nolabel_line349/anode_timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    nolabel_line349/p_1_in[8]
    SLICE_X53Y19         FDRE                                         r  nolabel_line349/anode_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.827     1.954    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  nolabel_line349/anode_timer_reg[8]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    nolabel_line349/anode_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLKOUT10MS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKOUT10MS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  CLKOUT10MS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLKOUT10MS_reg/Q
                         net (fo=2, routed)           0.168     1.755    CLKOUT10MS_reg_n_0_BUFG_inst_n_0
    SLICE_X35Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  CLKOUT10MS_i_1/O
                         net (fo=1, routed)           0.000     1.800    CLKOUT10MS_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  CLKOUT10MS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  CLKOUT10MS_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.091     1.537    CLKOUT10MS_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X30Y64         FDRE                                         r  count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  count3_reg[0]/Q
                         net (fo=3, routed)           0.175     1.780    count3_reg_n_0_[0]
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  count3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    count3[0]_i_1_n_0
    SLICE_X30Y64         FDRE                                         r  count3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.824     1.952    CLK_IBUF_BUFG
    SLICE_X30Y64         FDRE                                         r  count3_reg[0]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.120     1.560    count3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.784    count_reg_n_0_[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.829 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    count[0]_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.120     1.565    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line349/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line349/anode_timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.559     1.442    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  nolabel_line349/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  nolabel_line349/anode_timer_reg[0]/Q
                         net (fo=3, routed)           0.175     1.781    nolabel_line349/anode_timer[0]
    SLICE_X52Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.826 r  nolabel_line349/anode_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.826    nolabel_line349/p_1_in[0]
    SLICE_X52Y18         FDRE                                         r  nolabel_line349/anode_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.828     1.955    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  nolabel_line349/anode_timer_reg[0]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.120     1.562    nolabel_line349/anode_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y49   CLKOUT10MS_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y53   CLKOUT300MS_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35   CLKOUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y62   count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y63   count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y63   count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y63   count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y64   count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y64   count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y49   CLKOUT10MS_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y49   CLKOUT10MS_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y53   CLKOUT300MS_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y53   CLKOUT300MS_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   CLKOUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   CLKOUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y62   count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y62   count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y63   count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y63   count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y49   CLKOUT10MS_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y49   CLKOUT10MS_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y53   CLKOUT300MS_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y53   CLKOUT300MS_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   CLKOUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   CLKOUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y62   count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y62   count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y63   count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y63   count2_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           334 Endpoints
Min Delay           334 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CountSec2_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.512ns  (logic 16.758ns (33.176%)  route 33.754ns (66.824%))
  Logic Levels:           58  (CARRY4=33 FDCE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE                         0.000     0.000 r  CountSec2_reg[9]/C
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CountSec2_reg[9]/Q
                         net (fo=41, routed)          2.913     3.369    CountSec2[9]
    SLICE_X62Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.493 r  h_reg[2]_i_754/O
                         net (fo=1, routed)           0.000     3.493    h_reg[2]_i_754_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.894 r  h_reg[2]_i_748/CO[3]
                         net (fo=1, routed)           0.000     3.894    h_reg[2]_i_748_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  h_reg[2]_i_725/CO[3]
                         net (fo=1, routed)           0.000     4.008    h_reg[2]_i_725_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  h_reg[2]_i_681/CO[3]
                         net (fo=1, routed)           0.000     4.122    h_reg[2]_i_681_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  h_reg[2]_i_606/CO[3]
                         net (fo=1, routed)           0.000     4.236    h_reg[2]_i_606_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.458 r  h_reg[2]_i_480/O[0]
                         net (fo=15, routed)          1.147     5.605    h_reg[2]_i_480_n_7
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.299     5.904 r  s_reg[0]_i_737/O
                         net (fo=1, routed)           0.000     5.904    s_reg[0]_i_737_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.302 r  s_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000     6.302    s_reg[0]_i_629_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.524 r  h_reg[2]_i_678/O[0]
                         net (fo=1, routed)           0.814     7.337    h_reg[2]_i_678_n_7
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.299     7.636 r  s_reg[0]_i_478/O
                         net (fo=1, routed)           0.000     7.636    s_reg[0]_i_478_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.012 r  s_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000     8.012    s_reg[0]_i_189_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.335 r  h_reg[2]_i_475/O[1]
                         net (fo=13, routed)          1.693    10.029    h_reg[2]_i_475_n_6
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    10.885 r  h_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000    10.885    h_reg[2]_i_471_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.999 r  h_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    10.999    h_reg[2]_i_309_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.113 r  h_reg[2]_i_162/CO[3]
                         net (fo=156, routed)         2.335    13.448    h_reg[2]_i_162_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.118    13.566 r  s_reg[0]_i_89/O
                         net (fo=10, routed)          1.426    14.992    s_reg[0]_i_89_n_0
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  s_reg[0]_i_190/O
                         net (fo=2, routed)           0.803    16.121    s_reg[0]_i_190_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.245 r  s_reg[0]_i_194/O
                         net (fo=1, routed)           0.000    16.245    s_reg[0]_i_194_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.646 r  s_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.646    s_reg[0]_i_79_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.885 r  s_reg[2]_i_105/O[2]
                         net (fo=3, routed)           0.955    17.840    s_reg[2]_i_105_n_5
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.328    18.168 r  s_reg[2]_i_108/O
                         net (fo=2, routed)           0.828    18.995    s_reg[2]_i_108_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.354    19.349 r  s_reg[2]_i_75/O
                         net (fo=2, routed)           0.589    19.939    s_reg[2]_i_75_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.332    20.271 r  s_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    20.271    s_reg[2]_i_79_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  s_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.669    s_reg[2]_i_52_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.003 r  h_reg[2]_i_290/O[1]
                         net (fo=20, routed)          2.361    23.364    h_reg[2]_i_290_n_6
    SLICE_X55Y36         LUT3 (Prop_lut3_I2_O)        0.303    23.667 r  h_reg[2]_i_688/O
                         net (fo=2, routed)           0.827    24.494    h_reg[2]_i_688_n_0
    SLICE_X56Y35         LUT4 (Prop_lut4_I3_O)        0.124    24.618 r  h_reg[2]_i_692/O
                         net (fo=1, routed)           0.000    24.618    h_reg[2]_i_692_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.998 r  h_reg[2]_i_609/CO[3]
                         net (fo=1, routed)           0.000    24.998    h_reg[2]_i_609_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  h_reg[2]_i_481/CO[3]
                         net (fo=1, routed)           0.000    25.115    h_reg[2]_i_481_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  h_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    25.232    h_reg[2]_i_318_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.451 r  h_reg[2]_i_164/O[0]
                         net (fo=3, routed)           1.048    26.499    h_reg[2]_i_164_n_7
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.295    26.794 r  h_reg[2]_i_301/O
                         net (fo=1, routed)           0.694    27.489    h_reg[2]_i_301_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.874 r  h_reg[2]_i_161/CO[3]
                         net (fo=1, routed)           1.112    28.985    h_reg[2]_i_161_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.124    29.109 r  h_reg[2]_i_66/O
                         net (fo=170, routed)         2.208    31.317    h_reg[2]_i_66_n_0
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124    31.441 r  m_reg[4]_i_95/O
                         net (fo=1, routed)           0.000    31.441    m_reg[4]_i_95_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  m_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    m_reg[4]_i_74_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.046 r  m_reg[2]_i_29/CO[2]
                         net (fo=3, routed)           1.596    33.642    m_reg[2]_i_29_n_1
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.310    33.952 r  m_reg[2]_i_35/O
                         net (fo=1, routed)           0.000    33.952    m_reg[2]_i_35_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.376 r  m_reg[2]_i_28/O[1]
                         net (fo=1, routed)           0.805    35.181    m_reg[2]_i_28_n_6
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.303    35.484 r  m_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    35.484    m_reg[2]_i_23_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    35.732 r  m_reg[2]_i_15/O[2]
                         net (fo=7, routed)           1.553    37.285    m_reg[2]_i_15_n_5
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    37.985 r  m_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.985    m_reg[2]_i_17_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.256 r  m_reg[2]_i_16/CO[0]
                         net (fo=44, routed)          1.434    39.690    m_reg[2]_i_16_n_3
    SLICE_X52Y46         LUT4 (Prop_lut4_I1_O)        0.373    40.063 r  m_reg[0]_i_141/O
                         net (fo=1, routed)           0.000    40.063    m_reg[0]_i_141_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.576 r  m_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.576    m_reg[0]_i_25_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.795 f  m_reg[4]_i_13/O[0]
                         net (fo=7, routed)           1.468    42.263    m_reg[4]_i_13_n_7
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.295    42.558 r  m_reg[4]_i_77/O
                         net (fo=1, routed)           0.000    42.558    m_reg[4]_i_77_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.091 r  m_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.091    m_reg[4]_i_53_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.414 r  m_reg[4]_i_34/O[1]
                         net (fo=3, routed)           0.677    44.091    m_reg[4]_i_34_n_6
    SLICE_X48Y46         LUT4 (Prop_lut4_I0_O)        0.306    44.397 r  m_reg[4]_i_61/O
                         net (fo=1, routed)           0.569    44.966    m_reg[4]_i_61_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.473 r  m_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.473    m_reg[4]_i_37_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.744 f  m_reg[4]_i_26/CO[0]
                         net (fo=3, routed)           0.596    46.340    m_reg[4]_i_26_n_3
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.373    46.713 f  m_reg[2]_i_12/O
                         net (fo=3, routed)           0.187    46.900    m_reg[2]_i_12_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I3_O)        0.124    47.024 r  m_reg[6]_i_28/O
                         net (fo=2, routed)           0.834    47.859    m_reg[6]_i_28_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    47.983 r  m_reg[6]_i_9/O
                         net (fo=1, routed)           0.776    48.758    m_reg[6]_i_9_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    48.882 r  m_reg[6]_i_2/O
                         net (fo=1, routed)           0.495    49.377    m_reg[6]_i_2_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    49.501 r  m_reg[6]_i_1/O
                         net (fo=1, routed)           1.011    50.512    m_reg[6]_i_1_n_0
    SLICE_X47Y36         LDCE                                         r  m_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CountSec2_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.510ns  (logic 16.897ns (33.452%)  route 33.613ns (66.548%))
  Logic Levels:           57  (CARRY4=33 FDCE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=4 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE                         0.000     0.000 r  CountSec2_reg[9]/C
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CountSec2_reg[9]/Q
                         net (fo=41, routed)          2.913     3.369    CountSec2[9]
    SLICE_X62Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.493 r  h_reg[2]_i_754/O
                         net (fo=1, routed)           0.000     3.493    h_reg[2]_i_754_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.894 r  h_reg[2]_i_748/CO[3]
                         net (fo=1, routed)           0.000     3.894    h_reg[2]_i_748_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  h_reg[2]_i_725/CO[3]
                         net (fo=1, routed)           0.000     4.008    h_reg[2]_i_725_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  h_reg[2]_i_681/CO[3]
                         net (fo=1, routed)           0.000     4.122    h_reg[2]_i_681_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  h_reg[2]_i_606/CO[3]
                         net (fo=1, routed)           0.000     4.236    h_reg[2]_i_606_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.458 r  h_reg[2]_i_480/O[0]
                         net (fo=15, routed)          1.147     5.605    h_reg[2]_i_480_n_7
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.299     5.904 r  s_reg[0]_i_737/O
                         net (fo=1, routed)           0.000     5.904    s_reg[0]_i_737_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.302 r  s_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000     6.302    s_reg[0]_i_629_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.524 r  h_reg[2]_i_678/O[0]
                         net (fo=1, routed)           0.814     7.337    h_reg[2]_i_678_n_7
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.299     7.636 r  s_reg[0]_i_478/O
                         net (fo=1, routed)           0.000     7.636    s_reg[0]_i_478_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.012 r  s_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000     8.012    s_reg[0]_i_189_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.335 r  h_reg[2]_i_475/O[1]
                         net (fo=13, routed)          1.693    10.029    h_reg[2]_i_475_n_6
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    10.885 r  h_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000    10.885    h_reg[2]_i_471_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.999 r  h_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    10.999    h_reg[2]_i_309_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.113 r  h_reg[2]_i_162/CO[3]
                         net (fo=156, routed)         2.335    13.448    h_reg[2]_i_162_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.118    13.566 r  s_reg[0]_i_89/O
                         net (fo=10, routed)          1.426    14.992    s_reg[0]_i_89_n_0
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  s_reg[0]_i_190/O
                         net (fo=2, routed)           0.803    16.121    s_reg[0]_i_190_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.245 r  s_reg[0]_i_194/O
                         net (fo=1, routed)           0.000    16.245    s_reg[0]_i_194_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.646 r  s_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.646    s_reg[0]_i_79_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.885 r  s_reg[2]_i_105/O[2]
                         net (fo=3, routed)           0.955    17.840    s_reg[2]_i_105_n_5
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.328    18.168 r  s_reg[2]_i_108/O
                         net (fo=2, routed)           0.828    18.995    s_reg[2]_i_108_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.354    19.349 r  s_reg[2]_i_75/O
                         net (fo=2, routed)           0.589    19.939    s_reg[2]_i_75_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.332    20.271 r  s_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    20.271    s_reg[2]_i_79_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  s_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.669    s_reg[2]_i_52_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.003 r  h_reg[2]_i_290/O[1]
                         net (fo=20, routed)          2.361    23.364    h_reg[2]_i_290_n_6
    SLICE_X55Y36         LUT3 (Prop_lut3_I2_O)        0.303    23.667 r  h_reg[2]_i_688/O
                         net (fo=2, routed)           0.827    24.494    h_reg[2]_i_688_n_0
    SLICE_X56Y35         LUT4 (Prop_lut4_I3_O)        0.124    24.618 r  h_reg[2]_i_692/O
                         net (fo=1, routed)           0.000    24.618    h_reg[2]_i_692_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.998 r  h_reg[2]_i_609/CO[3]
                         net (fo=1, routed)           0.000    24.998    h_reg[2]_i_609_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  h_reg[2]_i_481/CO[3]
                         net (fo=1, routed)           0.000    25.115    h_reg[2]_i_481_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  h_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    25.232    h_reg[2]_i_318_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.451 r  h_reg[2]_i_164/O[0]
                         net (fo=3, routed)           1.048    26.499    h_reg[2]_i_164_n_7
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.295    26.794 r  h_reg[2]_i_301/O
                         net (fo=1, routed)           0.694    27.489    h_reg[2]_i_301_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.874 r  h_reg[2]_i_161/CO[3]
                         net (fo=1, routed)           1.112    28.985    h_reg[2]_i_161_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.124    29.109 r  h_reg[2]_i_66/O
                         net (fo=170, routed)         2.208    31.317    h_reg[2]_i_66_n_0
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124    31.441 r  m_reg[4]_i_95/O
                         net (fo=1, routed)           0.000    31.441    m_reg[4]_i_95_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  m_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    m_reg[4]_i_74_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.046 r  m_reg[2]_i_29/CO[2]
                         net (fo=3, routed)           1.596    33.642    m_reg[2]_i_29_n_1
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.310    33.952 r  m_reg[2]_i_35/O
                         net (fo=1, routed)           0.000    33.952    m_reg[2]_i_35_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.376 r  m_reg[2]_i_28/O[1]
                         net (fo=1, routed)           0.805    35.181    m_reg[2]_i_28_n_6
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.303    35.484 r  m_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    35.484    m_reg[2]_i_23_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    35.732 r  m_reg[2]_i_15/O[2]
                         net (fo=7, routed)           1.553    37.285    m_reg[2]_i_15_n_5
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    37.985 r  m_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.985    m_reg[2]_i_17_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.256 r  m_reg[2]_i_16/CO[0]
                         net (fo=44, routed)          1.434    39.690    m_reg[2]_i_16_n_3
    SLICE_X52Y46         LUT4 (Prop_lut4_I1_O)        0.373    40.063 r  m_reg[0]_i_141/O
                         net (fo=1, routed)           0.000    40.063    m_reg[0]_i_141_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.576 r  m_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.576    m_reg[0]_i_25_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.795 f  m_reg[4]_i_13/O[0]
                         net (fo=7, routed)           1.468    42.263    m_reg[4]_i_13_n_7
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.295    42.558 r  m_reg[4]_i_77/O
                         net (fo=1, routed)           0.000    42.558    m_reg[4]_i_77_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.091 r  m_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.091    m_reg[4]_i_53_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.414 r  m_reg[4]_i_34/O[1]
                         net (fo=3, routed)           0.677    44.091    m_reg[4]_i_34_n_6
    SLICE_X48Y46         LUT4 (Prop_lut4_I0_O)        0.306    44.397 r  m_reg[4]_i_61/O
                         net (fo=1, routed)           0.569    44.966    m_reg[4]_i_61_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.473 r  m_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.473    m_reg[4]_i_37_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.744 r  m_reg[4]_i_26/CO[0]
                         net (fo=3, routed)           0.831    46.575    m_reg[4]_i_26_n_3
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.373    46.948 r  m_reg[0]_i_26/O
                         net (fo=1, routed)           0.731    47.679    m_reg[0]_i_26_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I1_O)        0.124    47.803 r  m_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    47.803    m_reg[0]_i_7_n_0
    SLICE_X48Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    48.015 r  m_reg[0]_i_2/O
                         net (fo=1, routed)           1.208    49.222    m_reg[0]_i_2_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.299    49.521 r  m_reg[0]_i_1/O
                         net (fo=1, routed)           0.989    50.510    m_reg[0]_i_1_n_0
    SLICE_X47Y33         LDCE                                         r  m_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CountSec2_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.440ns  (logic 16.848ns (34.078%)  route 32.592ns (65.922%))
  Logic Levels:           58  (CARRY4=33 FDCE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=5 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE                         0.000     0.000 r  CountSec2_reg[9]/C
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CountSec2_reg[9]/Q
                         net (fo=41, routed)          2.913     3.369    CountSec2[9]
    SLICE_X62Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.493 r  h_reg[2]_i_754/O
                         net (fo=1, routed)           0.000     3.493    h_reg[2]_i_754_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.894 r  h_reg[2]_i_748/CO[3]
                         net (fo=1, routed)           0.000     3.894    h_reg[2]_i_748_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  h_reg[2]_i_725/CO[3]
                         net (fo=1, routed)           0.000     4.008    h_reg[2]_i_725_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  h_reg[2]_i_681/CO[3]
                         net (fo=1, routed)           0.000     4.122    h_reg[2]_i_681_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  h_reg[2]_i_606/CO[3]
                         net (fo=1, routed)           0.000     4.236    h_reg[2]_i_606_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.458 r  h_reg[2]_i_480/O[0]
                         net (fo=15, routed)          1.147     5.605    h_reg[2]_i_480_n_7
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.299     5.904 r  s_reg[0]_i_737/O
                         net (fo=1, routed)           0.000     5.904    s_reg[0]_i_737_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.302 r  s_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000     6.302    s_reg[0]_i_629_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.524 r  h_reg[2]_i_678/O[0]
                         net (fo=1, routed)           0.814     7.337    h_reg[2]_i_678_n_7
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.299     7.636 r  s_reg[0]_i_478/O
                         net (fo=1, routed)           0.000     7.636    s_reg[0]_i_478_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.012 r  s_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000     8.012    s_reg[0]_i_189_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.335 r  h_reg[2]_i_475/O[1]
                         net (fo=13, routed)          1.693    10.029    h_reg[2]_i_475_n_6
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    10.885 r  h_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000    10.885    h_reg[2]_i_471_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.999 r  h_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    10.999    h_reg[2]_i_309_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.113 r  h_reg[2]_i_162/CO[3]
                         net (fo=156, routed)         2.335    13.448    h_reg[2]_i_162_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.118    13.566 r  s_reg[0]_i_89/O
                         net (fo=10, routed)          1.426    14.992    s_reg[0]_i_89_n_0
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  s_reg[0]_i_190/O
                         net (fo=2, routed)           0.803    16.121    s_reg[0]_i_190_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.245 r  s_reg[0]_i_194/O
                         net (fo=1, routed)           0.000    16.245    s_reg[0]_i_194_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.646 r  s_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.646    s_reg[0]_i_79_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.885 r  s_reg[2]_i_105/O[2]
                         net (fo=3, routed)           0.955    17.840    s_reg[2]_i_105_n_5
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.328    18.168 r  s_reg[2]_i_108/O
                         net (fo=2, routed)           0.828    18.995    s_reg[2]_i_108_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.354    19.349 r  s_reg[2]_i_75/O
                         net (fo=2, routed)           0.589    19.939    s_reg[2]_i_75_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.332    20.271 r  s_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    20.271    s_reg[2]_i_79_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  s_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.669    s_reg[2]_i_52_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.003 r  h_reg[2]_i_290/O[1]
                         net (fo=20, routed)          2.361    23.364    h_reg[2]_i_290_n_6
    SLICE_X55Y36         LUT3 (Prop_lut3_I2_O)        0.303    23.667 r  h_reg[2]_i_688/O
                         net (fo=2, routed)           0.827    24.494    h_reg[2]_i_688_n_0
    SLICE_X56Y35         LUT4 (Prop_lut4_I3_O)        0.124    24.618 r  h_reg[2]_i_692/O
                         net (fo=1, routed)           0.000    24.618    h_reg[2]_i_692_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.998 r  h_reg[2]_i_609/CO[3]
                         net (fo=1, routed)           0.000    24.998    h_reg[2]_i_609_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  h_reg[2]_i_481/CO[3]
                         net (fo=1, routed)           0.000    25.115    h_reg[2]_i_481_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  h_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    25.232    h_reg[2]_i_318_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.451 r  h_reg[2]_i_164/O[0]
                         net (fo=3, routed)           1.048    26.499    h_reg[2]_i_164_n_7
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.295    26.794 r  h_reg[2]_i_301/O
                         net (fo=1, routed)           0.694    27.489    h_reg[2]_i_301_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.874 r  h_reg[2]_i_161/CO[3]
                         net (fo=1, routed)           1.112    28.985    h_reg[2]_i_161_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.124    29.109 r  h_reg[2]_i_66/O
                         net (fo=170, routed)         2.208    31.317    h_reg[2]_i_66_n_0
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124    31.441 r  m_reg[4]_i_95/O
                         net (fo=1, routed)           0.000    31.441    m_reg[4]_i_95_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  m_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    m_reg[4]_i_74_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.046 r  m_reg[2]_i_29/CO[2]
                         net (fo=3, routed)           1.596    33.642    m_reg[2]_i_29_n_1
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.310    33.952 r  m_reg[2]_i_35/O
                         net (fo=1, routed)           0.000    33.952    m_reg[2]_i_35_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.376 r  m_reg[2]_i_28/O[1]
                         net (fo=1, routed)           0.805    35.181    m_reg[2]_i_28_n_6
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.303    35.484 r  m_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    35.484    m_reg[2]_i_23_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    35.732 r  m_reg[2]_i_15/O[2]
                         net (fo=7, routed)           1.553    37.285    m_reg[2]_i_15_n_5
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    37.985 r  m_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.985    m_reg[2]_i_17_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.256 r  m_reg[2]_i_16/CO[0]
                         net (fo=44, routed)          1.434    39.690    m_reg[2]_i_16_n_3
    SLICE_X52Y46         LUT4 (Prop_lut4_I1_O)        0.373    40.063 r  m_reg[0]_i_141/O
                         net (fo=1, routed)           0.000    40.063    m_reg[0]_i_141_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.576 r  m_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.576    m_reg[0]_i_25_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.795 f  m_reg[4]_i_13/O[0]
                         net (fo=7, routed)           1.468    42.263    m_reg[4]_i_13_n_7
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.295    42.558 r  m_reg[4]_i_77/O
                         net (fo=1, routed)           0.000    42.558    m_reg[4]_i_77_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.091 r  m_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.091    m_reg[4]_i_53_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.414 r  m_reg[4]_i_34/O[1]
                         net (fo=3, routed)           0.677    44.091    m_reg[4]_i_34_n_6
    SLICE_X48Y46         LUT4 (Prop_lut4_I0_O)        0.306    44.397 r  m_reg[4]_i_61/O
                         net (fo=1, routed)           0.569    44.966    m_reg[4]_i_61_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.473 r  m_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.473    m_reg[4]_i_37_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.744 f  m_reg[4]_i_26/CO[0]
                         net (fo=3, routed)           0.596    46.340    m_reg[4]_i_26_n_3
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.373    46.713 f  m_reg[2]_i_12/O
                         net (fo=3, routed)           0.187    46.900    m_reg[2]_i_12_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I3_O)        0.124    47.024 r  m_reg[6]_i_28/O
                         net (fo=2, routed)           0.836    47.861    m_reg[6]_i_28_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I1_O)        0.124    47.985 r  m_reg[5]_i_7/O
                         net (fo=1, routed)           1.117    49.102    m_reg[5]_i_7_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.124    49.226 r  m_reg[5]_i_3/O
                         net (fo=1, routed)           0.000    49.226    m_reg[5]_i_3_n_0
    SLICE_X46Y43         MUXF7 (Prop_muxf7_I1_O)      0.214    49.440 r  m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    49.440    m_reg[5]_i_1_n_0
    SLICE_X46Y43         LDCE                                         r  m_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CountSec2_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.234ns  (logic 16.634ns (33.785%)  route 32.600ns (66.215%))
  Logic Levels:           57  (CARRY4=33 FDCE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE                         0.000     0.000 r  CountSec2_reg[9]/C
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CountSec2_reg[9]/Q
                         net (fo=41, routed)          2.913     3.369    CountSec2[9]
    SLICE_X62Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.493 r  h_reg[2]_i_754/O
                         net (fo=1, routed)           0.000     3.493    h_reg[2]_i_754_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.894 r  h_reg[2]_i_748/CO[3]
                         net (fo=1, routed)           0.000     3.894    h_reg[2]_i_748_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  h_reg[2]_i_725/CO[3]
                         net (fo=1, routed)           0.000     4.008    h_reg[2]_i_725_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  h_reg[2]_i_681/CO[3]
                         net (fo=1, routed)           0.000     4.122    h_reg[2]_i_681_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  h_reg[2]_i_606/CO[3]
                         net (fo=1, routed)           0.000     4.236    h_reg[2]_i_606_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.458 r  h_reg[2]_i_480/O[0]
                         net (fo=15, routed)          1.147     5.605    h_reg[2]_i_480_n_7
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.299     5.904 r  s_reg[0]_i_737/O
                         net (fo=1, routed)           0.000     5.904    s_reg[0]_i_737_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.302 r  s_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000     6.302    s_reg[0]_i_629_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.524 r  h_reg[2]_i_678/O[0]
                         net (fo=1, routed)           0.814     7.337    h_reg[2]_i_678_n_7
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.299     7.636 r  s_reg[0]_i_478/O
                         net (fo=1, routed)           0.000     7.636    s_reg[0]_i_478_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.012 r  s_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000     8.012    s_reg[0]_i_189_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.335 r  h_reg[2]_i_475/O[1]
                         net (fo=13, routed)          1.693    10.029    h_reg[2]_i_475_n_6
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    10.885 r  h_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000    10.885    h_reg[2]_i_471_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.999 r  h_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    10.999    h_reg[2]_i_309_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.113 r  h_reg[2]_i_162/CO[3]
                         net (fo=156, routed)         2.335    13.448    h_reg[2]_i_162_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.118    13.566 r  s_reg[0]_i_89/O
                         net (fo=10, routed)          1.426    14.992    s_reg[0]_i_89_n_0
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  s_reg[0]_i_190/O
                         net (fo=2, routed)           0.803    16.121    s_reg[0]_i_190_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.245 r  s_reg[0]_i_194/O
                         net (fo=1, routed)           0.000    16.245    s_reg[0]_i_194_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.646 r  s_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.646    s_reg[0]_i_79_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.885 r  s_reg[2]_i_105/O[2]
                         net (fo=3, routed)           0.955    17.840    s_reg[2]_i_105_n_5
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.328    18.168 r  s_reg[2]_i_108/O
                         net (fo=2, routed)           0.828    18.995    s_reg[2]_i_108_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.354    19.349 r  s_reg[2]_i_75/O
                         net (fo=2, routed)           0.589    19.939    s_reg[2]_i_75_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.332    20.271 r  s_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    20.271    s_reg[2]_i_79_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  s_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.669    s_reg[2]_i_52_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.003 r  h_reg[2]_i_290/O[1]
                         net (fo=20, routed)          2.361    23.364    h_reg[2]_i_290_n_6
    SLICE_X55Y36         LUT3 (Prop_lut3_I2_O)        0.303    23.667 r  h_reg[2]_i_688/O
                         net (fo=2, routed)           0.827    24.494    h_reg[2]_i_688_n_0
    SLICE_X56Y35         LUT4 (Prop_lut4_I3_O)        0.124    24.618 r  h_reg[2]_i_692/O
                         net (fo=1, routed)           0.000    24.618    h_reg[2]_i_692_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.998 r  h_reg[2]_i_609/CO[3]
                         net (fo=1, routed)           0.000    24.998    h_reg[2]_i_609_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  h_reg[2]_i_481/CO[3]
                         net (fo=1, routed)           0.000    25.115    h_reg[2]_i_481_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  h_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    25.232    h_reg[2]_i_318_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.451 r  h_reg[2]_i_164/O[0]
                         net (fo=3, routed)           1.048    26.499    h_reg[2]_i_164_n_7
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.295    26.794 r  h_reg[2]_i_301/O
                         net (fo=1, routed)           0.694    27.489    h_reg[2]_i_301_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.874 r  h_reg[2]_i_161/CO[3]
                         net (fo=1, routed)           1.112    28.985    h_reg[2]_i_161_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.124    29.109 r  h_reg[2]_i_66/O
                         net (fo=170, routed)         2.208    31.317    h_reg[2]_i_66_n_0
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124    31.441 r  m_reg[4]_i_95/O
                         net (fo=1, routed)           0.000    31.441    m_reg[4]_i_95_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  m_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    m_reg[4]_i_74_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.046 r  m_reg[2]_i_29/CO[2]
                         net (fo=3, routed)           1.596    33.642    m_reg[2]_i_29_n_1
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.310    33.952 r  m_reg[2]_i_35/O
                         net (fo=1, routed)           0.000    33.952    m_reg[2]_i_35_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.376 r  m_reg[2]_i_28/O[1]
                         net (fo=1, routed)           0.805    35.181    m_reg[2]_i_28_n_6
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.303    35.484 r  m_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    35.484    m_reg[2]_i_23_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    35.732 r  m_reg[2]_i_15/O[2]
                         net (fo=7, routed)           1.553    37.285    m_reg[2]_i_15_n_5
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    37.985 r  m_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.985    m_reg[2]_i_17_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.256 r  m_reg[2]_i_16/CO[0]
                         net (fo=44, routed)          1.434    39.690    m_reg[2]_i_16_n_3
    SLICE_X52Y46         LUT4 (Prop_lut4_I1_O)        0.373    40.063 r  m_reg[0]_i_141/O
                         net (fo=1, routed)           0.000    40.063    m_reg[0]_i_141_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.576 r  m_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.576    m_reg[0]_i_25_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.795 f  m_reg[4]_i_13/O[0]
                         net (fo=7, routed)           1.468    42.263    m_reg[4]_i_13_n_7
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.295    42.558 r  m_reg[4]_i_77/O
                         net (fo=1, routed)           0.000    42.558    m_reg[4]_i_77_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.091 r  m_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.091    m_reg[4]_i_53_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.414 r  m_reg[4]_i_34/O[1]
                         net (fo=3, routed)           0.677    44.091    m_reg[4]_i_34_n_6
    SLICE_X48Y46         LUT4 (Prop_lut4_I0_O)        0.306    44.397 r  m_reg[4]_i_61/O
                         net (fo=1, routed)           0.569    44.966    m_reg[4]_i_61_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.473 r  m_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.473    m_reg[4]_i_37_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.744 r  m_reg[4]_i_26/CO[0]
                         net (fo=3, routed)           0.585    46.328    m_reg[4]_i_26_n_3
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.373    46.701 r  m_reg[4]_i_14/O
                         net (fo=2, routed)           0.165    46.866    m_reg[4]_i_14_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.124    46.990 r  m_reg[3]_i_7/O
                         net (fo=1, routed)           0.545    47.536    m_reg[3]_i_7_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    47.660 r  m_reg[3]_i_2/O
                         net (fo=1, routed)           0.836    48.496    m_reg[3]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.124    48.620 r  m_reg[3]_i_1/O
                         net (fo=1, routed)           0.614    49.234    m_reg[3]_i_1_n_0
    SLICE_X46Y39         LDCE                                         r  m_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CountSec2_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.715ns  (logic 16.727ns (34.337%)  route 31.988ns (65.663%))
  Logic Levels:           57  (CARRY4=33 FDCE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=3 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE                         0.000     0.000 r  CountSec2_reg[9]/C
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CountSec2_reg[9]/Q
                         net (fo=41, routed)          2.913     3.369    CountSec2[9]
    SLICE_X62Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.493 r  h_reg[2]_i_754/O
                         net (fo=1, routed)           0.000     3.493    h_reg[2]_i_754_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.894 r  h_reg[2]_i_748/CO[3]
                         net (fo=1, routed)           0.000     3.894    h_reg[2]_i_748_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  h_reg[2]_i_725/CO[3]
                         net (fo=1, routed)           0.000     4.008    h_reg[2]_i_725_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  h_reg[2]_i_681/CO[3]
                         net (fo=1, routed)           0.000     4.122    h_reg[2]_i_681_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  h_reg[2]_i_606/CO[3]
                         net (fo=1, routed)           0.000     4.236    h_reg[2]_i_606_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.458 r  h_reg[2]_i_480/O[0]
                         net (fo=15, routed)          1.147     5.605    h_reg[2]_i_480_n_7
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.299     5.904 r  s_reg[0]_i_737/O
                         net (fo=1, routed)           0.000     5.904    s_reg[0]_i_737_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.302 r  s_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000     6.302    s_reg[0]_i_629_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.524 r  h_reg[2]_i_678/O[0]
                         net (fo=1, routed)           0.814     7.337    h_reg[2]_i_678_n_7
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.299     7.636 r  s_reg[0]_i_478/O
                         net (fo=1, routed)           0.000     7.636    s_reg[0]_i_478_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.012 r  s_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000     8.012    s_reg[0]_i_189_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.335 r  h_reg[2]_i_475/O[1]
                         net (fo=13, routed)          1.693    10.029    h_reg[2]_i_475_n_6
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    10.885 r  h_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000    10.885    h_reg[2]_i_471_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.999 r  h_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    10.999    h_reg[2]_i_309_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.113 r  h_reg[2]_i_162/CO[3]
                         net (fo=156, routed)         2.335    13.448    h_reg[2]_i_162_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.118    13.566 r  s_reg[0]_i_89/O
                         net (fo=10, routed)          1.426    14.992    s_reg[0]_i_89_n_0
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  s_reg[0]_i_190/O
                         net (fo=2, routed)           0.803    16.121    s_reg[0]_i_190_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.245 r  s_reg[0]_i_194/O
                         net (fo=1, routed)           0.000    16.245    s_reg[0]_i_194_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.646 r  s_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.646    s_reg[0]_i_79_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.885 r  s_reg[2]_i_105/O[2]
                         net (fo=3, routed)           0.955    17.840    s_reg[2]_i_105_n_5
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.328    18.168 r  s_reg[2]_i_108/O
                         net (fo=2, routed)           0.828    18.995    s_reg[2]_i_108_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.354    19.349 r  s_reg[2]_i_75/O
                         net (fo=2, routed)           0.589    19.939    s_reg[2]_i_75_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.332    20.271 r  s_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    20.271    s_reg[2]_i_79_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  s_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.669    s_reg[2]_i_52_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.003 r  h_reg[2]_i_290/O[1]
                         net (fo=20, routed)          2.361    23.364    h_reg[2]_i_290_n_6
    SLICE_X55Y36         LUT3 (Prop_lut3_I2_O)        0.303    23.667 r  h_reg[2]_i_688/O
                         net (fo=2, routed)           0.827    24.494    h_reg[2]_i_688_n_0
    SLICE_X56Y35         LUT4 (Prop_lut4_I3_O)        0.124    24.618 r  h_reg[2]_i_692/O
                         net (fo=1, routed)           0.000    24.618    h_reg[2]_i_692_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.998 r  h_reg[2]_i_609/CO[3]
                         net (fo=1, routed)           0.000    24.998    h_reg[2]_i_609_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  h_reg[2]_i_481/CO[3]
                         net (fo=1, routed)           0.000    25.115    h_reg[2]_i_481_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  h_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    25.232    h_reg[2]_i_318_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.451 r  h_reg[2]_i_164/O[0]
                         net (fo=3, routed)           1.048    26.499    h_reg[2]_i_164_n_7
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.295    26.794 r  h_reg[2]_i_301/O
                         net (fo=1, routed)           0.694    27.489    h_reg[2]_i_301_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.874 r  h_reg[2]_i_161/CO[3]
                         net (fo=1, routed)           1.112    28.985    h_reg[2]_i_161_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.124    29.109 r  h_reg[2]_i_66/O
                         net (fo=170, routed)         2.208    31.317    h_reg[2]_i_66_n_0
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124    31.441 r  m_reg[4]_i_95/O
                         net (fo=1, routed)           0.000    31.441    m_reg[4]_i_95_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  m_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    m_reg[4]_i_74_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.046 r  m_reg[2]_i_29/CO[2]
                         net (fo=3, routed)           1.596    33.642    m_reg[2]_i_29_n_1
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.310    33.952 r  m_reg[2]_i_35/O
                         net (fo=1, routed)           0.000    33.952    m_reg[2]_i_35_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.376 r  m_reg[2]_i_28/O[1]
                         net (fo=1, routed)           0.805    35.181    m_reg[2]_i_28_n_6
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.303    35.484 r  m_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    35.484    m_reg[2]_i_23_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    35.732 r  m_reg[2]_i_15/O[2]
                         net (fo=7, routed)           1.553    37.285    m_reg[2]_i_15_n_5
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    37.985 r  m_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.985    m_reg[2]_i_17_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.256 r  m_reg[2]_i_16/CO[0]
                         net (fo=44, routed)          1.434    39.690    m_reg[2]_i_16_n_3
    SLICE_X52Y46         LUT4 (Prop_lut4_I1_O)        0.373    40.063 r  m_reg[0]_i_141/O
                         net (fo=1, routed)           0.000    40.063    m_reg[0]_i_141_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.576 r  m_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.576    m_reg[0]_i_25_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.795 f  m_reg[4]_i_13/O[0]
                         net (fo=7, routed)           1.468    42.263    m_reg[4]_i_13_n_7
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.295    42.558 r  m_reg[4]_i_77/O
                         net (fo=1, routed)           0.000    42.558    m_reg[4]_i_77_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.091 r  m_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.091    m_reg[4]_i_53_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.414 r  m_reg[4]_i_34/O[1]
                         net (fo=3, routed)           0.677    44.091    m_reg[4]_i_34_n_6
    SLICE_X48Y46         LUT4 (Prop_lut4_I0_O)        0.306    44.397 r  m_reg[4]_i_61/O
                         net (fo=1, routed)           0.569    44.966    m_reg[4]_i_61_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.473 r  m_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.473    m_reg[4]_i_37_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.744 r  m_reg[4]_i_26/CO[0]
                         net (fo=3, routed)           0.596    46.340    m_reg[4]_i_26_n_3
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.373    46.713 r  m_reg[2]_i_12/O
                         net (fo=3, routed)           0.466    47.179    m_reg[2]_i_12_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I2_O)        0.124    47.303 r  m_reg[2]_i_7/O
                         net (fo=1, routed)           1.071    48.374    m_reg[2]_i_7_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I4_O)        0.124    48.498 r  m_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    48.498    m_reg[2]_i_3_n_0
    SLICE_X47Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    48.715 r  m_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    48.715    m_reg[2]_i_1_n_0
    SLICE_X47Y43         LDCE                                         r  m_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CountSec2_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.408ns  (logic 16.724ns (34.548%)  route 31.684ns (65.452%))
  Logic Levels:           57  (CARRY4=33 FDCE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=6 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE                         0.000     0.000 r  CountSec2_reg[9]/C
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CountSec2_reg[9]/Q
                         net (fo=41, routed)          2.913     3.369    CountSec2[9]
    SLICE_X62Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.493 r  h_reg[2]_i_754/O
                         net (fo=1, routed)           0.000     3.493    h_reg[2]_i_754_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.894 r  h_reg[2]_i_748/CO[3]
                         net (fo=1, routed)           0.000     3.894    h_reg[2]_i_748_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  h_reg[2]_i_725/CO[3]
                         net (fo=1, routed)           0.000     4.008    h_reg[2]_i_725_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  h_reg[2]_i_681/CO[3]
                         net (fo=1, routed)           0.000     4.122    h_reg[2]_i_681_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  h_reg[2]_i_606/CO[3]
                         net (fo=1, routed)           0.000     4.236    h_reg[2]_i_606_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.458 r  h_reg[2]_i_480/O[0]
                         net (fo=15, routed)          1.147     5.605    h_reg[2]_i_480_n_7
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.299     5.904 r  s_reg[0]_i_737/O
                         net (fo=1, routed)           0.000     5.904    s_reg[0]_i_737_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.302 r  s_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000     6.302    s_reg[0]_i_629_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.524 r  h_reg[2]_i_678/O[0]
                         net (fo=1, routed)           0.814     7.337    h_reg[2]_i_678_n_7
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.299     7.636 r  s_reg[0]_i_478/O
                         net (fo=1, routed)           0.000     7.636    s_reg[0]_i_478_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.012 r  s_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000     8.012    s_reg[0]_i_189_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.335 r  h_reg[2]_i_475/O[1]
                         net (fo=13, routed)          1.693    10.029    h_reg[2]_i_475_n_6
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    10.885 r  h_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000    10.885    h_reg[2]_i_471_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.999 r  h_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    10.999    h_reg[2]_i_309_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.113 r  h_reg[2]_i_162/CO[3]
                         net (fo=156, routed)         2.335    13.448    h_reg[2]_i_162_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.118    13.566 r  s_reg[0]_i_89/O
                         net (fo=10, routed)          1.426    14.992    s_reg[0]_i_89_n_0
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  s_reg[0]_i_190/O
                         net (fo=2, routed)           0.803    16.121    s_reg[0]_i_190_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.245 r  s_reg[0]_i_194/O
                         net (fo=1, routed)           0.000    16.245    s_reg[0]_i_194_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.646 r  s_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.646    s_reg[0]_i_79_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.885 r  s_reg[2]_i_105/O[2]
                         net (fo=3, routed)           0.955    17.840    s_reg[2]_i_105_n_5
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.328    18.168 r  s_reg[2]_i_108/O
                         net (fo=2, routed)           0.828    18.995    s_reg[2]_i_108_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.354    19.349 r  s_reg[2]_i_75/O
                         net (fo=2, routed)           0.589    19.939    s_reg[2]_i_75_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.332    20.271 r  s_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    20.271    s_reg[2]_i_79_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  s_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.669    s_reg[2]_i_52_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.003 r  h_reg[2]_i_290/O[1]
                         net (fo=20, routed)          2.361    23.364    h_reg[2]_i_290_n_6
    SLICE_X55Y36         LUT3 (Prop_lut3_I2_O)        0.303    23.667 r  h_reg[2]_i_688/O
                         net (fo=2, routed)           0.827    24.494    h_reg[2]_i_688_n_0
    SLICE_X56Y35         LUT4 (Prop_lut4_I3_O)        0.124    24.618 r  h_reg[2]_i_692/O
                         net (fo=1, routed)           0.000    24.618    h_reg[2]_i_692_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.998 r  h_reg[2]_i_609/CO[3]
                         net (fo=1, routed)           0.000    24.998    h_reg[2]_i_609_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  h_reg[2]_i_481/CO[3]
                         net (fo=1, routed)           0.000    25.115    h_reg[2]_i_481_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  h_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    25.232    h_reg[2]_i_318_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.451 r  h_reg[2]_i_164/O[0]
                         net (fo=3, routed)           1.048    26.499    h_reg[2]_i_164_n_7
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.295    26.794 r  h_reg[2]_i_301/O
                         net (fo=1, routed)           0.694    27.489    h_reg[2]_i_301_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.874 r  h_reg[2]_i_161/CO[3]
                         net (fo=1, routed)           1.112    28.985    h_reg[2]_i_161_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.124    29.109 r  h_reg[2]_i_66/O
                         net (fo=170, routed)         2.208    31.317    h_reg[2]_i_66_n_0
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124    31.441 r  m_reg[4]_i_95/O
                         net (fo=1, routed)           0.000    31.441    m_reg[4]_i_95_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  m_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    m_reg[4]_i_74_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.046 r  m_reg[2]_i_29/CO[2]
                         net (fo=3, routed)           1.596    33.642    m_reg[2]_i_29_n_1
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.310    33.952 r  m_reg[2]_i_35/O
                         net (fo=1, routed)           0.000    33.952    m_reg[2]_i_35_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.376 r  m_reg[2]_i_28/O[1]
                         net (fo=1, routed)           0.805    35.181    m_reg[2]_i_28_n_6
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.303    35.484 r  m_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    35.484    m_reg[2]_i_23_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    35.732 r  m_reg[2]_i_15/O[2]
                         net (fo=7, routed)           1.553    37.285    m_reg[2]_i_15_n_5
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    37.985 r  m_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.985    m_reg[2]_i_17_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.256 r  m_reg[2]_i_16/CO[0]
                         net (fo=44, routed)          1.434    39.690    m_reg[2]_i_16_n_3
    SLICE_X52Y46         LUT4 (Prop_lut4_I1_O)        0.373    40.063 r  m_reg[0]_i_141/O
                         net (fo=1, routed)           0.000    40.063    m_reg[0]_i_141_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.576 r  m_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.576    m_reg[0]_i_25_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.795 f  m_reg[4]_i_13/O[0]
                         net (fo=7, routed)           1.468    42.263    m_reg[4]_i_13_n_7
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.295    42.558 r  m_reg[4]_i_77/O
                         net (fo=1, routed)           0.000    42.558    m_reg[4]_i_77_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.091 r  m_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.091    m_reg[4]_i_53_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.414 r  m_reg[4]_i_34/O[1]
                         net (fo=3, routed)           0.677    44.091    m_reg[4]_i_34_n_6
    SLICE_X48Y46         LUT4 (Prop_lut4_I0_O)        0.306    44.397 r  m_reg[4]_i_61/O
                         net (fo=1, routed)           0.569    44.966    m_reg[4]_i_61_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.473 r  m_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.473    m_reg[4]_i_37_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.744 r  m_reg[4]_i_26/CO[0]
                         net (fo=3, routed)           0.585    46.328    m_reg[4]_i_26_n_3
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.373    46.701 r  m_reg[4]_i_14/O
                         net (fo=2, routed)           0.160    46.861    m_reg[4]_i_14_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I2_O)        0.124    46.985 r  m_reg[4]_i_7/O
                         net (fo=1, routed)           1.085    48.070    m_reg[4]_i_7_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.124    48.194 r  m_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    48.194    m_reg[4]_i_3_n_0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I1_O)      0.214    48.408 r  m_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    48.408    m_reg[4]_i_1_n_0
    SLICE_X46Y42         LDCE                                         r  m_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CountSec2_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.852ns  (logic 16.692ns (34.882%)  route 31.160ns (65.118%))
  Logic Levels:           57  (CARRY4=33 FDCE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE                         0.000     0.000 r  CountSec2_reg[9]/C
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CountSec2_reg[9]/Q
                         net (fo=41, routed)          2.913     3.369    CountSec2[9]
    SLICE_X62Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.493 r  h_reg[2]_i_754/O
                         net (fo=1, routed)           0.000     3.493    h_reg[2]_i_754_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.894 r  h_reg[2]_i_748/CO[3]
                         net (fo=1, routed)           0.000     3.894    h_reg[2]_i_748_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  h_reg[2]_i_725/CO[3]
                         net (fo=1, routed)           0.000     4.008    h_reg[2]_i_725_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  h_reg[2]_i_681/CO[3]
                         net (fo=1, routed)           0.000     4.122    h_reg[2]_i_681_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  h_reg[2]_i_606/CO[3]
                         net (fo=1, routed)           0.000     4.236    h_reg[2]_i_606_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.458 r  h_reg[2]_i_480/O[0]
                         net (fo=15, routed)          1.147     5.605    h_reg[2]_i_480_n_7
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.299     5.904 r  s_reg[0]_i_737/O
                         net (fo=1, routed)           0.000     5.904    s_reg[0]_i_737_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.302 r  s_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000     6.302    s_reg[0]_i_629_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.524 r  h_reg[2]_i_678/O[0]
                         net (fo=1, routed)           0.814     7.337    h_reg[2]_i_678_n_7
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.299     7.636 r  s_reg[0]_i_478/O
                         net (fo=1, routed)           0.000     7.636    s_reg[0]_i_478_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.012 r  s_reg[0]_i_189/CO[3]
                         net (fo=1, routed)           0.000     8.012    s_reg[0]_i_189_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.335 r  h_reg[2]_i_475/O[1]
                         net (fo=13, routed)          1.693    10.029    h_reg[2]_i_475_n_6
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    10.885 r  h_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000    10.885    h_reg[2]_i_471_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.999 r  h_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000    10.999    h_reg[2]_i_309_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.113 r  h_reg[2]_i_162/CO[3]
                         net (fo=156, routed)         2.335    13.448    h_reg[2]_i_162_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.118    13.566 r  s_reg[0]_i_89/O
                         net (fo=10, routed)          1.426    14.992    s_reg[0]_i_89_n_0
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  s_reg[0]_i_190/O
                         net (fo=2, routed)           0.803    16.121    s_reg[0]_i_190_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.245 r  s_reg[0]_i_194/O
                         net (fo=1, routed)           0.000    16.245    s_reg[0]_i_194_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.646 r  s_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.646    s_reg[0]_i_79_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.885 r  s_reg[2]_i_105/O[2]
                         net (fo=3, routed)           0.955    17.840    s_reg[2]_i_105_n_5
    SLICE_X59Y38         LUT3 (Prop_lut3_I0_O)        0.328    18.168 r  s_reg[2]_i_108/O
                         net (fo=2, routed)           0.828    18.995    s_reg[2]_i_108_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.354    19.349 r  s_reg[2]_i_75/O
                         net (fo=2, routed)           0.589    19.939    s_reg[2]_i_75_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.332    20.271 r  s_reg[2]_i_79/O
                         net (fo=1, routed)           0.000    20.271    s_reg[2]_i_79_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  s_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.669    s_reg[2]_i_52_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.003 r  h_reg[2]_i_290/O[1]
                         net (fo=20, routed)          2.361    23.364    h_reg[2]_i_290_n_6
    SLICE_X55Y36         LUT3 (Prop_lut3_I2_O)        0.303    23.667 r  h_reg[2]_i_688/O
                         net (fo=2, routed)           0.827    24.494    h_reg[2]_i_688_n_0
    SLICE_X56Y35         LUT4 (Prop_lut4_I3_O)        0.124    24.618 r  h_reg[2]_i_692/O
                         net (fo=1, routed)           0.000    24.618    h_reg[2]_i_692_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.998 r  h_reg[2]_i_609/CO[3]
                         net (fo=1, routed)           0.000    24.998    h_reg[2]_i_609_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  h_reg[2]_i_481/CO[3]
                         net (fo=1, routed)           0.000    25.115    h_reg[2]_i_481_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  h_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    25.232    h_reg[2]_i_318_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.451 r  h_reg[2]_i_164/O[0]
                         net (fo=3, routed)           1.048    26.499    h_reg[2]_i_164_n_7
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.295    26.794 r  h_reg[2]_i_301/O
                         net (fo=1, routed)           0.694    27.489    h_reg[2]_i_301_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.874 r  h_reg[2]_i_161/CO[3]
                         net (fo=1, routed)           1.112    28.985    h_reg[2]_i_161_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.124    29.109 r  h_reg[2]_i_66/O
                         net (fo=170, routed)         2.208    31.317    h_reg[2]_i_66_n_0
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124    31.441 r  m_reg[4]_i_95/O
                         net (fo=1, routed)           0.000    31.441    m_reg[4]_i_95_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  m_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    m_reg[4]_i_74_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.046 r  m_reg[2]_i_29/CO[2]
                         net (fo=3, routed)           1.596    33.642    m_reg[2]_i_29_n_1
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.310    33.952 r  m_reg[2]_i_35/O
                         net (fo=1, routed)           0.000    33.952    m_reg[2]_i_35_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.376 r  m_reg[2]_i_28/O[1]
                         net (fo=1, routed)           0.805    35.181    m_reg[2]_i_28_n_6
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.303    35.484 r  m_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    35.484    m_reg[2]_i_23_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    35.732 r  m_reg[2]_i_15/O[2]
                         net (fo=7, routed)           1.553    37.285    m_reg[2]_i_15_n_5
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    37.985 r  m_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.985    m_reg[2]_i_17_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.256 r  m_reg[2]_i_16/CO[0]
                         net (fo=44, routed)          1.434    39.690    m_reg[2]_i_16_n_3
    SLICE_X52Y46         LUT4 (Prop_lut4_I1_O)        0.373    40.063 r  m_reg[0]_i_141/O
                         net (fo=1, routed)           0.000    40.063    m_reg[0]_i_141_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.576 r  m_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.576    m_reg[0]_i_25_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.795 f  m_reg[4]_i_13/O[0]
                         net (fo=7, routed)           1.468    42.263    m_reg[4]_i_13_n_7
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.295    42.558 r  m_reg[4]_i_77/O
                         net (fo=1, routed)           0.000    42.558    m_reg[4]_i_77_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.091 r  m_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.091    m_reg[4]_i_53_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.414 r  m_reg[4]_i_34/O[1]
                         net (fo=3, routed)           0.677    44.091    m_reg[4]_i_34_n_6
    SLICE_X48Y46         LUT4 (Prop_lut4_I0_O)        0.306    44.397 r  m_reg[4]_i_61/O
                         net (fo=1, routed)           0.569    44.966    m_reg[4]_i_61_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.473 r  m_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.473    m_reg[4]_i_37_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.744 r  m_reg[4]_i_26/CO[0]
                         net (fo=3, routed)           0.596    46.340    m_reg[4]_i_26_n_3
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.373    46.713 r  m_reg[2]_i_12/O
                         net (fo=3, routed)           0.710    47.423    m_reg[2]_i_12_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I1_O)        0.124    47.547 r  m_reg[1]_i_6/O
                         net (fo=1, routed)           0.000    47.547    m_reg[1]_i_6_n_0
    SLICE_X47Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    47.759 r  m_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    47.759    m_reg[1]_i_3_n_0
    SLICE_X47Y44         MUXF8 (Prop_muxf8_I1_O)      0.094    47.853 r  m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    47.853    m_reg[1]_i_1_n_0
    SLICE_X47Y44         LDCE                                         r  m_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CountSec4_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.948ns  (logic 14.588ns (33.967%)  route 28.360ns (66.033%))
  Logic Levels:           47  (CARRY4=23 FDCE=1 LUT1=2 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE                         0.000     0.000 r  CountSec4_reg[6]/C
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  CountSec4_reg[6]/Q
                         net (fo=46, routed)          2.756     3.175    CountSec4_reg_n_0_[6]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.296     3.471 r  h_reg[5]_i_319/O
                         net (fo=1, routed)           0.000     3.471    h_reg[5]_i_319_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.869 r  h_reg[5]_i_312/CO[3]
                         net (fo=1, routed)           0.000     3.869    h_reg[5]_i_312_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.983 r  h_reg[5]_i_307/CO[3]
                         net (fo=1, routed)           0.000     3.983    h_reg[5]_i_307_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.097 r  h_reg[5]_i_295/CO[3]
                         net (fo=1, routed)           0.000     4.097    h_reg[5]_i_295_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.211 r  h_reg[5]_i_272/CO[3]
                         net (fo=1, routed)           0.000     4.211    h_reg[5]_i_272_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.325 r  h_reg[5]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.325    h_reg[5]_i_248_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.659 r  h_reg[5]_i_199/O[1]
                         net (fo=8, routed)           1.001     5.661    h_reg[5]_i_199_n_6
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.303     5.964 r  h_reg[5]_i_294/O
                         net (fo=1, routed)           0.000     5.964    h_reg[5]_i_294_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.365 r  h_reg[5]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.365    h_reg[5]_i_269_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.604 r  h_reg[5]_i_247/O[2]
                         net (fo=1, routed)           0.807     7.411    h_reg[5]_i_247_n_5
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.302     7.713 r  h_reg[5]_i_197/O
                         net (fo=1, routed)           0.000     7.713    h_reg[5]_i_197_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.263 r  h_reg[5]_i_128/CO[3]
                         net (fo=1, routed)           0.000     8.263    h_reg[5]_i_128_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.597 f  h_reg[5]_i_80/O[1]
                         net (fo=14, routed)          1.344     9.941    h_reg[5]_i_80_n_6
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.303    10.244 r  h_reg[5]_i_126/O
                         net (fo=1, routed)           0.000    10.244    h_reg[5]_i_126_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  h_reg[5]_i_79/CO[3]
                         net (fo=156, routed)         3.039    13.833    h_reg[5]_i_79_n_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.150    13.983 r  s_reg[1]_i_137/O
                         net (fo=9, routed)           1.514    15.497    s2__0[13]
    SLICE_X30Y57         LUT6 (Prop_lut6_I1_O)        0.326    15.823 r  s_reg[0]_i_365/O
                         net (fo=1, routed)           0.000    15.823    s_reg[0]_i_365_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.356 r  s_reg[0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.356    s_reg[0]_i_143_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.473 r  s_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.473    s_reg[0]_i_142_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.692 r  h_reg[5]_i_174/O[0]
                         net (fo=3, routed)           0.835    17.527    h_reg[5]_i_174_n_7
    SLICE_X32Y59         LUT3 (Prop_lut3_I2_O)        0.323    17.850 r  s_reg[1]_i_134/O
                         net (fo=2, routed)           1.102    18.952    s_reg[1]_i_134_n_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.354    19.306 r  s_reg[1]_i_74/O
                         net (fo=2, routed)           0.665    19.971    s_reg[1]_i_74_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.332    20.303 r  s_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    20.303    s_reg[1]_i_78_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.701 r  s_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.701    s_reg[1]_i_51_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.035 f  m_reg[0]_i_466/O[1]
                         net (fo=20, routed)          2.119    23.154    m_reg[0]_i_466_n_6
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.331    23.485 r  h_reg[5]_i_254/O
                         net (fo=2, routed)           0.702    24.187    h_reg[5]_i_254_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.326    24.513 r  h_reg[5]_i_258/O
                         net (fo=1, routed)           0.000    24.513    h_reg[5]_i_258_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.153 r  h_reg[5]_i_200/O[3]
                         net (fo=3, routed)           1.139    26.292    h_reg[5]_i_200_n_4
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.306    26.598 r  h_reg[5]_i_183/O
                         net (fo=1, routed)           0.615    27.213    h_reg[5]_i_183_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.611 r  h_reg[5]_i_115/CO[3]
                         net (fo=1, routed)           0.000    27.611    h_reg[5]_i_115_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  h_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.618    28.343    h_reg[5]_i_78_n_0
    SLICE_X32Y60         LUT5 (Prop_lut5_I0_O)        0.124    28.467 r  h_reg[5]_i_46/O
                         net (fo=169, routed)         1.880    30.348    h_reg[5]_i_46_n_0
    SLICE_X40Y64         LUT3 (Prop_lut3_I1_O)        0.150    30.498 r  s_reg[1]_i_223/O
                         net (fo=4, routed)           1.019    31.517    s_reg[1]_i_223_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.326    31.843 r  s_reg[1]_i_144/O
                         net (fo=2, routed)           1.025    32.868    s_reg[1]_i_144_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.992 r  s_reg[1]_i_148/O
                         net (fo=1, routed)           0.000    32.992    s_reg[1]_i_148_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.542 r  s_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000    33.542    s_reg[1]_i_84_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.876 f  s_reg[1]_i_140/O[1]
                         net (fo=1, routed)           0.850    34.727    s_reg[1]_i_140_n_6
    SLICE_X41Y59         LUT1 (Prop_lut1_I0_O)        0.303    35.030 r  s_reg[1]_i_82/O
                         net (fo=1, routed)           0.000    35.030    s_reg[1]_i_82_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.382 r  s_reg[1]_i_52/O[3]
                         net (fo=1, routed)           0.822    36.203    s_reg[1]_i_52_n_4
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.306    36.509 r  s_reg[4]_i_45/O
                         net (fo=1, routed)           0.000    36.509    s_reg[4]_i_45_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.087 r  s_reg[4]_i_25/O[2]
                         net (fo=4, routed)           0.948    38.036    s_reg[4]_i_25_n_5
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.301    38.337 f  s_reg[5]_i_30/O
                         net (fo=1, routed)           0.000    38.337    s_reg[5]_i_30_n_0
    SLICE_X37Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    38.582 f  s_reg[5]_i_13/O
                         net (fo=1, routed)           1.360    39.941    s_reg[5]_i_13_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I3_O)        0.298    40.239 r  s_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    40.239    s_reg[5]_i_7_n_0
    SLICE_X39Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    40.451 r  s_reg[5]_i_4/O
                         net (fo=1, routed)           1.371    41.822    s_reg[5]_i_4_n_0
    SLICE_X51Y39         LUT5 (Prop_lut5_I4_O)        0.299    42.121 r  s_reg[5]_i_1/O
                         net (fo=1, routed)           0.827    42.948    s_reg[5]_i_1_n_0
    SLICE_X51Y34         LDCE                                         r  s_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CountSec4_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.731ns  (logic 13.984ns (32.726%)  route 28.747ns (67.274%))
  Logic Levels:           46  (CARRY4=23 FDCE=1 LUT1=1 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE                         0.000     0.000 r  CountSec4_reg[6]/C
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  CountSec4_reg[6]/Q
                         net (fo=46, routed)          2.756     3.175    CountSec4_reg_n_0_[6]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.296     3.471 r  h_reg[5]_i_319/O
                         net (fo=1, routed)           0.000     3.471    h_reg[5]_i_319_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.869 r  h_reg[5]_i_312/CO[3]
                         net (fo=1, routed)           0.000     3.869    h_reg[5]_i_312_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.983 r  h_reg[5]_i_307/CO[3]
                         net (fo=1, routed)           0.000     3.983    h_reg[5]_i_307_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.097 r  h_reg[5]_i_295/CO[3]
                         net (fo=1, routed)           0.000     4.097    h_reg[5]_i_295_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.211 r  h_reg[5]_i_272/CO[3]
                         net (fo=1, routed)           0.000     4.211    h_reg[5]_i_272_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.325 r  h_reg[5]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.325    h_reg[5]_i_248_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.659 r  h_reg[5]_i_199/O[1]
                         net (fo=8, routed)           1.001     5.661    h_reg[5]_i_199_n_6
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.303     5.964 r  h_reg[5]_i_294/O
                         net (fo=1, routed)           0.000     5.964    h_reg[5]_i_294_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.365 r  h_reg[5]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.365    h_reg[5]_i_269_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.604 r  h_reg[5]_i_247/O[2]
                         net (fo=1, routed)           0.807     7.411    h_reg[5]_i_247_n_5
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.302     7.713 r  h_reg[5]_i_197/O
                         net (fo=1, routed)           0.000     7.713    h_reg[5]_i_197_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.263 r  h_reg[5]_i_128/CO[3]
                         net (fo=1, routed)           0.000     8.263    h_reg[5]_i_128_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.597 f  h_reg[5]_i_80/O[1]
                         net (fo=14, routed)          1.344     9.941    h_reg[5]_i_80_n_6
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.303    10.244 r  h_reg[5]_i_126/O
                         net (fo=1, routed)           0.000    10.244    h_reg[5]_i_126_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  h_reg[5]_i_79/CO[3]
                         net (fo=156, routed)         3.039    13.833    h_reg[5]_i_79_n_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.150    13.983 r  s_reg[1]_i_137/O
                         net (fo=9, routed)           1.514    15.497    s2__0[13]
    SLICE_X30Y57         LUT6 (Prop_lut6_I1_O)        0.326    15.823 r  s_reg[0]_i_365/O
                         net (fo=1, routed)           0.000    15.823    s_reg[0]_i_365_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.356 r  s_reg[0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.356    s_reg[0]_i_143_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.473 r  s_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.473    s_reg[0]_i_142_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.692 r  h_reg[5]_i_174/O[0]
                         net (fo=3, routed)           0.835    17.527    h_reg[5]_i_174_n_7
    SLICE_X32Y59         LUT3 (Prop_lut3_I2_O)        0.323    17.850 r  s_reg[1]_i_134/O
                         net (fo=2, routed)           1.102    18.952    s_reg[1]_i_134_n_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.354    19.306 r  s_reg[1]_i_74/O
                         net (fo=2, routed)           0.665    19.971    s_reg[1]_i_74_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.332    20.303 r  s_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    20.303    s_reg[1]_i_78_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.701 r  s_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.701    s_reg[1]_i_51_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.035 f  m_reg[0]_i_466/O[1]
                         net (fo=20, routed)          2.119    23.154    m_reg[0]_i_466_n_6
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.331    23.485 r  h_reg[5]_i_254/O
                         net (fo=2, routed)           0.702    24.187    h_reg[5]_i_254_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.326    24.513 r  h_reg[5]_i_258/O
                         net (fo=1, routed)           0.000    24.513    h_reg[5]_i_258_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.153 r  h_reg[5]_i_200/O[3]
                         net (fo=3, routed)           1.139    26.292    h_reg[5]_i_200_n_4
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.306    26.598 r  h_reg[5]_i_183/O
                         net (fo=1, routed)           0.615    27.213    h_reg[5]_i_183_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.611 r  h_reg[5]_i_115/CO[3]
                         net (fo=1, routed)           0.000    27.611    h_reg[5]_i_115_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  h_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.618    28.343    h_reg[5]_i_78_n_0
    SLICE_X32Y60         LUT5 (Prop_lut5_I0_O)        0.124    28.467 r  h_reg[5]_i_46/O
                         net (fo=169, routed)         1.880    30.348    h_reg[5]_i_46_n_0
    SLICE_X40Y64         LUT3 (Prop_lut3_I1_O)        0.150    30.498 r  s_reg[1]_i_223/O
                         net (fo=4, routed)           1.019    31.517    s_reg[1]_i_223_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.326    31.843 r  s_reg[1]_i_144/O
                         net (fo=2, routed)           1.025    32.868    s_reg[1]_i_144_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.992 r  s_reg[1]_i_148/O
                         net (fo=1, routed)           0.000    32.992    s_reg[1]_i_148_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.632 r  s_reg[1]_i_84/O[3]
                         net (fo=2, routed)           0.602    34.234    s_reg[1]_i_84_n_4
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    34.964 r  s_reg[1]_i_52/O[1]
                         net (fo=1, routed)           0.824    35.788    s_reg[1]_i_52_n_6
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.303    36.091 r  s_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    36.091    s_reg[1]_i_29_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.467 r  s_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.467    s_reg[1]_i_13_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.790 f  s_reg[4]_i_25/O[1]
                         net (fo=4, routed)           1.044    37.834    s_reg[4]_i_25_n_6
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.306    38.140 r  s_reg[2]_i_61/O
                         net (fo=1, routed)           0.813    38.954    s_reg[2]_i_61_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I1_O)        0.124    39.078 f  s_reg[2]_i_41/O
                         net (fo=1, routed)           1.022    40.100    s_reg[2]_i_41_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I3_O)        0.124    40.224 f  s_reg[2]_i_17/O
                         net (fo=1, routed)           0.420    40.644    s_reg[2]_i_17_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124    40.768 r  s_reg[2]_i_5/O
                         net (fo=1, routed)           1.217    41.985    s_reg[2]_i_5_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    42.109 r  s_reg[2]_i_1/O
                         net (fo=1, routed)           0.622    42.731    s_reg[2]_i_1_n_0
    SLICE_X48Y34         LDCE                                         r  s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CountSec4_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.504ns  (logic 14.561ns (34.258%)  route 27.943ns (65.742%))
  Logic Levels:           47  (CARRY4=23 FDCE=1 LUT1=2 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE                         0.000     0.000 r  CountSec4_reg[6]/C
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  CountSec4_reg[6]/Q
                         net (fo=46, routed)          2.756     3.175    CountSec4_reg_n_0_[6]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.296     3.471 r  h_reg[5]_i_319/O
                         net (fo=1, routed)           0.000     3.471    h_reg[5]_i_319_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.869 r  h_reg[5]_i_312/CO[3]
                         net (fo=1, routed)           0.000     3.869    h_reg[5]_i_312_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.983 r  h_reg[5]_i_307/CO[3]
                         net (fo=1, routed)           0.000     3.983    h_reg[5]_i_307_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.097 r  h_reg[5]_i_295/CO[3]
                         net (fo=1, routed)           0.000     4.097    h_reg[5]_i_295_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.211 r  h_reg[5]_i_272/CO[3]
                         net (fo=1, routed)           0.000     4.211    h_reg[5]_i_272_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.325 r  h_reg[5]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.325    h_reg[5]_i_248_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.659 r  h_reg[5]_i_199/O[1]
                         net (fo=8, routed)           1.001     5.661    h_reg[5]_i_199_n_6
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.303     5.964 r  h_reg[5]_i_294/O
                         net (fo=1, routed)           0.000     5.964    h_reg[5]_i_294_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.365 r  h_reg[5]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.365    h_reg[5]_i_269_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.604 r  h_reg[5]_i_247/O[2]
                         net (fo=1, routed)           0.807     7.411    h_reg[5]_i_247_n_5
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.302     7.713 r  h_reg[5]_i_197/O
                         net (fo=1, routed)           0.000     7.713    h_reg[5]_i_197_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.263 r  h_reg[5]_i_128/CO[3]
                         net (fo=1, routed)           0.000     8.263    h_reg[5]_i_128_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.597 f  h_reg[5]_i_80/O[1]
                         net (fo=14, routed)          1.344     9.941    h_reg[5]_i_80_n_6
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.303    10.244 r  h_reg[5]_i_126/O
                         net (fo=1, routed)           0.000    10.244    h_reg[5]_i_126_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  h_reg[5]_i_79/CO[3]
                         net (fo=156, routed)         3.039    13.833    h_reg[5]_i_79_n_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.150    13.983 r  s_reg[1]_i_137/O
                         net (fo=9, routed)           1.514    15.497    s2__0[13]
    SLICE_X30Y57         LUT6 (Prop_lut6_I1_O)        0.326    15.823 r  s_reg[0]_i_365/O
                         net (fo=1, routed)           0.000    15.823    s_reg[0]_i_365_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.356 r  s_reg[0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.356    s_reg[0]_i_143_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.473 r  s_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.473    s_reg[0]_i_142_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.692 r  h_reg[5]_i_174/O[0]
                         net (fo=3, routed)           0.835    17.527    h_reg[5]_i_174_n_7
    SLICE_X32Y59         LUT3 (Prop_lut3_I2_O)        0.323    17.850 r  s_reg[1]_i_134/O
                         net (fo=2, routed)           1.102    18.952    s_reg[1]_i_134_n_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.354    19.306 r  s_reg[1]_i_74/O
                         net (fo=2, routed)           0.665    19.971    s_reg[1]_i_74_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.332    20.303 r  s_reg[1]_i_78/O
                         net (fo=1, routed)           0.000    20.303    s_reg[1]_i_78_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.701 r  s_reg[1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.701    s_reg[1]_i_51_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.035 f  m_reg[0]_i_466/O[1]
                         net (fo=20, routed)          2.119    23.154    m_reg[0]_i_466_n_6
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.331    23.485 r  h_reg[5]_i_254/O
                         net (fo=2, routed)           0.702    24.187    h_reg[5]_i_254_n_0
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.326    24.513 r  h_reg[5]_i_258/O
                         net (fo=1, routed)           0.000    24.513    h_reg[5]_i_258_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.153 r  h_reg[5]_i_200/O[3]
                         net (fo=3, routed)           1.139    26.292    h_reg[5]_i_200_n_4
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.306    26.598 r  h_reg[5]_i_183/O
                         net (fo=1, routed)           0.615    27.213    h_reg[5]_i_183_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.611 r  h_reg[5]_i_115/CO[3]
                         net (fo=1, routed)           0.000    27.611    h_reg[5]_i_115_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  h_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.618    28.343    h_reg[5]_i_78_n_0
    SLICE_X32Y60         LUT5 (Prop_lut5_I0_O)        0.124    28.467 r  h_reg[5]_i_46/O
                         net (fo=169, routed)         1.880    30.348    h_reg[5]_i_46_n_0
    SLICE_X40Y64         LUT3 (Prop_lut3_I1_O)        0.150    30.498 r  s_reg[1]_i_223/O
                         net (fo=4, routed)           1.019    31.517    s_reg[1]_i_223_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.326    31.843 r  s_reg[1]_i_144/O
                         net (fo=2, routed)           1.025    32.868    s_reg[1]_i_144_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.992 r  s_reg[1]_i_148/O
                         net (fo=1, routed)           0.000    32.992    s_reg[1]_i_148_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.542 r  s_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000    33.542    s_reg[1]_i_84_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.876 f  s_reg[1]_i_140/O[1]
                         net (fo=1, routed)           0.850    34.727    s_reg[1]_i_140_n_6
    SLICE_X41Y59         LUT1 (Prop_lut1_I0_O)        0.303    35.030 r  s_reg[1]_i_82/O
                         net (fo=1, routed)           0.000    35.030    s_reg[1]_i_82_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.382 r  s_reg[1]_i_52/O[3]
                         net (fo=1, routed)           0.822    36.203    s_reg[1]_i_52_n_4
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.306    36.509 r  s_reg[4]_i_45/O
                         net (fo=1, routed)           0.000    36.509    s_reg[4]_i_45_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.087 r  s_reg[4]_i_25/O[2]
                         net (fo=4, routed)           1.455    38.543    s_reg[4]_i_25_n_5
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.301    38.844 r  s_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    38.844    s_reg[3]_i_14_n_0
    SLICE_X37Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    39.061 r  s_reg[3]_i_10/O
                         net (fo=1, routed)           1.177    40.238    s_reg[3]_i_10_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.299    40.537 r  s_reg[3]_i_7/O
                         net (fo=1, routed)           0.000    40.537    s_reg[3]_i_7_n_0
    SLICE_X37Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    40.749 r  s_reg[3]_i_4/O
                         net (fo=1, routed)           0.822    41.570    s_reg[3]_i_4_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.299    41.869 r  s_reg[3]_i_1/O
                         net (fo=1, routed)           0.635    42.504    s_reg[3]_i_1_n_0
    SLICE_X48Y34         LDCE                                         r  s_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timercount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timercount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.042%)  route 0.114ns (37.958%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE                         0.000     0.000 r  timercount_reg[0]/C
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timercount_reg[0]/Q
                         net (fo=9, routed)           0.114     0.255    timercount[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.300 r  timercount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.300    p_1_in[5]
    SLICE_X40Y15         FDRE                                         r  timercount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xpos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xpos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE                         0.000     0.000 r  xpos_reg[0]/C
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  xpos_reg[0]/Q
                         net (fo=165, routed)         0.137     0.278    xpos_reg_n_0_[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.323 r  xpos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.323    xpos[1]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xpos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xpos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.476%)  route 0.138ns (42.524%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE                         0.000     0.000 r  xpos_reg[0]/C
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  xpos_reg[0]/Q
                         net (fo=165, routed)         0.138     0.279    xpos_reg_n_0_[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  xpos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.324    xpos[0]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timercount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timercount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  timercount_reg[6]/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timercount_reg[6]/Q
                         net (fo=7, routed)           0.142     0.283    timercount[6]
    SLICE_X40Y14         LUT4 (Prop_lut4_I0_O)        0.045     0.328 r  timercount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.328    p_1_in[8]
    SLICE_X40Y14         FDRE                                         r  timercount_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timercount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timercount_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  timercount_reg[6]/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timercount_reg[6]/Q
                         net (fo=7, routed)           0.143     0.284    timercount[6]
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.329 r  timercount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.329    p_1_in[10]
    SLICE_X40Y14         FDRE                                         r  timercount_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timercount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timercount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.189ns (57.070%)  route 0.142ns (42.930%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  timercount_reg[6]/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timercount_reg[6]/Q
                         net (fo=7, routed)           0.142     0.283    timercount[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I2_O)        0.048     0.331 r  timercount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.331    p_1_in[9]
    SLICE_X40Y14         FDRE                                         r  timercount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countTimerBeep_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            countTimerBeep_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE                         0.000     0.000 r  countTimerBeep_reg[9]/C
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  countTimerBeep_reg[9]/Q
                         net (fo=3, routed)           0.087     0.235    countTimerBeep_reg_n_0_[9]
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.098     0.333 r  countTimerBeep[10]_i_2/O
                         net (fo=1, routed)           0.000     0.333    countTimerBeep[10]_i_2_n_0
    SLICE_X14Y37         FDCE                                         r  countTimerBeep_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countTimerBeep_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            countTimerBeep_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE                         0.000     0.000 r  countTimerBeep_reg[4]/C
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  countTimerBeep_reg[4]/Q
                         net (fo=5, routed)           0.088     0.236    countTimerBeep_reg_n_0_[4]
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.098     0.334 r  countTimerBeep[5]_i_1/O
                         net (fo=1, routed)           0.000     0.334    countTimerBeep[5]_i_1_n_0
    SLICE_X12Y38         FDCE                                         r  countTimerBeep_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beep2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            beep2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE                         0.000     0.000 r  beep2_reg/C
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  beep2_reg/Q
                         net (fo=2, routed)           0.168     0.309    beep2_reg_n_0
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  beep2_i_1/O
                         net (fo=1, routed)           0.000     0.354    beep2_i_1_n_0
    SLICE_X29Y34         FDCE                                         r  beep2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xpos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xpos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.451%)  route 0.169ns (47.549%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE                         0.000     0.000 r  xpos_reg[0]/C
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  xpos_reg[0]/Q
                         net (fo=165, routed)         0.169     0.310    xpos_reg_n_0_[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.355 r  xpos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    xpos[2]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beep
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.797ns  (logic 4.163ns (42.499%)  route 5.633ns (57.501%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.564     5.085    CLK_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  CLKOUT_reg/Q
                         net (fo=4, routed)           1.438     7.041    CLKOUT_reg_n_0_BUFG_inst_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.165 r  beep_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.195    11.360    beep_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.882 r  beep_OBUF_inst/O
                         net (fo=0)                   0.000    14.882    beep
    L1                                                                r  beep (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line349/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 4.310ns (53.182%)  route 3.795ns (46.818%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line349/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  nolabel_line349/anode_select_reg[1]/Q
                         net (fo=13, routed)          1.156     6.712    nolabel_line349/sel0[5]
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.301     7.013 r  nolabel_line349/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.638     9.652    LED_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.183 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.183    LED_out[0]
    U7                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line349/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 4.299ns (53.359%)  route 3.758ns (46.641%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line349/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  nolabel_line349/anode_select_reg[1]/Q
                         net (fo=13, routed)          1.179     6.735    nolabel_line349/sel0[5]
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.301     7.036 r  nolabel_line349/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.579     9.615    LED_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.135 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.135    LED_out[2]
    U5                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line349/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 4.290ns (53.578%)  route 3.717ns (46.422%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line349/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  nolabel_line349/anode_select_reg[1]/Q
                         net (fo=13, routed)          1.328     6.884    nolabel_line349/sel0[5]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.301     7.185 r  nolabel_line349/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.389     9.574    LED_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.085 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.085    LED_out[6]
    W7                                                                r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line349/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 4.177ns (53.137%)  route 3.684ns (46.863%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line349/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nolabel_line349/anode_select_reg[0]/Q
                         net (fo=14, routed)          1.311     6.907    nolabel_line349/sel0[4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  nolabel_line349/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.373     9.404    LED_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.939 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.939    LED_out[4]
    U8                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line349/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 4.308ns (54.851%)  route 3.546ns (45.149%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line349/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  nolabel_line349/anode_select_reg[1]/Q
                         net (fo=13, routed)          1.178     6.735    nolabel_line349/sel0[5]
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.301     7.036 r  nolabel_line349/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.368     9.403    LED_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.933 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.933    LED_out[5]
    W6                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line349/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.146ns (54.458%)  route 3.467ns (45.542%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line349/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nolabel_line349/anode_select_reg[0]/Q
                         net (fo=14, routed)          1.016     6.613    nolabel_line349/sel0[4]
    SLICE_X52Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.737 r  nolabel_line349/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.451     9.188    LED_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.692 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.692    LED_out[1]
    V5                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line349/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 4.315ns (57.521%)  route 3.186ns (42.479%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line349/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  nolabel_line349/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.813     6.370    nolabel_line349/sel0[5]
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.301     6.671 r  nolabel_line349/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.373     9.044    LED_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.579 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.579    LED_out[3]
    V8                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line349/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.360ns  (logic 4.289ns (58.277%)  route 3.071ns (41.723%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line349/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.478     5.556 f  nolabel_line349/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.890     6.446    nolabel_line349/sel0[5]
    SLICE_X54Y28         LUT2 (Prop_lut2_I0_O)        0.301     6.747 r  nolabel_line349/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.181     8.928    Anode_Activate_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.439 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.439    Anode_Activate[3]
    W4                                                                r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line349/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 4.508ns (61.371%)  route 2.838ns (38.629%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.078    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line349/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  nolabel_line349/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.890     6.446    nolabel_line349/sel0[5]
    SLICE_X54Y28         LUT2 (Prop_lut2_I0_O)        0.327     6.773 r  nolabel_line349/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.948     8.721    Anode_Activate_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    12.424 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.424    Anode_Activate[1]
    U4                                                                r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line349/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line349/DP_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.208ns (31.385%)  route 0.455ns (68.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.556     1.439    nolabel_line349/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line349/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line349/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.259     1.862    nolabel_line349/sel0[4]
    SLICE_X52Y28         LUT5 (Prop_lut5_I0_O)        0.044     1.906 r  nolabel_line349/DP_reg_i_1/O
                         net (fo=2, routed)           0.196     2.102    nolabel_line349/DP_reg_i_1_n_0
    SLICE_X52Y27         LDCE                                         r  nolabel_line349/DP_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beep2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.130ns  (logic 0.254ns (22.475%)  route 0.876ns (77.525%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLKOUT_reg/Q
                         net (fo=4, routed)           0.309     1.918    CLKOUT_reg_n_0_BUFG_inst_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  countTimerBeep[10]_i_4/O
                         net (fo=2, routed)           0.568     2.530    countTimerBeep[10]_i_4_n_0
    SLICE_X29Y34         LUT4 (Prop_lut4_I0_O)        0.045     2.575 r  beep2_i_1/O
                         net (fo=1, routed)           0.000     2.575    beep2_i_1_n_0
    SLICE_X29Y34         FDCE                                         r  beep2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTimerBeep_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.373ns  (logic 0.254ns (18.494%)  route 1.119ns (81.506%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLKOUT_reg/Q
                         net (fo=4, routed)           0.309     1.918    CLKOUT_reg_n_0_BUFG_inst_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  countTimerBeep[10]_i_4/O
                         net (fo=2, routed)           0.483     2.445    countTimerBeep[10]_i_4_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.490 r  countTimerBeep[10]_i_1/O
                         net (fo=11, routed)          0.328     2.819    countTimerBeep
    SLICE_X12Y37         FDCE                                         r  countTimerBeep_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTimerBeep_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.373ns  (logic 0.254ns (18.494%)  route 1.119ns (81.506%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLKOUT_reg/Q
                         net (fo=4, routed)           0.309     1.918    CLKOUT_reg_n_0_BUFG_inst_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  countTimerBeep[10]_i_4/O
                         net (fo=2, routed)           0.483     2.445    countTimerBeep[10]_i_4_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.490 r  countTimerBeep[10]_i_1/O
                         net (fo=11, routed)          0.328     2.819    countTimerBeep
    SLICE_X12Y37         FDCE                                         r  countTimerBeep_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTimerBeep_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.487ns  (logic 0.254ns (17.086%)  route 1.233ns (82.914%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLKOUT_reg/Q
                         net (fo=4, routed)           0.309     1.918    CLKOUT_reg_n_0_BUFG_inst_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  countTimerBeep[10]_i_4/O
                         net (fo=2, routed)           0.483     2.445    countTimerBeep[10]_i_4_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.490 r  countTimerBeep[10]_i_1/O
                         net (fo=11, routed)          0.441     2.932    countTimerBeep
    SLICE_X12Y38         FDCE                                         r  countTimerBeep_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTimerBeep_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.487ns  (logic 0.254ns (17.086%)  route 1.233ns (82.914%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLKOUT_reg/Q
                         net (fo=4, routed)           0.309     1.918    CLKOUT_reg_n_0_BUFG_inst_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  countTimerBeep[10]_i_4/O
                         net (fo=2, routed)           0.483     2.445    countTimerBeep[10]_i_4_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.490 r  countTimerBeep[10]_i_1/O
                         net (fo=11, routed)          0.441     2.932    countTimerBeep
    SLICE_X12Y38         FDCE                                         r  countTimerBeep_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTimerBeep_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.487ns  (logic 0.254ns (17.086%)  route 1.233ns (82.914%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLKOUT_reg/Q
                         net (fo=4, routed)           0.309     1.918    CLKOUT_reg_n_0_BUFG_inst_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  countTimerBeep[10]_i_4/O
                         net (fo=2, routed)           0.483     2.445    countTimerBeep[10]_i_4_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.490 r  countTimerBeep[10]_i_1/O
                         net (fo=11, routed)          0.441     2.932    countTimerBeep
    SLICE_X12Y38         FDCE                                         r  countTimerBeep_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTimerBeep_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 0.254ns (17.065%)  route 1.234ns (82.935%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLKOUT_reg/Q
                         net (fo=4, routed)           0.309     1.918    CLKOUT_reg_n_0_BUFG_inst_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  countTimerBeep[10]_i_4/O
                         net (fo=2, routed)           0.483     2.445    countTimerBeep[10]_i_4_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.490 r  countTimerBeep[10]_i_1/O
                         net (fo=11, routed)          0.443     2.934    countTimerBeep
    SLICE_X14Y37         FDCE                                         r  countTimerBeep_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTimerBeep_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 0.254ns (17.065%)  route 1.234ns (82.935%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLKOUT_reg/Q
                         net (fo=4, routed)           0.309     1.918    CLKOUT_reg_n_0_BUFG_inst_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  countTimerBeep[10]_i_4/O
                         net (fo=2, routed)           0.483     2.445    countTimerBeep[10]_i_4_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.490 r  countTimerBeep[10]_i_1/O
                         net (fo=11, routed)          0.443     2.934    countTimerBeep
    SLICE_X14Y37         FDCE                                         r  countTimerBeep_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTimerBeep_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 0.254ns (17.065%)  route 1.234ns (82.935%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLKOUT_reg/Q
                         net (fo=4, routed)           0.309     1.918    CLKOUT_reg_n_0_BUFG_inst_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  countTimerBeep[10]_i_4/O
                         net (fo=2, routed)           0.483     2.445    countTimerBeep[10]_i_4_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.490 r  countTimerBeep[10]_i_1/O
                         net (fo=11, routed)          0.443     2.934    countTimerBeep
    SLICE_X14Y37         FDCE                                         r  countTimerBeep_reg[9]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count3_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.112ns  (logic 1.673ns (23.521%)  route 5.439ns (76.479%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          2.582     4.035    ONOFF_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.131 f  ONOFF_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.838    ONOFF_IBUF_BUFG
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  h_reg[5]_i_2/O
                         net (fo=52, routed)          1.150     7.112    p_0_in
    SLICE_X31Y70         FDRE                                         r  count3_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424     4.765    CLK_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  count3_reg[25]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count3_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.971ns  (logic 1.673ns (23.997%)  route 5.298ns (76.003%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          2.582     4.035    ONOFF_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.131 f  ONOFF_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.838    ONOFF_IBUF_BUFG
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  h_reg[5]_i_2/O
                         net (fo=52, routed)          1.009     6.971    p_0_in
    SLICE_X31Y69         FDRE                                         r  count3_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424     4.765    CLK_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  count3_reg[21]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count3_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.971ns  (logic 1.673ns (23.997%)  route 5.298ns (76.003%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          2.582     4.035    ONOFF_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.131 f  ONOFF_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.838    ONOFF_IBUF_BUFG
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  h_reg[5]_i_2/O
                         net (fo=52, routed)          1.009     6.971    p_0_in
    SLICE_X31Y69         FDRE                                         r  count3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424     4.765    CLK_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  count3_reg[22]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count3_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.971ns  (logic 1.673ns (23.997%)  route 5.298ns (76.003%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          2.582     4.035    ONOFF_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.131 f  ONOFF_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.838    ONOFF_IBUF_BUFG
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  h_reg[5]_i_2/O
                         net (fo=52, routed)          1.009     6.971    p_0_in
    SLICE_X31Y69         FDRE                                         r  count3_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424     4.765    CLK_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  count3_reg[23]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.971ns  (logic 1.673ns (23.997%)  route 5.298ns (76.003%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          2.582     4.035    ONOFF_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.131 f  ONOFF_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.838    ONOFF_IBUF_BUFG
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  h_reg[5]_i_2/O
                         net (fo=52, routed)          1.009     6.971    p_0_in
    SLICE_X31Y69         FDRE                                         r  count3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424     4.765    CLK_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  count3_reg[24]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.673ns (24.527%)  route 5.148ns (75.473%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          2.582     4.035    ONOFF_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.131 f  ONOFF_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.838    ONOFF_IBUF_BUFG
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  h_reg[5]_i_2/O
                         net (fo=52, routed)          0.858     6.820    p_0_in
    SLICE_X31Y68         FDRE                                         r  count3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.425     4.766    CLK_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  count3_reg[17]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count3_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.673ns (24.527%)  route 5.148ns (75.473%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          2.582     4.035    ONOFF_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.131 f  ONOFF_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.838    ONOFF_IBUF_BUFG
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  h_reg[5]_i_2/O
                         net (fo=52, routed)          0.858     6.820    p_0_in
    SLICE_X31Y68         FDRE                                         r  count3_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.425     4.766    CLK_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  count3_reg[18]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count3_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.673ns (24.527%)  route 5.148ns (75.473%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          2.582     4.035    ONOFF_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.131 f  ONOFF_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.838    ONOFF_IBUF_BUFG
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  h_reg[5]_i_2/O
                         net (fo=52, routed)          0.858     6.820    p_0_in
    SLICE_X31Y68         FDRE                                         r  count3_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.425     4.766    CLK_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  count3_reg[19]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count3_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.673ns (24.527%)  route 5.148ns (75.473%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          2.582     4.035    ONOFF_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.131 f  ONOFF_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.838    ONOFF_IBUF_BUFG
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  h_reg[5]_i_2/O
                         net (fo=52, routed)          0.858     6.820    p_0_in
    SLICE_X31Y68         FDRE                                         r  count3_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.425     4.766    CLK_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  count3_reg[20]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.817ns  (logic 1.673ns (24.540%)  route 5.144ns (75.460%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          2.582     4.035    ONOFF_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.131 f  ONOFF_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.838    ONOFF_IBUF_BUFG
    SLICE_X30Y64         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  h_reg[5]_i_2/O
                         net (fo=52, routed)          0.855     6.817    p_0_in
    SLICE_X28Y67         FDRE                                         r  count2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.770    CLK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  count2_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.266ns (19.863%)  route 1.073ns (80.137%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          0.924     1.145    ONOFF_IBUF
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.190 r  count[25]_i_2/O
                         net (fo=27, routed)          0.149     1.339    count[25]_i_2_n_0
    SLICE_X13Y36         FDRE                                         r  count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  count_reg[21]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.266ns (19.863%)  route 1.073ns (80.137%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          0.924     1.145    ONOFF_IBUF
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.190 r  count[25]_i_2/O
                         net (fo=27, routed)          0.149     1.339    count[25]_i_2_n_0
    SLICE_X13Y36         FDRE                                         r  count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  count_reg[22]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.266ns (19.863%)  route 1.073ns (80.137%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          0.924     1.145    ONOFF_IBUF
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.190 r  count[25]_i_2/O
                         net (fo=27, routed)          0.149     1.339    count[25]_i_2_n_0
    SLICE_X13Y36         FDRE                                         r  count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  count_reg[23]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.266ns (19.863%)  route 1.073ns (80.137%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          0.924     1.145    ONOFF_IBUF
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.190 r  count[25]_i_2/O
                         net (fo=27, routed)          0.149     1.339    count[25]_i_2_n_0
    SLICE_X13Y36         FDRE                                         r  count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  count_reg[24]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.266ns (19.735%)  route 1.082ns (80.265%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          0.924     1.145    ONOFF_IBUF
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.190 r  count[25]_i_2/O
                         net (fo=27, routed)          0.157     1.348    count[25]_i_2_n_0
    SLICE_X13Y35         FDRE                                         r  count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[17]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.266ns (19.735%)  route 1.082ns (80.265%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          0.924     1.145    ONOFF_IBUF
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.190 r  count[25]_i_2/O
                         net (fo=27, routed)          0.157     1.348    count[25]_i_2_n_0
    SLICE_X13Y35         FDRE                                         r  count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[18]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.266ns (19.735%)  route 1.082ns (80.265%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          0.924     1.145    ONOFF_IBUF
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.190 r  count[25]_i_2/O
                         net (fo=27, routed)          0.157     1.348    count[25]_i_2_n_0
    SLICE_X13Y35         FDRE                                         r  count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[19]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.266ns (19.735%)  route 1.082ns (80.265%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          0.924     1.145    ONOFF_IBUF
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.190 r  count[25]_i_2/O
                         net (fo=27, routed)          0.157     1.348    count[25]_i_2_n_0
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  count_reg[20]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.266ns (19.589%)  route 1.092ns (80.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          0.924     1.145    ONOFF_IBUF
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.190 r  count[25]_i_2/O
                         net (fo=27, routed)          0.167     1.358    count[25]_i_2_n_0
    SLICE_X14Y34         FDRE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 ONOFF
                            (input port)
  Destination:            count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.266ns (18.990%)  route 1.135ns (81.010%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ONOFF (IN)
                         net (fo=0)                   0.000     0.000    ONOFF
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ONOFF_IBUF_inst/O
                         net (fo=50, routed)          0.924     1.145    ONOFF_IBUF
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.190 r  count[25]_i_2/O
                         net (fo=27, routed)          0.210     1.401    count[25]_i_2_n_0
    SLICE_X13Y34         FDRE                                         r  count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  count_reg[13]/C





