$date
	Sun Dec 10 22:39:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 2 ! pointer [1:0] $end
$var wire 8 " read_data [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ pop $end
$var reg 1 % push $end
$var reg 1 & rst_n $end
$var reg 8 ' write_data [7:0] $end
$scope module dut $end
$var wire 1 # clock $end
$var wire 1 $ pop $end
$var wire 1 % push $end
$var wire 1 & rst_n $end
$var wire 8 ( write_data [7:0] $end
$var parameter 32 ) DATA_WIDTH $end
$var parameter 32 * PTR_WIDTH $end
$var reg 2 + pointer [1:0] $end
$var reg 8 , read_data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 *
b1000 )
$end
#0
$dumpvars
bx ,
b0 +
b0 (
b0 '
0&
1%
0$
1#
bx "
b0 !
$end
#10
0#
#20
1#
b1 '
b1 (
#30
0#
1&
#40
b1 !
b1 +
1#
b10 '
b10 (
#50
0#
#60
b10 !
b10 +
1#
b11 '
b11 (
#70
0#
#80
b11 !
b11 +
1#
b100 '
b100 (
#90
0#
#100
1#
b101 '
b101 (
#110
0#
#120
b10 !
b10 +
b100 "
b100 ,
1#
1$
0%
b110 '
b110 (
#130
0#
#140
b1 !
b1 +
b11 "
b11 ,
1#
b111 '
b111 (
#150
0#
#160
b0 !
b0 +
b10 "
b10 ,
1#
b1000 '
b1000 (
#170
0#
#180
b0 "
b0 ,
1#
b1001 '
b1001 (
#190
0#
#200
1#
b1011 '
b1011 (
#210
0#
#220
1#
