`timescale 1 ns/1 ns

module DB
(
input clk,

input btnHS,
input btnVS,
input btnDF_UART,
input btnDF_VGA,

output HS,
output VS,
output DF_UART,
output DF_VGA
);

Debouncer #(.WIDTH(4)) DB_HS(.clk(clk), .button(btnHS), .signal(HS));	
Debouncer #(.WIDTH(4)) DB_VS(.clk(clk), .button(btnVS), .signal(VS));	
Debouncer #(.WIDTH(4)) DB_DF_UART(.clk(clk), .button(btnDF_UART), .signal(DF_UART));	
Debouncer #(.WIDTH(4)) DB_DF_VGA(.clk(clk), .button(btnDF_VGA), .signal(DF_VGA));	

endmodule

