<stg><name>SCIG.1</name>


<trans_list>

<trans id="776" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="14" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="50" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="51" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="64">
<![CDATA[
:2  %IFMPadDimSqrt = alloca i9, align 2

]]></Node>
<StgValue><ssdm name="IFMPadDimSqrt"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
:3  %inputBuf_V = alloca [10500 x i16], align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
:4  %inElem_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="inElem_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_s = icmp eq i32 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_V_203 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_203"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_203)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_V_205 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_205"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_205)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_V_207 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_207"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_207)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_V_209 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_209"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_209)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_V_211 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_211"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_211)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_V_213 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_213"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_213)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str184, [1 x i8]* @p_str185, [1 x i8]* @p_str186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str187, [1 x i8]* @p_str188)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [1 x i8]* @p_str181)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_V_215 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_215"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_215)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %tmp_s, label %1, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %KER_size_0 = mul i32 %tmp_V_211, %tmp_V_205

]]></Node>
<StgValue><ssdm name="KER_size_0"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:0  %oy = alloca i32

]]></Node>
<StgValue><ssdm name="oy"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
:1  %ox = alloca i32

]]></Node>
<StgValue><ssdm name="ox"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
:2  %ky = alloca i32

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
:3  %inp_j = alloca i32

]]></Node>
<StgValue><ssdm name="inp_j"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
:4  %inp_i = alloca i32

]]></Node>
<StgValue><ssdm name="inp_i"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
:5  %kx = alloca i32

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  store i9 144, i9* %IFMPadDimSqrt, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecFUCore(i9* %IFMPadDimSqrt, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %baseIterBound = mul i32 %tmp_V_203, 1672

]]></Node>
<StgValue><ssdm name="baseIterBound"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecFUCore(i32 %baseIterBound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %inElem_V_addr = getelementptr [256 x i16]* %inElem_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inElem_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %inElem_V_addr_3 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inElem_V_addr_3"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %inElem_V_addr_4 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inElem_V_addr_4"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %inElem_V_addr_5 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inElem_V_addr_5"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %inElem_V_addr_6 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inElem_V_addr_6"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %inElem_V_addr_7 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inElem_V_addr_7"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %inElem_V_addr_8 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inElem_V_addr_8"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %inElem_V_addr_9 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inElem_V_addr_9"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %inElem_V_addr_10 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inElem_V_addr_10"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %inElem_V_addr_11 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inElem_V_addr_11"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %inElem_V_addr_12 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inElem_V_addr_12"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %inElem_V_addr_13 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inElem_V_addr_13"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %inElem_V_addr_14 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inElem_V_addr_14"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %inElem_V_addr_15 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inElem_V_addr_15"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %inElem_V_addr_16 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inElem_V_addr_16"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %inElem_V_addr_17 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inElem_V_addr_17"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %inElem_V_addr_18 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inElem_V_addr_18"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %inElem_V_addr_19 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inElem_V_addr_19"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %inElem_V_addr_20 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inElem_V_addr_20"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %inElem_V_addr_21 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inElem_V_addr_21"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %inElem_V_addr_22 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inElem_V_addr_22"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %inElem_V_addr_23 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inElem_V_addr_23"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %inElem_V_addr_24 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inElem_V_addr_24"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %inElem_V_addr_25 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inElem_V_addr_25"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %inElem_V_addr_26 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="inElem_V_addr_26"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %inElem_V_addr_27 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="inElem_V_addr_27"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %inElem_V_addr_28 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="inElem_V_addr_28"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %inElem_V_addr_29 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="inElem_V_addr_29"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %inElem_V_addr_30 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="inElem_V_addr_30"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %inElem_V_addr_31 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="inElem_V_addr_31"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %inElem_V_addr_32 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="inElem_V_addr_32"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %inElem_V_addr_33 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="inElem_V_addr_33"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  store i32 -2, i32* %inp_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  store i32 -2, i32* %inp_j

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  store i32 0, i32* %ky

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  store i32 0, i32* %ox

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  store i32 0, i32* %oy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:49  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %KER_size_1 = mul i32 %tmp_V_205, %KER_size_0

]]></Node>
<StgValue><ssdm name="KER_size_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %KER_bound = mul i32 %tmp_V_207, %KER_size_1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i6 = phi i32 [ 0, %10 ], [ %i_9, %12 ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond2 = icmp eq i32 %i6, %KER_bound

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_9 = add i32 %i6, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2, label %13, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_V_217 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_217"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_217)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str44, i32 %tmp_68)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp_66)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %inp = phi i32 [ 0, %1 ], [ %inp_6, %._crit_edge225 ]

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i = phi i32 [ 0, %1 ], [ %i_10, %._crit_edge225 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %exitcond = icmp eq i32 %i, %baseIterBound

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_10 = add i32 %i, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %9, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9">
<![CDATA[
:2  %IFMPadDimSqrt_load = load i9* %IFMPadDimSqrt, align 2

]]></Node>
<StgValue><ssdm name="IFMPadDimSqrt_load"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
:3  %extLd = sext i9 %IFMPadDimSqrt_load to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_100 = icmp ult i32 %inp, %extLd

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_100, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
:0  %inp_j_load_2 = load i32* %inp_j

]]></Node>
<StgValue><ssdm name="inp_j_load_2"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
:1  %inp_i_load_2 = load i32* %inp_i

]]></Node>
<StgValue><ssdm name="inp_i_load_2"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str42)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([256 x i16]* %inElem_V, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_101 = or i32 %inp_j_load_2, %inp_i_load_2

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_101, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_192 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %inp_i_load_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_193 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %inp_j_load_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:8  %tmp_194 = or i29 %tmp_192, %tmp_193

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
:9  %tmp_195 = icmp ne i29 %tmp_194, 0

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_cond2 = or i1 %tmp_195, %tmp_191

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %or_cond2, label %.preheader218.0, label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="169" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:0  %tmp_V_218 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_218"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:1  %tmp_196 = trunc i32 %tmp_V_218 to i16

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:2  store i16 %tmp_196, i16* %inElem_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:0  store i16 2, i16* %inElem_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %tmp_V_219 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_219"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:4  %tmp_197 = trunc i32 %tmp_V_219 to i16

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:5  store i16 %tmp_197, i16* %inElem_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:1  store i16 2, i16* %inElem_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="16" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:6  %inElem_V_load = load i16* %inElem_V_addr, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:163  %inp_3 = add i32 1, %inp

]]></Node>
<StgValue><ssdm name="inp_3"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
.loopexit_ifconv:174  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="180" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:6  %tmp_V_220 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_220"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:7  %tmp_198 = trunc i32 %tmp_V_220 to i16

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:8  store i16 %tmp_198, i16* %inElem_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:2  store i16 2, i16* %inElem_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:4  %tmp_228 = shl i32 %inp, 5

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:5  %tmp_106 = zext i32 %tmp_228 to i64

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:6  %inElem_V_load = load i16* %inElem_V_addr, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:7  %inputBuf_V_addr = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:8  store i16 %inElem_V_load, i16* %inputBuf_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="17" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:11  %inElem_V_load_3 = load i16* %inElem_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_3"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %inp_1 = phi i32 [ %inp_3, %.loopexit_ifconv ], [ %inp, %3 ]

]]></Node>
<StgValue><ssdm name="inp_1"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_109 = icmp ugt i32 %inp_1, 72

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2  br i1 %tmp_109, label %5, label %._crit_edge225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32">
<![CDATA[
:0  %oy_load_2 = load i32* %oy

]]></Node>
<StgValue><ssdm name="oy_load_2"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32">
<![CDATA[
:1  %ox_load_2 = load i32* %ox

]]></Node>
<StgValue><ssdm name="ox_load_2"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32">
<![CDATA[
:2  %ky_load = load i32* %ky

]]></Node>
<StgValue><ssdm name="ky_load"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
:3  %kx_load = load i32* %kx

]]></Node>
<StgValue><ssdm name="kx_load"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp = add i32 %oy_load_2, %ky_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_229 = shl i32 %tmp, 4

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_230 = shl i32 %tmp, 2

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp2 = sub i32 %tmp_229, %tmp_230

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="27" op_0_bw="32">
<![CDATA[
:8  %tmp_231 = trunc i32 %ox_load_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="27" op_0_bw="32">
<![CDATA[
:9  %tmp_232 = trunc i32 %kx_load to i27

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="27" op_0_bw="32">
<![CDATA[
:10  %tmp_233 = trunc i32 %tmp2 to i27

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:205  %kx_2 = add i32 1, %kx_load

]]></Node>
<StgValue><ssdm name="kx_2"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:206  %tmp_112 = icmp eq i32 %kx_2, 5

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:207  br i1 %tmp_112, label %6, label %.._crit_edge225_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge225_crit_edge:0  store i32 %kx_2, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge225_crit_edge:1  br label %._crit_edge225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ky_2 = add i32 %ky_load, 1

]]></Node>
<StgValue><ssdm name="ky_2"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_113 = icmp eq i32 %ky_2, 5

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_113, label %7, label %.._crit_edge225_crit_edge608

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge225_crit_edge608:0  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge225_crit_edge608:1  store i32 %ky_2, i32* %ky

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge225_crit_edge608:2  br label %._crit_edge225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32">
<![CDATA[
:0  %ox_load = load i32* %ox

]]></Node>
<StgValue><ssdm name="ox_load"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ox_2 = add i32 %ox_load, 1

]]></Node>
<StgValue><ssdm name="ox_2"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_114 = icmp eq i32 %ox_2, 8

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %ky

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_114, label %8, label %.._crit_edge225_crit_edge609

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge225_crit_edge609:0  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge225_crit_edge609:1  store i32 %ox_2, i32* %ox

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge225_crit_edge609:2  br label %._crit_edge225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32">
<![CDATA[
:0  %oy_load = load i32* %oy

]]></Node>
<StgValue><ssdm name="oy_load"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %oy_2 = add i32 %oy_load, 1

]]></Node>
<StgValue><ssdm name="oy_2"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_115 = icmp eq i32 %oy_2, 8

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_inp_1 = select i1 %tmp_115, i32 0, i32 %inp_1

]]></Node>
<StgValue><ssdm name="p_inp_1"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_2 = select i1 %tmp_115, i32 0, i32 %oy_2

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* %ox

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %p_2, i32* %oy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="232" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %tmp_V_221 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_221"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:10  %tmp_199 = trunc i32 %tmp_V_221 to i16

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:11  store i16 %tmp_199, i16* %inElem_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:3  store i16 2, i16* %inElem_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:9  %tmp_191_s = or i32 %tmp_228, 1

]]></Node>
<StgValue><ssdm name="tmp_191_s"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:10  %tmp_192_1 = zext i32 %tmp_191_s to i64

]]></Node>
<StgValue><ssdm name="tmp_192_1"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:11  %inElem_V_load_3 = load i16* %inElem_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_3"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:12  %inputBuf_V_addr_6 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_1

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_6"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:13  store i16 %inElem_V_load_3, i16* %inputBuf_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="18" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:16  %inElem_V_load_4 = load i16* %inElem_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_4"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:11  %tmp3 = add i27 %tmp_231, %tmp_233

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:12  %input_ind3 = add i27 %tmp3, %tmp_232

]]></Node>
<StgValue><ssdm name="input_ind3"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
:13  %tmp_110 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %input_ind3, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_111 = zext i32 %tmp_110 to i64

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %inputBuf_V_addr_37 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_37"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="14">
<![CDATA[
:16  %inputBuf_V_load = load i16* %inputBuf_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
._crit_edge225:0  %inp_6 = phi i32 [ %p_inp_1, %8 ], [ %inp_1, %._crit_edge ], [ %inp_1, %.._crit_edge225_crit_edge ], [ %inp_1, %.._crit_edge225_crit_edge608 ], [ %inp_1, %.._crit_edge225_crit_edge609 ]

]]></Node>
<StgValue><ssdm name="inp_6"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge225:1  %empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str41, i32 %tmp_67)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge225:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="251" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:12  %tmp_V_222 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_222"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:13  %tmp_200 = trunc i32 %tmp_V_222 to i16

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:14  store i16 %tmp_200, i16* %inElem_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:4  store i16 2, i16* %inElem_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:14  %tmp_191_1 = or i32 %tmp_228, 2

]]></Node>
<StgValue><ssdm name="tmp_191_1"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:15  %tmp_192_2 = zext i32 %tmp_191_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_2"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:16  %inElem_V_load_4 = load i16* %inElem_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_4"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:17  %inputBuf_V_addr_7 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_2

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_7"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:18  store i16 %inElem_V_load_4, i16* %inputBuf_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="19" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:21  %inElem_V_load_5 = load i16* %inElem_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_5"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="14">
<![CDATA[
:16  %inputBuf_V_load = load i16* %inputBuf_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="16">
<![CDATA[
:17  %tmp_V_250 = sext i16 %inputBuf_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_V_250"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_250)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_200_s = or i32 %tmp_110, 1

]]></Node>
<StgValue><ssdm name="tmp_200_s"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="32">
<![CDATA[
:20  %tmp_201_1 = zext i32 %tmp_200_s to i64

]]></Node>
<StgValue><ssdm name="tmp_201_1"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %inputBuf_V_addr_38 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_1

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_38"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="14">
<![CDATA[
:22  %inputBuf_V_load_1 = load i16* %inputBuf_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="268" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %tmp_V_223 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_223"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:16  %tmp_201 = trunc i32 %tmp_V_223 to i16

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:17  store i16 %tmp_201, i16* %inElem_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:5  store i16 2, i16* %inElem_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:19  %tmp_191_2 = or i32 %tmp_228, 3

]]></Node>
<StgValue><ssdm name="tmp_191_2"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:20  %tmp_192_3 = zext i32 %tmp_191_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_3"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:21  %inElem_V_load_5 = load i16* %inElem_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_5"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:22  %inputBuf_V_addr_8 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_3

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_8"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:23  store i16 %inElem_V_load_5, i16* %inputBuf_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:26  %inElem_V_load_6 = load i16* %inElem_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_6"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="14">
<![CDATA[
:22  %inputBuf_V_load_1 = load i16* %inputBuf_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_1"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="16">
<![CDATA[
:23  %tmp_V_251 = sext i16 %inputBuf_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_251"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_251)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_200_1 = or i32 %tmp_110, 2

]]></Node>
<StgValue><ssdm name="tmp_200_1"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="32">
<![CDATA[
:26  %tmp_201_2 = zext i32 %tmp_200_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_2"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %inputBuf_V_addr_39 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_2

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_39"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="14">
<![CDATA[
:28  %inputBuf_V_load_2 = load i16* %inputBuf_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="285" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:18  %tmp_V_224 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_224"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:19  %tmp_202 = trunc i32 %tmp_V_224 to i16

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:20  store i16 %tmp_202, i16* %inElem_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:6  store i16 2, i16* %inElem_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:24  %tmp_191_3 = or i32 %tmp_228, 4

]]></Node>
<StgValue><ssdm name="tmp_191_3"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:25  %tmp_192_4 = zext i32 %tmp_191_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_4"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:26  %inElem_V_load_6 = load i16* %inElem_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_6"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:27  %inputBuf_V_addr_9 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_4

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_9"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:28  store i16 %inElem_V_load_6, i16* %inputBuf_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:31  %inElem_V_load_7 = load i16* %inElem_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_7"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="14">
<![CDATA[
:28  %inputBuf_V_load_2 = load i16* %inputBuf_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_2"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="16">
<![CDATA[
:29  %tmp_V_252 = sext i16 %inputBuf_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_252"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_252)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_200_2 = or i32 %tmp_110, 3

]]></Node>
<StgValue><ssdm name="tmp_200_2"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="32">
<![CDATA[
:32  %tmp_201_3 = zext i32 %tmp_200_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_3"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %inputBuf_V_addr_40 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_3

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_40"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="14">
<![CDATA[
:34  %inputBuf_V_load_3 = load i16* %inputBuf_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="302" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %tmp_V_225 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_225"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:22  %tmp_203 = trunc i32 %tmp_V_225 to i16

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:23  store i16 %tmp_203, i16* %inElem_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:7  store i16 2, i16* %inElem_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:29  %tmp_191_4 = or i32 %tmp_228, 5

]]></Node>
<StgValue><ssdm name="tmp_191_4"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:30  %tmp_192_5 = zext i32 %tmp_191_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_5"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:31  %inElem_V_load_7 = load i16* %inElem_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_7"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:32  %inputBuf_V_addr_10 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_5

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_10"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:33  store i16 %inElem_V_load_7, i16* %inputBuf_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="22" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:36  %inElem_V_load_8 = load i16* %inElem_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_8"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="14">
<![CDATA[
:34  %inputBuf_V_load_3 = load i16* %inputBuf_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_3"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="16">
<![CDATA[
:35  %tmp_V_253 = sext i16 %inputBuf_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_253"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_253)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_200_3 = or i32 %tmp_110, 4

]]></Node>
<StgValue><ssdm name="tmp_200_3"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="32">
<![CDATA[
:38  %tmp_201_4 = zext i32 %tmp_200_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_4"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %inputBuf_V_addr_41 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_4

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_41"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="14">
<![CDATA[
:40  %inputBuf_V_load_4 = load i16* %inputBuf_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="319" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:24  %tmp_V_226 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_226"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:25  %tmp_204 = trunc i32 %tmp_V_226 to i16

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:26  store i16 %tmp_204, i16* %inElem_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:8  store i16 2, i16* %inElem_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:34  %tmp_191_5 = or i32 %tmp_228, 6

]]></Node>
<StgValue><ssdm name="tmp_191_5"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:35  %tmp_192_6 = zext i32 %tmp_191_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_6"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:36  %inElem_V_load_8 = load i16* %inElem_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_8"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:37  %inputBuf_V_addr_11 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_6

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_11"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:38  store i16 %inElem_V_load_8, i16* %inputBuf_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="23" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:41  %inElem_V_load_9 = load i16* %inElem_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_9"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="14">
<![CDATA[
:40  %inputBuf_V_load_4 = load i16* %inputBuf_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_4"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="16">
<![CDATA[
:41  %tmp_V_254 = sext i16 %inputBuf_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_254"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_254)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_200_4 = or i32 %tmp_110, 5

]]></Node>
<StgValue><ssdm name="tmp_200_4"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="32">
<![CDATA[
:44  %tmp_201_5 = zext i32 %tmp_200_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_5"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %inputBuf_V_addr_42 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_5

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_42"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="14">
<![CDATA[
:46  %inputBuf_V_load_5 = load i16* %inputBuf_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="336" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %tmp_V_227 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_227"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:28  %tmp_205 = trunc i32 %tmp_V_227 to i16

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:29  store i16 %tmp_205, i16* %inElem_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:9  store i16 2, i16* %inElem_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:39  %tmp_191_6 = or i32 %tmp_228, 7

]]></Node>
<StgValue><ssdm name="tmp_191_6"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:40  %tmp_192_7 = zext i32 %tmp_191_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_7"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:41  %inElem_V_load_9 = load i16* %inElem_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_9"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:42  %inputBuf_V_addr_12 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_7

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_12"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:43  store i16 %inElem_V_load_9, i16* %inputBuf_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="24" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:46  %inElem_V_load_10 = load i16* %inElem_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_10"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="14">
<![CDATA[
:46  %inputBuf_V_load_5 = load i16* %inputBuf_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_5"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="16">
<![CDATA[
:47  %tmp_V_255 = sext i16 %inputBuf_V_load_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_255"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_255)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_200_5 = or i32 %tmp_110, 6

]]></Node>
<StgValue><ssdm name="tmp_200_5"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="32">
<![CDATA[
:50  %tmp_201_6 = zext i32 %tmp_200_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_6"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %inputBuf_V_addr_43 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_6

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_43"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="14">
<![CDATA[
:52  %inputBuf_V_load_6 = load i16* %inputBuf_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="353" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:30  %tmp_V_228 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_228"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:31  %tmp_206 = trunc i32 %tmp_V_228 to i16

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:32  store i16 %tmp_206, i16* %inElem_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:10  store i16 2, i16* %inElem_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:44  %tmp_191_7 = or i32 %tmp_228, 8

]]></Node>
<StgValue><ssdm name="tmp_191_7"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:45  %tmp_192_8 = zext i32 %tmp_191_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_8"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:46  %inElem_V_load_10 = load i16* %inElem_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_10"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:47  %inputBuf_V_addr_13 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_8

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_13"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:48  store i16 %inElem_V_load_10, i16* %inputBuf_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="25" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:51  %inElem_V_load_11 = load i16* %inElem_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_11"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="14">
<![CDATA[
:52  %inputBuf_V_load_6 = load i16* %inputBuf_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_6"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="16">
<![CDATA[
:53  %tmp_V_256 = sext i16 %inputBuf_V_load_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_256"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_256)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_200_6 = or i32 %tmp_110, 7

]]></Node>
<StgValue><ssdm name="tmp_200_6"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="32">
<![CDATA[
:56  %tmp_201_7 = zext i32 %tmp_200_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_7"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %inputBuf_V_addr_44 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_7

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_44"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="14">
<![CDATA[
:58  %inputBuf_V_load_7 = load i16* %inputBuf_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="370" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %tmp_V_229 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_229"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:34  %tmp_207 = trunc i32 %tmp_V_229 to i16

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:35  store i16 %tmp_207, i16* %inElem_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:11  store i16 2, i16* %inElem_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:49  %tmp_191_8 = or i32 %tmp_228, 9

]]></Node>
<StgValue><ssdm name="tmp_191_8"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:50  %tmp_192_9 = zext i32 %tmp_191_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_9"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:51  %inElem_V_load_11 = load i16* %inElem_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_11"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:52  %inputBuf_V_addr_14 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_9

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_14"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:53  store i16 %inElem_V_load_11, i16* %inputBuf_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="26" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:56  %inElem_V_load_12 = load i16* %inElem_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_12"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="14">
<![CDATA[
:58  %inputBuf_V_load_7 = load i16* %inputBuf_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_7"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="16">
<![CDATA[
:59  %tmp_V_257 = sext i16 %inputBuf_V_load_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_257"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_257)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_200_7 = or i32 %tmp_110, 8

]]></Node>
<StgValue><ssdm name="tmp_200_7"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="32">
<![CDATA[
:62  %tmp_201_8 = zext i32 %tmp_200_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_8"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %inputBuf_V_addr_45 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_8

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_45"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="14">
<![CDATA[
:64  %inputBuf_V_load_8 = load i16* %inputBuf_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="387" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:36  %tmp_V_230 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_230"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:37  %tmp_208 = trunc i32 %tmp_V_230 to i16

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:38  store i16 %tmp_208, i16* %inElem_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:12  store i16 2, i16* %inElem_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:54  %tmp_191_9 = or i32 %tmp_228, 10

]]></Node>
<StgValue><ssdm name="tmp_191_9"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:55  %tmp_192_s = zext i32 %tmp_191_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_s"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:56  %inElem_V_load_12 = load i16* %inElem_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_12"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:57  %inputBuf_V_addr_15 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_s

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_15"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:58  store i16 %inElem_V_load_12, i16* %inputBuf_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="27" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:61  %inElem_V_load_13 = load i16* %inElem_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_13"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="14">
<![CDATA[
:64  %inputBuf_V_load_8 = load i16* %inputBuf_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_8"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="16">
<![CDATA[
:65  %tmp_V_258 = sext i16 %inputBuf_V_load_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_258"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_258)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_200_8 = or i32 %tmp_110, 9

]]></Node>
<StgValue><ssdm name="tmp_200_8"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="32">
<![CDATA[
:68  %tmp_201_9 = zext i32 %tmp_200_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_9"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %inputBuf_V_addr_46 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_9

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_46"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="14">
<![CDATA[
:70  %inputBuf_V_load_9 = load i16* %inputBuf_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="404" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:39  %tmp_V_231 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_231"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:40  %tmp_209 = trunc i32 %tmp_V_231 to i16

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:41  store i16 %tmp_209, i16* %inElem_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:13  store i16 2, i16* %inElem_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:59  %tmp_191_10 = or i32 %tmp_228, 11

]]></Node>
<StgValue><ssdm name="tmp_191_10"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:60  %tmp_192_10 = zext i32 %tmp_191_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_10"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:61  %inElem_V_load_13 = load i16* %inElem_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_13"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:62  %inputBuf_V_addr_16 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_10

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_16"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:63  store i16 %inElem_V_load_13, i16* %inputBuf_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="28" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:66  %inElem_V_load_14 = load i16* %inElem_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_14"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="14">
<![CDATA[
:70  %inputBuf_V_load_9 = load i16* %inputBuf_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_9"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="16">
<![CDATA[
:71  %tmp_V_259 = sext i16 %inputBuf_V_load_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_259"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_259)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_200_9 = or i32 %tmp_110, 10

]]></Node>
<StgValue><ssdm name="tmp_200_9"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="32">
<![CDATA[
:74  %tmp_201_s = zext i32 %tmp_200_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_s"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %inputBuf_V_addr_47 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_s

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_47"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="14">
<![CDATA[
:76  %inputBuf_V_load_10 = load i16* %inputBuf_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="421" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:42  %tmp_V_232 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_232"/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:43  %tmp_210 = trunc i32 %tmp_V_232 to i16

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:44  store i16 %tmp_210, i16* %inElem_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="29" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:14  store i16 2, i16* %inElem_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:64  %tmp_191_11 = or i32 %tmp_228, 12

]]></Node>
<StgValue><ssdm name="tmp_191_11"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:65  %tmp_192_11 = zext i32 %tmp_191_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_11"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:66  %inElem_V_load_14 = load i16* %inElem_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_14"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:67  %inputBuf_V_addr_17 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_11

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_17"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:68  store i16 %inElem_V_load_14, i16* %inputBuf_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="29" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:71  %inElem_V_load_15 = load i16* %inElem_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_15"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="14">
<![CDATA[
:76  %inputBuf_V_load_10 = load i16* %inputBuf_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_10"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="16">
<![CDATA[
:77  %tmp_V_260 = sext i16 %inputBuf_V_load_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_260"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_260)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %tmp_200_10 = or i32 %tmp_110, 11

]]></Node>
<StgValue><ssdm name="tmp_200_10"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="32">
<![CDATA[
:80  %tmp_201_10 = zext i32 %tmp_200_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_10"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %inputBuf_V_addr_48 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_10

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_48"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="14">
<![CDATA[
:82  %inputBuf_V_load_11 = load i16* %inputBuf_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="438" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:45  %tmp_V_233 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_233"/></StgValue>
</operation>

<operation id="439" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:46  %tmp_211 = trunc i32 %tmp_V_233 to i16

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="440" st_id="30" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:47  store i16 %tmp_211, i16* %inElem_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="30" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:15  store i16 2, i16* %inElem_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:69  %tmp_191_12 = or i32 %tmp_228, 13

]]></Node>
<StgValue><ssdm name="tmp_191_12"/></StgValue>
</operation>

<operation id="443" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:70  %tmp_192_12 = zext i32 %tmp_191_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_12"/></StgValue>
</operation>

<operation id="444" st_id="30" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:71  %inElem_V_load_15 = load i16* %inElem_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_15"/></StgValue>
</operation>

<operation id="445" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:72  %inputBuf_V_addr_18 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_12

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_18"/></StgValue>
</operation>

<operation id="446" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:73  store i16 %inElem_V_load_15, i16* %inputBuf_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="30" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:76  %inElem_V_load_16 = load i16* %inElem_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_16"/></StgValue>
</operation>

<operation id="448" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="14">
<![CDATA[
:82  %inputBuf_V_load_11 = load i16* %inputBuf_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_11"/></StgValue>
</operation>

<operation id="449" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="16">
<![CDATA[
:83  %tmp_V_261 = sext i16 %inputBuf_V_load_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_261"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_261)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_200_11 = or i32 %tmp_110, 12

]]></Node>
<StgValue><ssdm name="tmp_200_11"/></StgValue>
</operation>

<operation id="452" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="32">
<![CDATA[
:86  %tmp_201_11 = zext i32 %tmp_200_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_11"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %inputBuf_V_addr_49 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_11

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_49"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="14">
<![CDATA[
:88  %inputBuf_V_load_12 = load i16* %inputBuf_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="455" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %tmp_V_234 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_234"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:49  %tmp_212 = trunc i32 %tmp_V_234 to i16

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:50  store i16 %tmp_212, i16* %inElem_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:16  store i16 2, i16* %inElem_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:74  %tmp_191_13 = or i32 %tmp_228, 14

]]></Node>
<StgValue><ssdm name="tmp_191_13"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:75  %tmp_192_13 = zext i32 %tmp_191_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_13"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:76  %inElem_V_load_16 = load i16* %inElem_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_16"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:77  %inputBuf_V_addr_19 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_13

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_19"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:78  store i16 %inElem_V_load_16, i16* %inputBuf_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="31" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:81  %inElem_V_load_17 = load i16* %inElem_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_17"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="14">
<![CDATA[
:88  %inputBuf_V_load_12 = load i16* %inputBuf_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_12"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="16">
<![CDATA[
:89  %tmp_V_262 = sext i16 %inputBuf_V_load_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_262"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_262)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_200_12 = or i32 %tmp_110, 13

]]></Node>
<StgValue><ssdm name="tmp_200_12"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="32">
<![CDATA[
:92  %tmp_201_12 = zext i32 %tmp_200_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_12"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %inputBuf_V_addr_50 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_12

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_50"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="14">
<![CDATA[
:94  %inputBuf_V_load_13 = load i16* %inputBuf_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_13"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="472" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:51  %tmp_V_235 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_235"/></StgValue>
</operation>

<operation id="473" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:52  %tmp_213 = trunc i32 %tmp_V_235 to i16

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="474" st_id="32" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:53  store i16 %tmp_213, i16* %inElem_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="32" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:17  store i16 2, i16* %inElem_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:79  %tmp_191_14 = or i32 %tmp_228, 15

]]></Node>
<StgValue><ssdm name="tmp_191_14"/></StgValue>
</operation>

<operation id="477" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:80  %tmp_192_14 = zext i32 %tmp_191_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_14"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:81  %inElem_V_load_17 = load i16* %inElem_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_17"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:82  %inputBuf_V_addr_20 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_14

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_20"/></StgValue>
</operation>

<operation id="480" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:83  store i16 %inElem_V_load_17, i16* %inputBuf_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="32" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:86  %inElem_V_load_18 = load i16* %inElem_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_18"/></StgValue>
</operation>

<operation id="482" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="14">
<![CDATA[
:94  %inputBuf_V_load_13 = load i16* %inputBuf_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_13"/></StgValue>
</operation>

<operation id="483" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="16">
<![CDATA[
:95  %tmp_V_263 = sext i16 %inputBuf_V_load_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_263"/></StgValue>
</operation>

<operation id="484" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:96  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_263)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_200_13 = or i32 %tmp_110, 14

]]></Node>
<StgValue><ssdm name="tmp_200_13"/></StgValue>
</operation>

<operation id="486" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="32">
<![CDATA[
:98  %tmp_201_13 = zext i32 %tmp_200_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_13"/></StgValue>
</operation>

<operation id="487" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %inputBuf_V_addr_51 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_13

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_51"/></StgValue>
</operation>

<operation id="488" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="14">
<![CDATA[
:100  %inputBuf_V_load_14 = load i16* %inputBuf_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_14"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="489" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:54  %tmp_V_236 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_236"/></StgValue>
</operation>

<operation id="490" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:55  %tmp_214 = trunc i32 %tmp_V_236 to i16

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="491" st_id="33" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:56  store i16 %tmp_214, i16* %inElem_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="33" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:18  store i16 2, i16* %inElem_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:84  %tmp_191_15 = or i32 %tmp_228, 16

]]></Node>
<StgValue><ssdm name="tmp_191_15"/></StgValue>
</operation>

<operation id="494" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:85  %tmp_192_15 = zext i32 %tmp_191_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_15"/></StgValue>
</operation>

<operation id="495" st_id="33" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:86  %inElem_V_load_18 = load i16* %inElem_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_18"/></StgValue>
</operation>

<operation id="496" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:87  %inputBuf_V_addr_21 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_15

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_21"/></StgValue>
</operation>

<operation id="497" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:88  store i16 %inElem_V_load_18, i16* %inputBuf_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="33" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:91  %inElem_V_load_19 = load i16* %inElem_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_19"/></StgValue>
</operation>

<operation id="499" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="14">
<![CDATA[
:100  %inputBuf_V_load_14 = load i16* %inputBuf_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_14"/></StgValue>
</operation>

<operation id="500" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="16">
<![CDATA[
:101  %tmp_V_264 = sext i16 %inputBuf_V_load_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_264"/></StgValue>
</operation>

<operation id="501" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:102  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_264)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %tmp_200_14 = or i32 %tmp_110, 15

]]></Node>
<StgValue><ssdm name="tmp_200_14"/></StgValue>
</operation>

<operation id="503" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="32">
<![CDATA[
:104  %tmp_201_14 = zext i32 %tmp_200_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_14"/></StgValue>
</operation>

<operation id="504" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %inputBuf_V_addr_52 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_14

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_52"/></StgValue>
</operation>

<operation id="505" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="14">
<![CDATA[
:106  %inputBuf_V_load_15 = load i16* %inputBuf_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="506" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:57  %tmp_V_237 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_237"/></StgValue>
</operation>

<operation id="507" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:58  %tmp_215 = trunc i32 %tmp_V_237 to i16

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="508" st_id="34" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:59  store i16 %tmp_215, i16* %inElem_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="34" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:19  store i16 2, i16* %inElem_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:89  %tmp_191_16 = or i32 %tmp_228, 17

]]></Node>
<StgValue><ssdm name="tmp_191_16"/></StgValue>
</operation>

<operation id="511" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:90  %tmp_192_16 = zext i32 %tmp_191_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_16"/></StgValue>
</operation>

<operation id="512" st_id="34" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:91  %inElem_V_load_19 = load i16* %inElem_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_19"/></StgValue>
</operation>

<operation id="513" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:92  %inputBuf_V_addr_22 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_16

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_22"/></StgValue>
</operation>

<operation id="514" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:93  store i16 %inElem_V_load_19, i16* %inputBuf_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="34" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:96  %inElem_V_load_20 = load i16* %inElem_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_20"/></StgValue>
</operation>

<operation id="516" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="14">
<![CDATA[
:106  %inputBuf_V_load_15 = load i16* %inputBuf_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_15"/></StgValue>
</operation>

<operation id="517" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="16">
<![CDATA[
:107  %tmp_V_265 = sext i16 %inputBuf_V_load_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_265"/></StgValue>
</operation>

<operation id="518" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:108  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_265)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_200_15 = or i32 %tmp_110, 16

]]></Node>
<StgValue><ssdm name="tmp_200_15"/></StgValue>
</operation>

<operation id="520" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="32">
<![CDATA[
:110  %tmp_201_15 = zext i32 %tmp_200_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_15"/></StgValue>
</operation>

<operation id="521" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %inputBuf_V_addr_53 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_15

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_53"/></StgValue>
</operation>

<operation id="522" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="14">
<![CDATA[
:112  %inputBuf_V_load_16 = load i16* %inputBuf_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_16"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="523" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:60  %tmp_V_238 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_238"/></StgValue>
</operation>

<operation id="524" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:61  %tmp_216 = trunc i32 %tmp_V_238 to i16

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="525" st_id="35" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:62  store i16 %tmp_216, i16* %inElem_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="35" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:20  store i16 2, i16* %inElem_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:94  %tmp_191_17 = or i32 %tmp_228, 18

]]></Node>
<StgValue><ssdm name="tmp_191_17"/></StgValue>
</operation>

<operation id="528" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:95  %tmp_192_17 = zext i32 %tmp_191_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_17"/></StgValue>
</operation>

<operation id="529" st_id="35" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:96  %inElem_V_load_20 = load i16* %inElem_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_20"/></StgValue>
</operation>

<operation id="530" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:97  %inputBuf_V_addr_23 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_17

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_23"/></StgValue>
</operation>

<operation id="531" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:98  store i16 %inElem_V_load_20, i16* %inputBuf_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="35" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:101  %inElem_V_load_21 = load i16* %inElem_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_21"/></StgValue>
</operation>

<operation id="533" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="14">
<![CDATA[
:112  %inputBuf_V_load_16 = load i16* %inputBuf_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_16"/></StgValue>
</operation>

<operation id="534" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="16">
<![CDATA[
:113  %tmp_V_266 = sext i16 %inputBuf_V_load_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_266"/></StgValue>
</operation>

<operation id="535" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:114  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_266)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %tmp_200_16 = or i32 %tmp_110, 17

]]></Node>
<StgValue><ssdm name="tmp_200_16"/></StgValue>
</operation>

<operation id="537" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="32">
<![CDATA[
:116  %tmp_201_16 = zext i32 %tmp_200_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_16"/></StgValue>
</operation>

<operation id="538" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %inputBuf_V_addr_54 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_16

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_54"/></StgValue>
</operation>

<operation id="539" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="14">
<![CDATA[
:118  %inputBuf_V_load_17 = load i16* %inputBuf_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_17"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="540" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:63  %tmp_V_239 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_239"/></StgValue>
</operation>

<operation id="541" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:64  %tmp_217 = trunc i32 %tmp_V_239 to i16

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="542" st_id="36" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:65  store i16 %tmp_217, i16* %inElem_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="36" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:21  store i16 2, i16* %inElem_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:99  %tmp_191_18 = or i32 %tmp_228, 19

]]></Node>
<StgValue><ssdm name="tmp_191_18"/></StgValue>
</operation>

<operation id="545" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:100  %tmp_192_18 = zext i32 %tmp_191_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_18"/></StgValue>
</operation>

<operation id="546" st_id="36" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:101  %inElem_V_load_21 = load i16* %inElem_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_21"/></StgValue>
</operation>

<operation id="547" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:102  %inputBuf_V_addr_24 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_18

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_24"/></StgValue>
</operation>

<operation id="548" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:103  store i16 %inElem_V_load_21, i16* %inputBuf_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="36" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:106  %inElem_V_load_22 = load i16* %inElem_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_22"/></StgValue>
</operation>

<operation id="550" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="14">
<![CDATA[
:118  %inputBuf_V_load_17 = load i16* %inputBuf_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_17"/></StgValue>
</operation>

<operation id="551" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="16">
<![CDATA[
:119  %tmp_V_267 = sext i16 %inputBuf_V_load_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_267"/></StgValue>
</operation>

<operation id="552" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:120  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_267)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %tmp_200_17 = or i32 %tmp_110, 18

]]></Node>
<StgValue><ssdm name="tmp_200_17"/></StgValue>
</operation>

<operation id="554" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="32">
<![CDATA[
:122  %tmp_201_17 = zext i32 %tmp_200_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_17"/></StgValue>
</operation>

<operation id="555" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %inputBuf_V_addr_55 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_17

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_55"/></StgValue>
</operation>

<operation id="556" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="14">
<![CDATA[
:124  %inputBuf_V_load_18 = load i16* %inputBuf_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_18"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="557" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:66  %tmp_V_240 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_240"/></StgValue>
</operation>

<operation id="558" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:67  %tmp_218 = trunc i32 %tmp_V_240 to i16

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="559" st_id="37" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:68  store i16 %tmp_218, i16* %inElem_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="37" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:22  store i16 2, i16* %inElem_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:104  %tmp_191_19 = or i32 %tmp_228, 20

]]></Node>
<StgValue><ssdm name="tmp_191_19"/></StgValue>
</operation>

<operation id="562" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:105  %tmp_192_19 = zext i32 %tmp_191_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_19"/></StgValue>
</operation>

<operation id="563" st_id="37" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:106  %inElem_V_load_22 = load i16* %inElem_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_22"/></StgValue>
</operation>

<operation id="564" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:107  %inputBuf_V_addr_25 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_19

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_25"/></StgValue>
</operation>

<operation id="565" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:108  store i16 %inElem_V_load_22, i16* %inputBuf_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="37" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:111  %inElem_V_load_23 = load i16* %inElem_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_23"/></StgValue>
</operation>

<operation id="567" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="14">
<![CDATA[
:124  %inputBuf_V_load_18 = load i16* %inputBuf_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_18"/></StgValue>
</operation>

<operation id="568" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="16">
<![CDATA[
:125  %tmp_V_268 = sext i16 %inputBuf_V_load_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_268"/></StgValue>
</operation>

<operation id="569" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:126  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_268)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %tmp_200_18 = or i32 %tmp_110, 19

]]></Node>
<StgValue><ssdm name="tmp_200_18"/></StgValue>
</operation>

<operation id="571" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="32">
<![CDATA[
:128  %tmp_201_18 = zext i32 %tmp_200_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_18"/></StgValue>
</operation>

<operation id="572" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %inputBuf_V_addr_56 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_18

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_56"/></StgValue>
</operation>

<operation id="573" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="14">
<![CDATA[
:130  %inputBuf_V_load_19 = load i16* %inputBuf_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_19"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="574" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:69  %tmp_V_241 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_241"/></StgValue>
</operation>

<operation id="575" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:70  %tmp_219 = trunc i32 %tmp_V_241 to i16

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="576" st_id="38" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:71  store i16 %tmp_219, i16* %inElem_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="38" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:23  store i16 2, i16* %inElem_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:109  %tmp_191_20 = or i32 %tmp_228, 21

]]></Node>
<StgValue><ssdm name="tmp_191_20"/></StgValue>
</operation>

<operation id="579" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:110  %tmp_192_20 = zext i32 %tmp_191_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_20"/></StgValue>
</operation>

<operation id="580" st_id="38" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:111  %inElem_V_load_23 = load i16* %inElem_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_23"/></StgValue>
</operation>

<operation id="581" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:112  %inputBuf_V_addr_26 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_20

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_26"/></StgValue>
</operation>

<operation id="582" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:113  store i16 %inElem_V_load_23, i16* %inputBuf_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="38" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:116  %inElem_V_load_24 = load i16* %inElem_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_24"/></StgValue>
</operation>

<operation id="584" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="14">
<![CDATA[
:130  %inputBuf_V_load_19 = load i16* %inputBuf_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_19"/></StgValue>
</operation>

<operation id="585" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="16">
<![CDATA[
:131  %tmp_V_269 = sext i16 %inputBuf_V_load_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_269"/></StgValue>
</operation>

<operation id="586" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:132  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_269)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_200_19 = or i32 %tmp_110, 20

]]></Node>
<StgValue><ssdm name="tmp_200_19"/></StgValue>
</operation>

<operation id="588" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="32">
<![CDATA[
:134  %tmp_201_19 = zext i32 %tmp_200_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_19"/></StgValue>
</operation>

<operation id="589" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %inputBuf_V_addr_57 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_19

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_57"/></StgValue>
</operation>

<operation id="590" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="14">
<![CDATA[
:136  %inputBuf_V_load_20 = load i16* %inputBuf_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_20"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="591" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:72  %tmp_V_242 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_242"/></StgValue>
</operation>

<operation id="592" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:73  %tmp_220 = trunc i32 %tmp_V_242 to i16

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="593" st_id="39" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:74  store i16 %tmp_220, i16* %inElem_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="39" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:24  store i16 2, i16* %inElem_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:114  %tmp_191_21 = or i32 %tmp_228, 22

]]></Node>
<StgValue><ssdm name="tmp_191_21"/></StgValue>
</operation>

<operation id="596" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:115  %tmp_192_21 = zext i32 %tmp_191_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_21"/></StgValue>
</operation>

<operation id="597" st_id="39" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:116  %inElem_V_load_24 = load i16* %inElem_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_24"/></StgValue>
</operation>

<operation id="598" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:117  %inputBuf_V_addr_27 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_21

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_27"/></StgValue>
</operation>

<operation id="599" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:118  store i16 %inElem_V_load_24, i16* %inputBuf_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="39" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:121  %inElem_V_load_25 = load i16* %inElem_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_25"/></StgValue>
</operation>

<operation id="601" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="14">
<![CDATA[
:136  %inputBuf_V_load_20 = load i16* %inputBuf_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_20"/></StgValue>
</operation>

<operation id="602" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="16">
<![CDATA[
:137  %tmp_V_270 = sext i16 %inputBuf_V_load_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_270"/></StgValue>
</operation>

<operation id="603" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:138  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_270)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139  %tmp_200_20 = or i32 %tmp_110, 21

]]></Node>
<StgValue><ssdm name="tmp_200_20"/></StgValue>
</operation>

<operation id="605" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="32">
<![CDATA[
:140  %tmp_201_20 = zext i32 %tmp_200_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_20"/></StgValue>
</operation>

<operation id="606" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %inputBuf_V_addr_58 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_20

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_58"/></StgValue>
</operation>

<operation id="607" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="14">
<![CDATA[
:142  %inputBuf_V_load_21 = load i16* %inputBuf_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_21"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="608" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:75  %tmp_V_243 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_243"/></StgValue>
</operation>

<operation id="609" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:76  %tmp_221 = trunc i32 %tmp_V_243 to i16

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="610" st_id="40" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:77  store i16 %tmp_221, i16* %inElem_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="40" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:25  store i16 2, i16* %inElem_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:119  %tmp_191_22 = or i32 %tmp_228, 23

]]></Node>
<StgValue><ssdm name="tmp_191_22"/></StgValue>
</operation>

<operation id="613" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:120  %tmp_192_22 = zext i32 %tmp_191_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_22"/></StgValue>
</operation>

<operation id="614" st_id="40" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:121  %inElem_V_load_25 = load i16* %inElem_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_25"/></StgValue>
</operation>

<operation id="615" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:122  %inputBuf_V_addr_28 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_22

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_28"/></StgValue>
</operation>

<operation id="616" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:123  store i16 %inElem_V_load_25, i16* %inputBuf_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="40" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:126  %inElem_V_load_26 = load i16* %inElem_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_26"/></StgValue>
</operation>

<operation id="618" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="14">
<![CDATA[
:142  %inputBuf_V_load_21 = load i16* %inputBuf_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_21"/></StgValue>
</operation>

<operation id="619" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="16">
<![CDATA[
:143  %tmp_V_271 = sext i16 %inputBuf_V_load_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_271"/></StgValue>
</operation>

<operation id="620" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:144  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_271)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:145  %tmp_200_21 = or i32 %tmp_110, 22

]]></Node>
<StgValue><ssdm name="tmp_200_21"/></StgValue>
</operation>

<operation id="622" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="32">
<![CDATA[
:146  %tmp_201_21 = zext i32 %tmp_200_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_21"/></StgValue>
</operation>

<operation id="623" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %inputBuf_V_addr_59 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_21

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_59"/></StgValue>
</operation>

<operation id="624" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="14">
<![CDATA[
:148  %inputBuf_V_load_22 = load i16* %inputBuf_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_22"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="625" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:78  %tmp_V_244 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_244"/></StgValue>
</operation>

<operation id="626" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:79  %tmp_222 = trunc i32 %tmp_V_244 to i16

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="627" st_id="41" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:80  store i16 %tmp_222, i16* %inElem_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="41" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:26  store i16 2, i16* %inElem_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:124  %tmp_191_23 = or i32 %tmp_228, 24

]]></Node>
<StgValue><ssdm name="tmp_191_23"/></StgValue>
</operation>

<operation id="630" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:125  %tmp_192_23 = zext i32 %tmp_191_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_23"/></StgValue>
</operation>

<operation id="631" st_id="41" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:126  %inElem_V_load_26 = load i16* %inElem_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_26"/></StgValue>
</operation>

<operation id="632" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:127  %inputBuf_V_addr_29 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_23

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_29"/></StgValue>
</operation>

<operation id="633" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:128  store i16 %inElem_V_load_26, i16* %inputBuf_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="41" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:131  %inElem_V_load_27 = load i16* %inElem_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_27"/></StgValue>
</operation>

<operation id="635" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="14">
<![CDATA[
:148  %inputBuf_V_load_22 = load i16* %inputBuf_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_22"/></StgValue>
</operation>

<operation id="636" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="16">
<![CDATA[
:149  %tmp_V_272 = sext i16 %inputBuf_V_load_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_272"/></StgValue>
</operation>

<operation id="637" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:150  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_272)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %tmp_200_22 = or i32 %tmp_110, 23

]]></Node>
<StgValue><ssdm name="tmp_200_22"/></StgValue>
</operation>

<operation id="639" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="32">
<![CDATA[
:152  %tmp_201_22 = zext i32 %tmp_200_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_22"/></StgValue>
</operation>

<operation id="640" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %inputBuf_V_addr_60 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_22

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_60"/></StgValue>
</operation>

<operation id="641" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="14">
<![CDATA[
:154  %inputBuf_V_load_23 = load i16* %inputBuf_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_23"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="642" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:81  %tmp_V_245 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_245"/></StgValue>
</operation>

<operation id="643" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:82  %tmp_223 = trunc i32 %tmp_V_245 to i16

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="644" st_id="42" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:83  store i16 %tmp_223, i16* %inElem_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="42" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:27  store i16 2, i16* %inElem_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:129  %tmp_191_24 = or i32 %tmp_228, 25

]]></Node>
<StgValue><ssdm name="tmp_191_24"/></StgValue>
</operation>

<operation id="647" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:130  %tmp_192_24 = zext i32 %tmp_191_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_24"/></StgValue>
</operation>

<operation id="648" st_id="42" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:131  %inElem_V_load_27 = load i16* %inElem_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_27"/></StgValue>
</operation>

<operation id="649" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:132  %inputBuf_V_addr_30 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_24

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_30"/></StgValue>
</operation>

<operation id="650" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:133  store i16 %inElem_V_load_27, i16* %inputBuf_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="42" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:136  %inElem_V_load_28 = load i16* %inElem_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_28"/></StgValue>
</operation>

<operation id="652" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="14">
<![CDATA[
:154  %inputBuf_V_load_23 = load i16* %inputBuf_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_23"/></StgValue>
</operation>

<operation id="653" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="16">
<![CDATA[
:155  %tmp_V_273 = sext i16 %inputBuf_V_load_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_273"/></StgValue>
</operation>

<operation id="654" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:156  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_273)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157  %tmp_200_23 = or i32 %tmp_110, 24

]]></Node>
<StgValue><ssdm name="tmp_200_23"/></StgValue>
</operation>

<operation id="656" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="32">
<![CDATA[
:158  %tmp_201_23 = zext i32 %tmp_200_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_23"/></StgValue>
</operation>

<operation id="657" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %inputBuf_V_addr_61 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_23

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_61"/></StgValue>
</operation>

<operation id="658" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="14">
<![CDATA[
:160  %inputBuf_V_load_24 = load i16* %inputBuf_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_24"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="659" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:84  %tmp_V_246 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_246"/></StgValue>
</operation>

<operation id="660" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:85  %tmp_224 = trunc i32 %tmp_V_246 to i16

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="661" st_id="43" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:86  store i16 %tmp_224, i16* %inElem_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="43" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:28  store i16 2, i16* %inElem_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:134  %tmp_191_25 = or i32 %tmp_228, 26

]]></Node>
<StgValue><ssdm name="tmp_191_25"/></StgValue>
</operation>

<operation id="664" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:135  %tmp_192_25 = zext i32 %tmp_191_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_25"/></StgValue>
</operation>

<operation id="665" st_id="43" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:136  %inElem_V_load_28 = load i16* %inElem_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_28"/></StgValue>
</operation>

<operation id="666" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:137  %inputBuf_V_addr_31 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_25

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_31"/></StgValue>
</operation>

<operation id="667" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:138  store i16 %inElem_V_load_28, i16* %inputBuf_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="43" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:141  %inElem_V_load_29 = load i16* %inElem_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_29"/></StgValue>
</operation>

<operation id="669" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="14">
<![CDATA[
:160  %inputBuf_V_load_24 = load i16* %inputBuf_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_24"/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="16">
<![CDATA[
:161  %tmp_V_274 = sext i16 %inputBuf_V_load_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_274"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:162  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_274)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %tmp_200_24 = or i32 %tmp_110, 25

]]></Node>
<StgValue><ssdm name="tmp_200_24"/></StgValue>
</operation>

<operation id="673" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="32">
<![CDATA[
:164  %tmp_201_24 = zext i32 %tmp_200_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_24"/></StgValue>
</operation>

<operation id="674" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %inputBuf_V_addr_62 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_24

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_62"/></StgValue>
</operation>

<operation id="675" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="14">
<![CDATA[
:166  %inputBuf_V_load_25 = load i16* %inputBuf_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_25"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="676" st_id="44" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:87  %tmp_V_247 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_247"/></StgValue>
</operation>

<operation id="677" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:88  %tmp_225 = trunc i32 %tmp_V_247 to i16

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="678" st_id="44" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:89  store i16 %tmp_225, i16* %inElem_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="44" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:29  store i16 2, i16* %inElem_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:139  %tmp_191_26 = or i32 %tmp_228, 27

]]></Node>
<StgValue><ssdm name="tmp_191_26"/></StgValue>
</operation>

<operation id="681" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:140  %tmp_192_26 = zext i32 %tmp_191_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_26"/></StgValue>
</operation>

<operation id="682" st_id="44" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:141  %inElem_V_load_29 = load i16* %inElem_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_29"/></StgValue>
</operation>

<operation id="683" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:142  %inputBuf_V_addr_32 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_26

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_32"/></StgValue>
</operation>

<operation id="684" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:143  store i16 %inElem_V_load_29, i16* %inputBuf_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="44" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:146  %inElem_V_load_30 = load i16* %inElem_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_30"/></StgValue>
</operation>

<operation id="686" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="14">
<![CDATA[
:166  %inputBuf_V_load_25 = load i16* %inputBuf_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_25"/></StgValue>
</operation>

<operation id="687" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="16">
<![CDATA[
:167  %tmp_V_275 = sext i16 %inputBuf_V_load_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_275"/></StgValue>
</operation>

<operation id="688" st_id="44" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:168  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_275)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:169  %tmp_200_25 = or i32 %tmp_110, 26

]]></Node>
<StgValue><ssdm name="tmp_200_25"/></StgValue>
</operation>

<operation id="690" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="32">
<![CDATA[
:170  %tmp_201_25 = zext i32 %tmp_200_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_25"/></StgValue>
</operation>

<operation id="691" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %inputBuf_V_addr_63 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_25

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_63"/></StgValue>
</operation>

<operation id="692" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="14">
<![CDATA[
:172  %inputBuf_V_load_26 = load i16* %inputBuf_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_26"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="693" st_id="45" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:90  %tmp_V_248 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_248"/></StgValue>
</operation>

<operation id="694" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:91  %tmp_226 = trunc i32 %tmp_V_248 to i16

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="695" st_id="45" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:92  store i16 %tmp_226, i16* %inElem_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="45" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:30  store i16 2, i16* %inElem_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.preheader218.0:31  br label %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:1  %inp_j_load = load i32* %inp_j

]]></Node>
<StgValue><ssdm name="inp_j_load"/></StgValue>
</operation>

<operation id="699" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:2  %inp_i_load = load i32* %inp_i

]]></Node>
<StgValue><ssdm name="inp_i_load"/></StgValue>
</operation>

<operation id="700" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:144  %tmp_191_27 = or i32 %tmp_228, 28

]]></Node>
<StgValue><ssdm name="tmp_191_27"/></StgValue>
</operation>

<operation id="701" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:145  %tmp_192_27 = zext i32 %tmp_191_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_27"/></StgValue>
</operation>

<operation id="702" st_id="45" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:146  %inElem_V_load_30 = load i16* %inElem_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_30"/></StgValue>
</operation>

<operation id="703" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:147  %inputBuf_V_addr_33 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_27

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_33"/></StgValue>
</operation>

<operation id="704" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:148  store i16 %inElem_V_load_30, i16* %inputBuf_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="45" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:151  %inElem_V_load_31 = load i16* %inElem_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_31"/></StgValue>
</operation>

<operation id="706" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:164  %inp_j_3 = add nsw i32 1, %inp_j_load

]]></Node>
<StgValue><ssdm name="inp_j_3"/></StgValue>
</operation>

<operation id="707" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:165  %tmp_107 = icmp eq i32 %inp_j_3, 10

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="708" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:166  %inp_i_3 = add nsw i32 1, %inp_i_load

]]></Node>
<StgValue><ssdm name="inp_i_3"/></StgValue>
</operation>

<operation id="709" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:167  %tmp_108 = icmp eq i32 %inp_i_3, 10

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="710" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:168  %p_s = select i1 %tmp_108, i32 -2, i32 %inp_i_3

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="711" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:169  %inp_i_2 = select i1 %tmp_107, i32 %p_s, i32 %inp_i_load

]]></Node>
<StgValue><ssdm name="inp_i_2"/></StgValue>
</operation>

<operation id="712" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:170  %inp_j_1 = select i1 %tmp_107, i32 -2, i32 %inp_j_3

]]></Node>
<StgValue><ssdm name="inp_j_1"/></StgValue>
</operation>

<operation id="713" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:172  store i32 %inp_i_2, i32* %inp_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:173  store i32 %inp_j_1, i32* %inp_j

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="14">
<![CDATA[
:172  %inputBuf_V_load_26 = load i16* %inputBuf_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_26"/></StgValue>
</operation>

<operation id="716" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="16">
<![CDATA[
:173  %tmp_V_276 = sext i16 %inputBuf_V_load_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_276"/></StgValue>
</operation>

<operation id="717" st_id="45" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:174  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_276)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp_200_26 = or i32 %tmp_110, 27

]]></Node>
<StgValue><ssdm name="tmp_200_26"/></StgValue>
</operation>

<operation id="719" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="32">
<![CDATA[
:176  %tmp_201_26 = zext i32 %tmp_200_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_26"/></StgValue>
</operation>

<operation id="720" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %inputBuf_V_addr_64 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_26

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_64"/></StgValue>
</operation>

<operation id="721" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="14">
<![CDATA[
:178  %inputBuf_V_load_27 = load i16* %inputBuf_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_27"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="722" st_id="46" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:93  %tmp_V_249 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_249"/></StgValue>
</operation>

<operation id="723" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:94  %tmp_227 = trunc i32 %tmp_V_249 to i16

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="724" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:95  br label %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:0  %storemerge = phi i16 [ %tmp_227, %.preheader.0 ], [ 2, %.preheader218.0 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="726" st_id="46" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:3  store i16 %storemerge, i16* %inElem_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:149  %tmp_191_28 = or i32 %tmp_228, 29

]]></Node>
<StgValue><ssdm name="tmp_191_28"/></StgValue>
</operation>

<operation id="728" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:150  %tmp_192_28 = zext i32 %tmp_191_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_28"/></StgValue>
</operation>

<operation id="729" st_id="46" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:151  %inElem_V_load_31 = load i16* %inElem_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_31"/></StgValue>
</operation>

<operation id="730" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:152  %inputBuf_V_addr_34 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_28

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_34"/></StgValue>
</operation>

<operation id="731" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:153  store i16 %inElem_V_load_31, i16* %inputBuf_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="46" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:156  %inElem_V_load_32 = load i16* %inElem_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_32"/></StgValue>
</operation>

<operation id="733" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="14">
<![CDATA[
:178  %inputBuf_V_load_27 = load i16* %inputBuf_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_27"/></StgValue>
</operation>

<operation id="734" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="16">
<![CDATA[
:179  %tmp_V_277 = sext i16 %inputBuf_V_load_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_277"/></StgValue>
</operation>

<operation id="735" st_id="46" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:180  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_277)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:181  %tmp_200_27 = or i32 %tmp_110, 28

]]></Node>
<StgValue><ssdm name="tmp_200_27"/></StgValue>
</operation>

<operation id="737" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="32">
<![CDATA[
:182  %tmp_201_27 = zext i32 %tmp_200_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_27"/></StgValue>
</operation>

<operation id="738" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %inputBuf_V_addr_65 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_27

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_65"/></StgValue>
</operation>

<operation id="739" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="14">
<![CDATA[
:184  %inputBuf_V_load_28 = load i16* %inputBuf_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_28"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="740" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:154  %tmp_191_29 = or i32 %tmp_228, 30

]]></Node>
<StgValue><ssdm name="tmp_191_29"/></StgValue>
</operation>

<operation id="741" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:155  %tmp_192_29 = zext i32 %tmp_191_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_29"/></StgValue>
</operation>

<operation id="742" st_id="47" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:156  %inElem_V_load_32 = load i16* %inElem_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_32"/></StgValue>
</operation>

<operation id="743" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:157  %inputBuf_V_addr_35 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_29

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_35"/></StgValue>
</operation>

<operation id="744" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:158  store i16 %inElem_V_load_32, i16* %inputBuf_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="14">
<![CDATA[
:184  %inputBuf_V_load_28 = load i16* %inputBuf_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_28"/></StgValue>
</operation>

<operation id="746" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="16">
<![CDATA[
:185  %tmp_V_278 = sext i16 %inputBuf_V_load_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_278"/></StgValue>
</operation>

<operation id="747" st_id="47" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:186  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_278)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %tmp_200_28 = or i32 %tmp_110, 29

]]></Node>
<StgValue><ssdm name="tmp_200_28"/></StgValue>
</operation>

<operation id="749" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="32">
<![CDATA[
:188  %tmp_201_28 = zext i32 %tmp_200_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_28"/></StgValue>
</operation>

<operation id="750" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %inputBuf_V_addr_66 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_28

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_66"/></StgValue>
</operation>

<operation id="751" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="14">
<![CDATA[
:190  %inputBuf_V_load_29 = load i16* %inputBuf_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_29"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="752" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:159  %tmp_191_30 = or i32 %tmp_228, 31

]]></Node>
<StgValue><ssdm name="tmp_191_30"/></StgValue>
</operation>

<operation id="753" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:160  %tmp_192_30 = zext i32 %tmp_191_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_30"/></StgValue>
</operation>

<operation id="754" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:161  %inputBuf_V_addr_36 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_30

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_36"/></StgValue>
</operation>

<operation id="755" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:162  store i16 %storemerge, i16* %inputBuf_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:171  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str42, i32 %tmp_69)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="757" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="14">
<![CDATA[
:190  %inputBuf_V_load_29 = load i16* %inputBuf_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_29"/></StgValue>
</operation>

<operation id="758" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="16">
<![CDATA[
:191  %tmp_V_279 = sext i16 %inputBuf_V_load_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_279"/></StgValue>
</operation>

<operation id="759" st_id="48" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:192  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_279)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:193  %tmp_200_29 = or i32 %tmp_110, 30

]]></Node>
<StgValue><ssdm name="tmp_200_29"/></StgValue>
</operation>

<operation id="761" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="32">
<![CDATA[
:194  %tmp_201_29 = zext i32 %tmp_200_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_29"/></StgValue>
</operation>

<operation id="762" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %inputBuf_V_addr_67 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_29

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_67"/></StgValue>
</operation>

<operation id="763" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="14">
<![CDATA[
:196  %inputBuf_V_load_30 = load i16* %inputBuf_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_30"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="764" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="14">
<![CDATA[
:196  %inputBuf_V_load_30 = load i16* %inputBuf_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_30"/></StgValue>
</operation>

<operation id="765" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="16">
<![CDATA[
:197  %tmp_V_280 = sext i16 %inputBuf_V_load_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_280"/></StgValue>
</operation>

<operation id="766" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:198  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_280)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %tmp_200_30 = or i32 %tmp_110, 31

]]></Node>
<StgValue><ssdm name="tmp_200_30"/></StgValue>
</operation>

<operation id="768" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="32">
<![CDATA[
:200  %tmp_201_30 = zext i32 %tmp_200_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_30"/></StgValue>
</operation>

<operation id="769" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201  %inputBuf_V_addr_68 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_30

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_68"/></StgValue>
</operation>

<operation id="770" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="14">
<![CDATA[
:202  %inputBuf_V_load_31 = load i16* %inputBuf_V_addr_68, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_31"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="771" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="14">
<![CDATA[
:202  %inputBuf_V_load_31 = load i16* %inputBuf_V_addr_68, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_31"/></StgValue>
</operation>

<operation id="772" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="16">
<![CDATA[
:203  %tmp_V_281 = sext i16 %inputBuf_V_load_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_281"/></StgValue>
</operation>

<operation id="773" st_id="50" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:204  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_281)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="774" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_65)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="775" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
