digraph G {	
rankdir=LR;	
ranksep=.25;
	0 [label=< MODULE<br/>or1200_sprs>];
	1 [label=< VAR_DECLARE_LIST>];
	0 -> 1;
	2 [label=< input clk>];
	1 -> 2;
	3 [label=< input rst>];
	1 -> 3;
	4 [label=< input addrbase>];
	1 -> 4;
	5 [label=<RANGE_REF>];
	4 -> 5;
	6 [label=< MIN>];
	5 -> 6;
	7 [label=< 00000020<br/>00000000000000000000000000100000>];
	6 -> 7;
	8 [label=< 00000001<br/>00000000000000000000000000000001>];
	6 -> 8;
	9 [label=< 00000000<br/>00000000000000000000000000000000>];
	5 -> 9;
	10 [label=< input addrofs>];
	1 -> 10;
	11 [label=<RANGE_REF>];
	10 -> 11;
	12 [label=< 0000000f<br/>00000000000000000000000000001111>];
	11 -> 12;
	13 [label=< 00000000<br/>00000000000000000000000000000000>];
	11 -> 13;
	14 [label=< input dat_i>];
	1 -> 14;
	15 [label=<RANGE_REF>];
	14 -> 15;
	16 [label=< MIN>];
	15 -> 16;
	17 [label=< 00000020<br/>00000000000000000000000000100000>];
	16 -> 17;
	18 [label=< 00000001<br/>00000000000000000000000000000001>];
	16 -> 18;
	19 [label=< 00000000<br/>00000000000000000000000000000000>];
	15 -> 19;
	20 [label=< input alu_op>];
	1 -> 20;
	21 [label=<RANGE_REF>];
	20 -> 21;
	22 [label=< MIN>];
	21 -> 22;
	23 [label=< 00000004<br/>00000000000000000000000000000100>];
	22 -> 23;
	24 [label=< 00000001<br/>00000000000000000000000000000001>];
	22 -> 24;
	25 [label=< 00000000<br/>00000000000000000000000000000000>];
	21 -> 25;
	26 [label=< input flagforw>];
	1 -> 26;
	27 [label=< input flag_we>];
	1 -> 27;
	28 [label=< output flag>];
	1 -> 28;
	29 [label=< input cyforw>];
	1 -> 29;
	30 [label=< input cy_we>];
	1 -> 30;
	31 [label=< output carry>];
	1 -> 31;
	32 [label=< output to_wbmux>];
	1 -> 32;
	33 [label=<RANGE_REF>];
	32 -> 33;
	34 [label=< MIN>];
	33 -> 34;
	35 [label=< 00000020<br/>00000000000000000000000000100000>];
	34 -> 35;
	36 [label=< 00000001<br/>00000000000000000000000000000001>];
	34 -> 36;
	37 [label=< 00000000<br/>00000000000000000000000000000000>];
	33 -> 37;
	38 [label=< input du_addr>];
	1 -> 38;
	39 [label=<RANGE_REF>];
	38 -> 39;
	40 [label=< MIN>];
	39 -> 40;
	41 [label=< 00000020<br/>00000000000000000000000000100000>];
	40 -> 41;
	42 [label=< 00000001<br/>00000000000000000000000000000001>];
	40 -> 42;
	43 [label=< 00000000<br/>00000000000000000000000000000000>];
	39 -> 43;
	44 [label=< input du_dat_du>];
	1 -> 44;
	45 [label=<RANGE_REF>];
	44 -> 45;
	46 [label=< MIN>];
	45 -> 46;
	47 [label=< 00000020<br/>00000000000000000000000000100000>];
	46 -> 47;
	48 [label=< 00000001<br/>00000000000000000000000000000001>];
	46 -> 48;
	49 [label=< 00000000<br/>00000000000000000000000000000000>];
	45 -> 49;
	50 [label=< input du_read>];
	1 -> 50;
	51 [label=< input du_write>];
	1 -> 51;
	52 [label=< output du_dat_cpu>];
	1 -> 52;
	53 [label=<RANGE_REF>];
	52 -> 53;
	54 [label=< MIN>];
	53 -> 54;
	55 [label=< 00000020<br/>00000000000000000000000000100000>];
	54 -> 55;
	56 [label=< 00000001<br/>00000000000000000000000000000001>];
	54 -> 56;
	57 [label=< 00000000<br/>00000000000000000000000000000000>];
	53 -> 57;
	58 [label=< output spr_addr>];
	1 -> 58;
	59 [label=<RANGE_REF>];
	58 -> 59;
	60 [label=< 0000001f<br/>00000000000000000000000000011111>];
	59 -> 60;
	61 [label=< 00000000<br/>00000000000000000000000000000000>];
	59 -> 61;
	62 [label=< input spr_dat_pic>];
	1 -> 62;
	63 [label=<RANGE_REF>];
	62 -> 63;
	64 [label=< 0000001f<br/>00000000000000000000000000011111>];
	63 -> 64;
	65 [label=< 00000000<br/>00000000000000000000000000000000>];
	63 -> 65;
	66 [label=< input spr_dat_tt>];
	1 -> 66;
	67 [label=<RANGE_REF>];
	66 -> 67;
	68 [label=< 0000001f<br/>00000000000000000000000000011111>];
	67 -> 68;
	69 [label=< 00000000<br/>00000000000000000000000000000000>];
	67 -> 69;
	70 [label=< input spr_dat_pm>];
	1 -> 70;
	71 [label=<RANGE_REF>];
	70 -> 71;
	72 [label=< 0000001f<br/>00000000000000000000000000011111>];
	71 -> 72;
	73 [label=< 00000000<br/>00000000000000000000000000000000>];
	71 -> 73;
	74 [label=< input spr_dat_cfgr>];
	1 -> 74;
	75 [label=<RANGE_REF>];
	74 -> 75;
	76 [label=< 0000001f<br/>00000000000000000000000000011111>];
	75 -> 76;
	77 [label=< 00000000<br/>00000000000000000000000000000000>];
	75 -> 77;
	78 [label=< input spr_dat_rf>];
	1 -> 78;
	79 [label=<RANGE_REF>];
	78 -> 79;
	80 [label=< 0000001f<br/>00000000000000000000000000011111>];
	79 -> 80;
	81 [label=< 00000000<br/>00000000000000000000000000000000>];
	79 -> 81;
	82 [label=< input spr_dat_npc>];
	1 -> 82;
	83 [label=<RANGE_REF>];
	82 -> 83;
	84 [label=< 0000001f<br/>00000000000000000000000000011111>];
	83 -> 84;
	85 [label=< 00000000<br/>00000000000000000000000000000000>];
	83 -> 85;
	86 [label=< input spr_dat_ppc>];
	1 -> 86;
	87 [label=<RANGE_REF>];
	86 -> 87;
	88 [label=< 0000001f<br/>00000000000000000000000000011111>];
	87 -> 88;
	89 [label=< 00000000<br/>00000000000000000000000000000000>];
	87 -> 89;
	90 [label=< input spr_dat_mac>];
	1 -> 90;
	91 [label=<RANGE_REF>];
	90 -> 91;
	92 [label=< 0000001f<br/>00000000000000000000000000011111>];
	91 -> 92;
	93 [label=< 00000000<br/>00000000000000000000000000000000>];
	91 -> 93;
	94 [label=< input spr_dat_dmmu>];
	1 -> 94;
	95 [label=<RANGE_REF>];
	94 -> 95;
	96 [label=< 0000001f<br/>00000000000000000000000000011111>];
	95 -> 96;
	97 [label=< 00000000<br/>00000000000000000000000000000000>];
	95 -> 97;
	98 [label=< input spr_dat_immu>];
	1 -> 98;
	99 [label=<RANGE_REF>];
	98 -> 99;
	100 [label=< 0000001f<br/>00000000000000000000000000011111>];
	99 -> 100;
	101 [label=< 00000000<br/>00000000000000000000000000000000>];
	99 -> 101;
	102 [label=< input spr_dat_du>];
	1 -> 102;
	103 [label=<RANGE_REF>];
	102 -> 103;
	104 [label=< 0000001f<br/>00000000000000000000000000011111>];
	103 -> 104;
	105 [label=< 00000000<br/>00000000000000000000000000000000>];
	103 -> 105;
	106 [label=< output spr_dat_o>];
	1 -> 106;
	107 [label=<RANGE_REF>];
	106 -> 107;
	108 [label=< 0000001f<br/>00000000000000000000000000011111>];
	107 -> 108;
	109 [label=< 00000000<br/>00000000000000000000000000000000>];
	107 -> 109;
	110 [label=< output spr_cs>];
	1 -> 110;
	111 [label=<RANGE_REF>];
	110 -> 111;
	112 [label=< 0000001f<br/>00000000000000000000000000011111>];
	111 -> 112;
	113 [label=< 00000000<br/>00000000000000000000000000000000>];
	111 -> 113;
	114 [label=< output spr_we>];
	1 -> 114;
	115 [label=< output epcr_we>];
	1 -> 115;
	116 [label=< output eear_we>];
	1 -> 116;
	117 [label=< output esr_we>];
	1 -> 117;
	118 [label=< output pc_we>];
	1 -> 118;
	119 [label=< input epcr>];
	1 -> 119;
	120 [label=<RANGE_REF>];
	119 -> 120;
	121 [label=< MIN>];
	120 -> 121;
	122 [label=< 00000020<br/>00000000000000000000000000100000>];
	121 -> 122;
	123 [label=< 00000001<br/>00000000000000000000000000000001>];
	121 -> 123;
	124 [label=< 00000000<br/>00000000000000000000000000000000>];
	120 -> 124;
	125 [label=< input eear>];
	1 -> 125;
	126 [label=<RANGE_REF>];
	125 -> 126;
	127 [label=< MIN>];
	126 -> 127;
	128 [label=< 00000020<br/>00000000000000000000000000100000>];
	127 -> 128;
	129 [label=< 00000001<br/>00000000000000000000000000000001>];
	127 -> 129;
	130 [label=< 00000000<br/>00000000000000000000000000000000>];
	126 -> 130;
	131 [label=< input esr>];
	1 -> 131;
	132 [label=<RANGE_REF>];
	131 -> 132;
	133 [label=< MIN>];
	132 -> 133;
	134 [label=< 00000010<br/>00000000000000000000000000010000>];
	133 -> 134;
	135 [label=< 00000001<br/>00000000000000000000000000000001>];
	133 -> 135;
	136 [label=< 00000000<br/>00000000000000000000000000000000>];
	132 -> 136;
	137 [label=< input except_started>];
	1 -> 137;
	138 [label=< output sr_we>];
	1 -> 138;
	139 [label=< output to_sr>];
	1 -> 139;
	140 [label=<RANGE_REF>];
	139 -> 140;
	141 [label=< MIN>];
	140 -> 141;
	142 [label=< 00000010<br/>00000000000000000000000000010000>];
	141 -> 142;
	143 [label=< 00000001<br/>00000000000000000000000000000001>];
	141 -> 143;
	144 [label=< 00000000<br/>00000000000000000000000000000000>];
	140 -> 144;
	145 [label=< output sr>];
	1 -> 145;
	146 [label=<RANGE_REF>];
	145 -> 146;
	147 [label=< MIN>];
	146 -> 147;
	148 [label=< 00000010<br/>00000000000000000000000000010000>];
	147 -> 148;
	149 [label=< 00000001<br/>00000000000000000000000000000001>];
	147 -> 149;
	150 [label=< 00000000<br/>00000000000000000000000000000000>];
	146 -> 150;
	151 [label=< input branch_op>];
	1 -> 151;
	152 [label=<RANGE_REF>];
	151 -> 152;
	153 [label=< MIN>];
	152 -> 153;
	154 [label=< 00000003<br/>00000000000000000000000000000011>];
	153 -> 154;
	155 [label=< 00000001<br/>00000000000000000000000000000001>];
	153 -> 155;
	156 [label=< 00000000<br/>00000000000000000000000000000000>];
	152 -> 156;
	157 [label=< MODULE_ITEMS>];
	0 -> 157;
	158 [label=< VAR_DECLARE_LIST>];
	157 -> 158;
	159 [label=< input clk>];
	158 -> 159;
	160 [label=< VAR_DECLARE_LIST>];
	157 -> 160;
	161 [label=< input rst>];
	160 -> 161;
	162 [label=< VAR_DECLARE_LIST>];
	157 -> 162;
	163 [label=< input flagforw>];
	162 -> 163;
	164 [label=< VAR_DECLARE_LIST>];
	157 -> 164;
	165 [label=< input flag_we>];
	164 -> 165;
	166 [label=< VAR_DECLARE_LIST>];
	157 -> 166;
	167 [label=< output flag>];
	166 -> 167;
	168 [label=< VAR_DECLARE_LIST>];
	157 -> 168;
	169 [label=< input cyforw>];
	168 -> 169;
	170 [label=< VAR_DECLARE_LIST>];
	157 -> 170;
	171 [label=< input cy_we>];
	170 -> 171;
	172 [label=< VAR_DECLARE_LIST>];
	157 -> 172;
	173 [label=< output carry>];
	172 -> 173;
	174 [label=< VAR_DECLARE_LIST>];
	157 -> 174;
	175 [label=< input addrbase>];
	174 -> 175;
	176 [label=<RANGE_REF>];
	175 -> 176;
	177 [label=< MIN>];
	176 -> 177;
	178 [label=< 00000020<br/>00000000000000000000000000100000>];
	177 -> 178;
	179 [label=< 00000001<br/>00000000000000000000000000000001>];
	177 -> 179;
	180 [label=< 00000000<br/>00000000000000000000000000000000>];
	176 -> 180;
	181 [label=< VAR_DECLARE_LIST>];
	157 -> 181;
	182 [label=< input addrofs>];
	181 -> 182;
	183 [label=<RANGE_REF>];
	182 -> 183;
	184 [label=< 0000000f<br/>00000000000000000000000000001111>];
	183 -> 184;
	185 [label=< 00000000<br/>00000000000000000000000000000000>];
	183 -> 185;
	186 [label=< VAR_DECLARE_LIST>];
	157 -> 186;
	187 [label=< input dat_i>];
	186 -> 187;
	188 [label=<RANGE_REF>];
	187 -> 188;
	189 [label=< MIN>];
	188 -> 189;
	190 [label=< 00000020<br/>00000000000000000000000000100000>];
	189 -> 190;
	191 [label=< 00000001<br/>00000000000000000000000000000001>];
	189 -> 191;
	192 [label=< 00000000<br/>00000000000000000000000000000000>];
	188 -> 192;
	193 [label=< VAR_DECLARE_LIST>];
	157 -> 193;
	194 [label=< input alu_op>];
	193 -> 194;
	195 [label=<RANGE_REF>];
	194 -> 195;
	196 [label=< MIN>];
	195 -> 196;
	197 [label=< 00000004<br/>00000000000000000000000000000100>];
	196 -> 197;
	198 [label=< 00000001<br/>00000000000000000000000000000001>];
	196 -> 198;
	199 [label=< 00000000<br/>00000000000000000000000000000000>];
	195 -> 199;
	200 [label=< VAR_DECLARE_LIST>];
	157 -> 200;
	201 [label=< input branch_op>];
	200 -> 201;
	202 [label=<RANGE_REF>];
	201 -> 202;
	203 [label=< MIN>];
	202 -> 203;
	204 [label=< 00000003<br/>00000000000000000000000000000011>];
	203 -> 204;
	205 [label=< 00000001<br/>00000000000000000000000000000001>];
	203 -> 205;
	206 [label=< 00000000<br/>00000000000000000000000000000000>];
	202 -> 206;
	207 [label=< VAR_DECLARE_LIST>];
	157 -> 207;
	208 [label=< input epcr>];
	207 -> 208;
	209 [label=<RANGE_REF>];
	208 -> 209;
	210 [label=< MIN>];
	209 -> 210;
	211 [label=< 00000020<br/>00000000000000000000000000100000>];
	210 -> 211;
	212 [label=< 00000001<br/>00000000000000000000000000000001>];
	210 -> 212;
	213 [label=< 00000000<br/>00000000000000000000000000000000>];
	209 -> 213;
	214 [label=< VAR_DECLARE_LIST>];
	157 -> 214;
	215 [label=< input eear>];
	214 -> 215;
	216 [label=<RANGE_REF>];
	215 -> 216;
	217 [label=< MIN>];
	216 -> 217;
	218 [label=< 00000020<br/>00000000000000000000000000100000>];
	217 -> 218;
	219 [label=< 00000001<br/>00000000000000000000000000000001>];
	217 -> 219;
	220 [label=< 00000000<br/>00000000000000000000000000000000>];
	216 -> 220;
	221 [label=< VAR_DECLARE_LIST>];
	157 -> 221;
	222 [label=< input esr>];
	221 -> 222;
	223 [label=<RANGE_REF>];
	222 -> 223;
	224 [label=< MIN>];
	223 -> 224;
	225 [label=< 00000010<br/>00000000000000000000000000010000>];
	224 -> 225;
	226 [label=< 00000001<br/>00000000000000000000000000000001>];
	224 -> 226;
	227 [label=< 00000000<br/>00000000000000000000000000000000>];
	223 -> 227;
	228 [label=< VAR_DECLARE_LIST>];
	157 -> 228;
	229 [label=< input except_started>];
	228 -> 229;
	230 [label=< VAR_DECLARE_LIST>];
	157 -> 230;
	231 [label=< output to_wbmux>];
	230 -> 231;
	232 [label=<RANGE_REF>];
	231 -> 232;
	233 [label=< MIN>];
	232 -> 233;
	234 [label=< 00000020<br/>00000000000000000000000000100000>];
	233 -> 234;
	235 [label=< 00000001<br/>00000000000000000000000000000001>];
	233 -> 235;
	236 [label=< 00000000<br/>00000000000000000000000000000000>];
	232 -> 236;
	237 [label=< VAR_DECLARE_LIST>];
	157 -> 237;
	238 [label=< output epcr_we>];
	237 -> 238;
	239 [label=< VAR_DECLARE_LIST>];
	157 -> 239;
	240 [label=< output eear_we>];
	239 -> 240;
	241 [label=< VAR_DECLARE_LIST>];
	157 -> 241;
	242 [label=< output esr_we>];
	241 -> 242;
	243 [label=< VAR_DECLARE_LIST>];
	157 -> 243;
	244 [label=< output pc_we>];
	243 -> 244;
	245 [label=< VAR_DECLARE_LIST>];
	157 -> 245;
	246 [label=< output sr_we>];
	245 -> 246;
	247 [label=< VAR_DECLARE_LIST>];
	157 -> 247;
	248 [label=< output to_sr>];
	247 -> 248;
	249 [label=<RANGE_REF>];
	248 -> 249;
	250 [label=< MIN>];
	249 -> 250;
	251 [label=< 00000010<br/>00000000000000000000000000010000>];
	250 -> 251;
	252 [label=< 00000001<br/>00000000000000000000000000000001>];
	250 -> 252;
	253 [label=< 00000000<br/>00000000000000000000000000000000>];
	249 -> 253;
	254 [label=< VAR_DECLARE_LIST>];
	157 -> 254;
	255 [label=< output sr>];
	254 -> 255;
	256 [label=<RANGE_REF>];
	255 -> 256;
	257 [label=< MIN>];
	256 -> 257;
	258 [label=< 00000010<br/>00000000000000000000000000010000>];
	257 -> 258;
	259 [label=< 00000001<br/>00000000000000000000000000000001>];
	257 -> 259;
	260 [label=< 00000000<br/>00000000000000000000000000000000>];
	256 -> 260;
	261 [label=< VAR_DECLARE_LIST>];
	157 -> 261;
	262 [label=< input spr_dat_cfgr>];
	261 -> 262;
	263 [label=<RANGE_REF>];
	262 -> 263;
	264 [label=< 0000001f<br/>00000000000000000000000000011111>];
	263 -> 264;
	265 [label=< 00000000<br/>00000000000000000000000000000000>];
	263 -> 265;
	266 [label=< VAR_DECLARE_LIST>];
	157 -> 266;
	267 [label=< input spr_dat_rf>];
	266 -> 267;
	268 [label=<RANGE_REF>];
	267 -> 268;
	269 [label=< 0000001f<br/>00000000000000000000000000011111>];
	268 -> 269;
	270 [label=< 00000000<br/>00000000000000000000000000000000>];
	268 -> 270;
	271 [label=< VAR_DECLARE_LIST>];
	157 -> 271;
	272 [label=< input spr_dat_npc>];
	271 -> 272;
	273 [label=<RANGE_REF>];
	272 -> 273;
	274 [label=< 0000001f<br/>00000000000000000000000000011111>];
	273 -> 274;
	275 [label=< 00000000<br/>00000000000000000000000000000000>];
	273 -> 275;
	276 [label=< VAR_DECLARE_LIST>];
	157 -> 276;
	277 [label=< input spr_dat_ppc>];
	276 -> 277;
	278 [label=<RANGE_REF>];
	277 -> 278;
	279 [label=< 0000001f<br/>00000000000000000000000000011111>];
	278 -> 279;
	280 [label=< 00000000<br/>00000000000000000000000000000000>];
	278 -> 280;
	281 [label=< VAR_DECLARE_LIST>];
	157 -> 281;
	282 [label=< input spr_dat_mac>];
	281 -> 282;
	283 [label=<RANGE_REF>];
	282 -> 283;
	284 [label=< 0000001f<br/>00000000000000000000000000011111>];
	283 -> 284;
	285 [label=< 00000000<br/>00000000000000000000000000000000>];
	283 -> 285;
	286 [label=< VAR_DECLARE_LIST>];
	157 -> 286;
	287 [label=< input spr_dat_pic>];
	286 -> 287;
	288 [label=<RANGE_REF>];
	287 -> 288;
	289 [label=< 0000001f<br/>00000000000000000000000000011111>];
	288 -> 289;
	290 [label=< 00000000<br/>00000000000000000000000000000000>];
	288 -> 290;
	291 [label=< VAR_DECLARE_LIST>];
	157 -> 291;
	292 [label=< input spr_dat_tt>];
	291 -> 292;
	293 [label=<RANGE_REF>];
	292 -> 293;
	294 [label=< 0000001f<br/>00000000000000000000000000011111>];
	293 -> 294;
	295 [label=< 00000000<br/>00000000000000000000000000000000>];
	293 -> 295;
	296 [label=< VAR_DECLARE_LIST>];
	157 -> 296;
	297 [label=< input spr_dat_pm>];
	296 -> 297;
	298 [label=<RANGE_REF>];
	297 -> 298;
	299 [label=< 0000001f<br/>00000000000000000000000000011111>];
	298 -> 299;
	300 [label=< 00000000<br/>00000000000000000000000000000000>];
	298 -> 300;
	301 [label=< VAR_DECLARE_LIST>];
	157 -> 301;
	302 [label=< input spr_dat_dmmu>];
	301 -> 302;
	303 [label=<RANGE_REF>];
	302 -> 303;
	304 [label=< 0000001f<br/>00000000000000000000000000011111>];
	303 -> 304;
	305 [label=< 00000000<br/>00000000000000000000000000000000>];
	303 -> 305;
	306 [label=< VAR_DECLARE_LIST>];
	157 -> 306;
	307 [label=< input spr_dat_immu>];
	306 -> 307;
	308 [label=<RANGE_REF>];
	307 -> 308;
	309 [label=< 0000001f<br/>00000000000000000000000000011111>];
	308 -> 309;
	310 [label=< 00000000<br/>00000000000000000000000000000000>];
	308 -> 310;
	311 [label=< VAR_DECLARE_LIST>];
	157 -> 311;
	312 [label=< input spr_dat_du>];
	311 -> 312;
	313 [label=<RANGE_REF>];
	312 -> 313;
	314 [label=< 0000001f<br/>00000000000000000000000000011111>];
	313 -> 314;
	315 [label=< 00000000<br/>00000000000000000000000000000000>];
	313 -> 315;
	316 [label=< VAR_DECLARE_LIST>];
	157 -> 316;
	317 [label=< output spr_addr>];
	316 -> 317;
	318 [label=<RANGE_REF>];
	317 -> 318;
	319 [label=< 0000001f<br/>00000000000000000000000000011111>];
	318 -> 319;
	320 [label=< 00000000<br/>00000000000000000000000000000000>];
	318 -> 320;
	321 [label=< VAR_DECLARE_LIST>];
	157 -> 321;
	322 [label=< output spr_dat_o>];
	321 -> 322;
	323 [label=<RANGE_REF>];
	322 -> 323;
	324 [label=< 0000001f<br/>00000000000000000000000000011111>];
	323 -> 324;
	325 [label=< 00000000<br/>00000000000000000000000000000000>];
	323 -> 325;
	326 [label=< VAR_DECLARE_LIST>];
	157 -> 326;
	327 [label=< output spr_cs>];
	326 -> 327;
	328 [label=<RANGE_REF>];
	327 -> 328;
	329 [label=< 0000001f<br/>00000000000000000000000000011111>];
	328 -> 329;
	330 [label=< 00000000<br/>00000000000000000000000000000000>];
	328 -> 330;
	331 [label=< VAR_DECLARE_LIST>];
	157 -> 331;
	332 [label=< output spr_we>];
	331 -> 332;
	333 [label=< VAR_DECLARE_LIST>];
	157 -> 333;
	334 [label=< input du_addr>];
	333 -> 334;
	335 [label=<RANGE_REF>];
	334 -> 335;
	336 [label=< MIN>];
	335 -> 336;
	337 [label=< 00000020<br/>00000000000000000000000000100000>];
	336 -> 337;
	338 [label=< 00000001<br/>00000000000000000000000000000001>];
	336 -> 338;
	339 [label=< 00000000<br/>00000000000000000000000000000000>];
	335 -> 339;
	340 [label=< VAR_DECLARE_LIST>];
	157 -> 340;
	341 [label=< input du_dat_du>];
	340 -> 341;
	342 [label=<RANGE_REF>];
	341 -> 342;
	343 [label=< MIN>];
	342 -> 343;
	344 [label=< 00000020<br/>00000000000000000000000000100000>];
	343 -> 344;
	345 [label=< 00000001<br/>00000000000000000000000000000001>];
	343 -> 345;
	346 [label=< 00000000<br/>00000000000000000000000000000000>];
	342 -> 346;
	347 [label=< VAR_DECLARE_LIST>];
	157 -> 347;
	348 [label=< input du_read>];
	347 -> 348;
	349 [label=< VAR_DECLARE_LIST>];
	157 -> 349;
	350 [label=< input du_write>];
	349 -> 350;
	351 [label=< VAR_DECLARE_LIST>];
	157 -> 351;
	352 [label=< output du_dat_cpu>];
	351 -> 352;
	353 [label=<RANGE_REF>];
	352 -> 353;
	354 [label=< MIN>];
	353 -> 354;
	355 [label=< 00000020<br/>00000000000000000000000000100000>];
	354 -> 355;
	356 [label=< 00000001<br/>00000000000000000000000000000001>];
	354 -> 356;
	357 [label=< 00000000<br/>00000000000000000000000000000000>];
	353 -> 357;
	358 [label=< VAR_DECLARE_LIST>];
	157 -> 358;
	359 [label=< reg sr>];
	358 -> 359;
	360 [label=<RANGE_REF>];
	359 -> 360;
	361 [label=< MIN>];
	360 -> 361;
	362 [label=< 00000010<br/>00000000000000000000000000010000>];
	361 -> 362;
	363 [label=< 00000001<br/>00000000000000000000000000000001>];
	361 -> 363;
	364 [label=< 00000000<br/>00000000000000000000000000000000>];
	360 -> 364;
	365 [label=< VAR_DECLARE_LIST>];
	157 -> 365;
	366 [label=< reg write_spr>];
	365 -> 366;
	367 [label=< VAR_DECLARE_LIST>];
	157 -> 367;
	368 [label=< reg read_spr>];
	367 -> 368;
	369 [label=< VAR_DECLARE_LIST>];
	157 -> 369;
	370 [label=< reg to_wbmux>];
	369 -> 370;
	371 [label=<RANGE_REF>];
	370 -> 371;
	372 [label=< MIN>];
	371 -> 372;
	373 [label=< 00000020<br/>00000000000000000000000000100000>];
	372 -> 373;
	374 [label=< 00000001<br/>00000000000000000000000000000001>];
	372 -> 374;
	375 [label=< 00000000<br/>00000000000000000000000000000000>];
	371 -> 375;
	376 [label=< VAR_DECLARE_LIST>];
	157 -> 376;
	377 [label=< wire cfgr_sel>];
	376 -> 377;
	378 [label=< VAR_DECLARE_LIST>];
	157 -> 378;
	379 [label=< wire rf_sel>];
	378 -> 379;
	380 [label=< VAR_DECLARE_LIST>];
	157 -> 380;
	381 [label=< wire npc_sel>];
	380 -> 381;
	382 [label=< VAR_DECLARE_LIST>];
	157 -> 382;
	383 [label=< wire ppc_sel>];
	382 -> 383;
	384 [label=< VAR_DECLARE_LIST>];
	157 -> 384;
	385 [label=< wire sr_sel>];
	384 -> 385;
	386 [label=< VAR_DECLARE_LIST>];
	157 -> 386;
	387 [label=< wire epcr_sel>];
	386 -> 387;
	388 [label=< VAR_DECLARE_LIST>];
	157 -> 388;
	389 [label=< wire eear_sel>];
	388 -> 389;
	390 [label=< VAR_DECLARE_LIST>];
	157 -> 390;
	391 [label=< wire esr_sel>];
	390 -> 391;
	392 [label=< VAR_DECLARE_LIST>];
	157 -> 392;
	393 [label=< wire sys_data>];
	392 -> 393;
	394 [label=<RANGE_REF>];
	393 -> 394;
	395 [label=< 0000001f<br/>00000000000000000000000000011111>];
	394 -> 395;
	396 [label=< 00000000<br/>00000000000000000000000000000000>];
	394 -> 396;
	397 [label=< VAR_DECLARE_LIST>];
	157 -> 397;
	398 [label=< wire du_access>];
	397 -> 398;
	399 [label=< VAR_DECLARE_LIST>];
	157 -> 399;
	400 [label=< wire sprs_op>];
	399 -> 400;
	401 [label=<RANGE_REF>];
	400 -> 401;
	402 [label=< MIN>];
	401 -> 402;
	403 [label=< 00000004<br/>00000000000000000000000000000100>];
	402 -> 403;
	404 [label=< 00000001<br/>00000000000000000000000000000001>];
	402 -> 404;
	405 [label=< 00000000<br/>00000000000000000000000000000000>];
	401 -> 405;
	406 [label=< VAR_DECLARE_LIST>];
	157 -> 406;
	407 [label=< reg unqualified_cs>];
	406 -> 407;
	408 [label=<RANGE_REF>];
	407 -> 408;
	409 [label=< 0000001f<br/>00000000000000000000000000011111>];
	408 -> 409;
	410 [label=< 00000000<br/>00000000000000000000000000000000>];
	408 -> 410;
	411 [label=< ASSIGN>];
	157 -> 411;
	412 [label=< BLOCKING_STATEMENT>];
	411 -> 412;
	413 [label=< du_access>];
	412 -> 413;
	414 [label=< bOR>];
	412 -> 414;
	415 [label=< du_read>];
	414 -> 415;
	416 [label=< du_write>];
	414 -> 416;
	417 [label=< ASSIGN>];
	157 -> 417;
	418 [label=< BLOCKING_STATEMENT>];
	417 -> 418;
	419 [label=< sprs_op>];
	418 -> 419;
	420 [label=< TERNARY_OPERATION>];
	418 -> 420;
	421 [label=< du_write>];
	420 -> 421;
	422 [label=< e<br/>1110>];
	420 -> 422;
	423 [label=< TERNARY_OPERATION>];
	420 -> 423;
	424 [label=< du_read>];
	423 -> 424;
	425 [label=< f<br/>1111>];
	423 -> 425;
	426 [label=< alu_op>];
	423 -> 426;
	427 [label=< ASSIGN>];
	157 -> 427;
	428 [label=< BLOCKING_STATEMENT>];
	427 -> 428;
	429 [label=< spr_addr>];
	428 -> 429;
	430 [label=< TERNARY_OPERATION>];
	428 -> 430;
	431 [label=< du_access>];
	430 -> 431;
	432 [label=< du_addr>];
	430 -> 432;
	433 [label=< bOR>];
	430 -> 433;
	434 [label=< addrbase>];
	433 -> 434;
	435 [label=< CONCATENATE>];
	433 -> 435;
	436 [label=< 0000<br/>0000000000000000>];
	435 -> 436;
	437 [label=< addrofs>];
	435 -> 437;
	438 [label=< ASSIGN>];
	157 -> 438;
	439 [label=< BLOCKING_STATEMENT>];
	438 -> 439;
	440 [label=< spr_dat_o>];
	439 -> 440;
	441 [label=< TERNARY_OPERATION>];
	439 -> 441;
	442 [label=< du_write>];
	441 -> 442;
	443 [label=< du_dat_du>];
	441 -> 443;
	444 [label=< dat_i>];
	441 -> 444;
	445 [label=< ASSIGN>];
	157 -> 445;
	446 [label=< BLOCKING_STATEMENT>];
	445 -> 446;
	447 [label=< du_dat_cpu>];
	446 -> 447;
	448 [label=< TERNARY_OPERATION>];
	446 -> 448;
	449 [label=< du_write>];
	448 -> 449;
	450 [label=< du_dat_du>];
	448 -> 450;
	451 [label=< TERNARY_OPERATION>];
	448 -> 451;
	452 [label=< du_read>];
	451 -> 452;
	453 [label=< to_wbmux>];
	451 -> 453;
	454 [label=< dat_i>];
	451 -> 454;
	455 [label=< ASSIGN>];
	157 -> 455;
	456 [label=< BLOCKING_STATEMENT>];
	455 -> 456;
	457 [label=< spr_we>];
	456 -> 457;
	458 [label=< bOR>];
	456 -> 458;
	459 [label=< du_write>];
	458 -> 459;
	460 [label=< write_spr>];
	458 -> 460;
	461 [label=< ASSIGN>];
	157 -> 461;
	462 [label=< BLOCKING_STATEMENT>];
	461 -> 462;
	463 [label=< spr_cs>];
	462 -> 463;
	464 [label=< bAND>];
	462 -> 464;
	465 [label=< unqualified_cs>];
	464 -> 465;
	466 [label=< CONCATENATE>];
	464 -> 466;
	467 [label=< CONCATENATE>];
	466 -> 467;
	468 [label=< bOR>];
	467 -> 468;
	469 [label=< read_spr>];
	468 -> 469;
	470 [label=< write_spr>];
	468 -> 470;
	471 [label=< CONCATENATE>];
	466 -> 471;
	472 [label=< bOR>];
	471 -> 472;
	473 [label=< read_spr>];
	472 -> 473;
	474 [label=< write_spr>];
	472 -> 474;
	475 [label=< CONCATENATE>];
	466 -> 475;
	476 [label=< bOR>];
	475 -> 476;
	477 [label=< read_spr>];
	476 -> 477;
	478 [label=< write_spr>];
	476 -> 478;
	479 [label=< CONCATENATE>];
	466 -> 479;
	480 [label=< bOR>];
	479 -> 480;
	481 [label=< read_spr>];
	480 -> 481;
	482 [label=< write_spr>];
	480 -> 482;
	483 [label=< CONCATENATE>];
	466 -> 483;
	484 [label=< bOR>];
	483 -> 484;
	485 [label=< read_spr>];
	484 -> 485;
	486 [label=< write_spr>];
	484 -> 486;
	487 [label=< CONCATENATE>];
	466 -> 487;
	488 [label=< bOR>];
	487 -> 488;
	489 [label=< read_spr>];
	488 -> 489;
	490 [label=< write_spr>];
	488 -> 490;
	491 [label=< CONCATENATE>];
	466 -> 491;
	492 [label=< bOR>];
	491 -> 492;
	493 [label=< read_spr>];
	492 -> 493;
	494 [label=< write_spr>];
	492 -> 494;
	495 [label=< CONCATENATE>];
	466 -> 495;
	496 [label=< bOR>];
	495 -> 496;
	497 [label=< read_spr>];
	496 -> 497;
	498 [label=< write_spr>];
	496 -> 498;
	499 [label=< CONCATENATE>];
	466 -> 499;
	500 [label=< bOR>];
	499 -> 500;
	501 [label=< read_spr>];
	500 -> 501;
	502 [label=< write_spr>];
	500 -> 502;
	503 [label=< CONCATENATE>];
	466 -> 503;
	504 [label=< bOR>];
	503 -> 504;
	505 [label=< read_spr>];
	504 -> 505;
	506 [label=< write_spr>];
	504 -> 506;
	507 [label=< CONCATENATE>];
	466 -> 507;
	508 [label=< bOR>];
	507 -> 508;
	509 [label=< read_spr>];
	508 -> 509;
	510 [label=< write_spr>];
	508 -> 510;
	511 [label=< CONCATENATE>];
	466 -> 511;
	512 [label=< bOR>];
	511 -> 512;
	513 [label=< read_spr>];
	512 -> 513;
	514 [label=< write_spr>];
	512 -> 514;
	515 [label=< CONCATENATE>];
	466 -> 515;
	516 [label=< bOR>];
	515 -> 516;
	517 [label=< read_spr>];
	516 -> 517;
	518 [label=< write_spr>];
	516 -> 518;
	519 [label=< CONCATENATE>];
	466 -> 519;
	520 [label=< bOR>];
	519 -> 520;
	521 [label=< read_spr>];
	520 -> 521;
	522 [label=< write_spr>];
	520 -> 522;
	523 [label=< CONCATENATE>];
	466 -> 523;
	524 [label=< bOR>];
	523 -> 524;
	525 [label=< read_spr>];
	524 -> 525;
	526 [label=< write_spr>];
	524 -> 526;
	527 [label=< CONCATENATE>];
	466 -> 527;
	528 [label=< bOR>];
	527 -> 528;
	529 [label=< read_spr>];
	528 -> 529;
	530 [label=< write_spr>];
	528 -> 530;
	531 [label=< CONCATENATE>];
	466 -> 531;
	532 [label=< bOR>];
	531 -> 532;
	533 [label=< read_spr>];
	532 -> 533;
	534 [label=< write_spr>];
	532 -> 534;
	535 [label=< CONCATENATE>];
	466 -> 535;
	536 [label=< bOR>];
	535 -> 536;
	537 [label=< read_spr>];
	536 -> 537;
	538 [label=< write_spr>];
	536 -> 538;
	539 [label=< CONCATENATE>];
	466 -> 539;
	540 [label=< bOR>];
	539 -> 540;
	541 [label=< read_spr>];
	540 -> 541;
	542 [label=< write_spr>];
	540 -> 542;
	543 [label=< CONCATENATE>];
	466 -> 543;
	544 [label=< bOR>];
	543 -> 544;
	545 [label=< read_spr>];
	544 -> 545;
	546 [label=< write_spr>];
	544 -> 546;
	547 [label=< CONCATENATE>];
	466 -> 547;
	548 [label=< bOR>];
	547 -> 548;
	549 [label=< read_spr>];
	548 -> 549;
	550 [label=< write_spr>];
	548 -> 550;
	551 [label=< CONCATENATE>];
	466 -> 551;
	552 [label=< bOR>];
	551 -> 552;
	553 [label=< read_spr>];
	552 -> 553;
	554 [label=< write_spr>];
	552 -> 554;
	555 [label=< CONCATENATE>];
	466 -> 555;
	556 [label=< bOR>];
	555 -> 556;
	557 [label=< read_spr>];
	556 -> 557;
	558 [label=< write_spr>];
	556 -> 558;
	559 [label=< CONCATENATE>];
	466 -> 559;
	560 [label=< bOR>];
	559 -> 560;
	561 [label=< read_spr>];
	560 -> 561;
	562 [label=< write_spr>];
	560 -> 562;
	563 [label=< CONCATENATE>];
	466 -> 563;
	564 [label=< bOR>];
	563 -> 564;
	565 [label=< read_spr>];
	564 -> 565;
	566 [label=< write_spr>];
	564 -> 566;
	567 [label=< CONCATENATE>];
	466 -> 567;
	568 [label=< bOR>];
	567 -> 568;
	569 [label=< read_spr>];
	568 -> 569;
	570 [label=< write_spr>];
	568 -> 570;
	571 [label=< CONCATENATE>];
	466 -> 571;
	572 [label=< bOR>];
	571 -> 572;
	573 [label=< read_spr>];
	572 -> 573;
	574 [label=< write_spr>];
	572 -> 574;
	575 [label=< CONCATENATE>];
	466 -> 575;
	576 [label=< bOR>];
	575 -> 576;
	577 [label=< read_spr>];
	576 -> 577;
	578 [label=< write_spr>];
	576 -> 578;
	579 [label=< CONCATENATE>];
	466 -> 579;
	580 [label=< bOR>];
	579 -> 580;
	581 [label=< read_spr>];
	580 -> 581;
	582 [label=< write_spr>];
	580 -> 582;
	583 [label=< CONCATENATE>];
	466 -> 583;
	584 [label=< bOR>];
	583 -> 584;
	585 [label=< read_spr>];
	584 -> 585;
	586 [label=< write_spr>];
	584 -> 586;
	587 [label=< CONCATENATE>];
	466 -> 587;
	588 [label=< bOR>];
	587 -> 588;
	589 [label=< read_spr>];
	588 -> 589;
	590 [label=< write_spr>];
	588 -> 590;
	591 [label=< CONCATENATE>];
	466 -> 591;
	592 [label=< bOR>];
	591 -> 592;
	593 [label=< read_spr>];
	592 -> 593;
	594 [label=< write_spr>];
	592 -> 594;
	595 [label=< ALWAYS>];
	157 -> 595;
	596 [label=< DELAY_CONTROL>];
	595 -> 596;
	597 [label=< spr_addr>];
	596 -> 597;
	598 [label=< CASE>];
	595 -> 598;
	599 [label=< RANGE_REF<br/>spr_addr>];
	598 -> 599;
	600 [label=< 0000000f<br/>00000000000000000000000000001111>];
	599 -> 600;
	601 [label=< 0000000b<br/>00000000000000000000000000001011>];
	599 -> 601;
	602 [label=< CASE_LIST>];
	598 -> 602;
	603 [label=< CASE_ITEM>];
	602 -> 603;
	604 [label=< 00<br/>00000>];
	603 -> 604;
	605 [label=< BLOCKING_STATEMENT>];
	603 -> 605;
	606 [label=< unqualified_cs>];
	605 -> 606;
	607 [label=< 00000001<br/>00000000000000000000000000000001>];
	605 -> 607;
	608 [label=< CASE_ITEM>];
	602 -> 608;
	609 [label=< 01<br/>00001>];
	608 -> 609;
	610 [label=< BLOCKING_STATEMENT>];
	608 -> 610;
	611 [label=< unqualified_cs>];
	610 -> 611;
	612 [label=< 00000002<br/>00000000000000000000000000000010>];
	610 -> 612;
	613 [label=< CASE_ITEM>];
	602 -> 613;
	614 [label=< 02<br/>00010>];
	613 -> 614;
	615 [label=< BLOCKING_STATEMENT>];
	613 -> 615;
	616 [label=< unqualified_cs>];
	615 -> 616;
	617 [label=< 00000004<br/>00000000000000000000000000000100>];
	615 -> 617;
	618 [label=< CASE_ITEM>];
	602 -> 618;
	619 [label=< 03<br/>00011>];
	618 -> 619;
	620 [label=< BLOCKING_STATEMENT>];
	618 -> 620;
	621 [label=< unqualified_cs>];
	620 -> 621;
	622 [label=< 00000008<br/>00000000000000000000000000001000>];
	620 -> 622;
	623 [label=< CASE_ITEM>];
	602 -> 623;
	624 [label=< 04<br/>00100>];
	623 -> 624;
	625 [label=< BLOCKING_STATEMENT>];
	623 -> 625;
	626 [label=< unqualified_cs>];
	625 -> 626;
	627 [label=< 00000010<br/>00000000000000000000000000010000>];
	625 -> 627;
	628 [label=< CASE_ITEM>];
	602 -> 628;
	629 [label=< 05<br/>00101>];
	628 -> 629;
	630 [label=< BLOCKING_STATEMENT>];
	628 -> 630;
	631 [label=< unqualified_cs>];
	630 -> 631;
	632 [label=< 00000020<br/>00000000000000000000000000100000>];
	630 -> 632;
	633 [label=< CASE_ITEM>];
	602 -> 633;
	634 [label=< 06<br/>00110>];
	633 -> 634;
	635 [label=< BLOCKING_STATEMENT>];
	633 -> 635;
	636 [label=< unqualified_cs>];
	635 -> 636;
	637 [label=< 00000040<br/>00000000000000000000000001000000>];
	635 -> 637;
	638 [label=< CASE_ITEM>];
	602 -> 638;
	639 [label=< 07<br/>00111>];
	638 -> 639;
	640 [label=< BLOCKING_STATEMENT>];
	638 -> 640;
	641 [label=< unqualified_cs>];
	640 -> 641;
	642 [label=< 00000080<br/>00000000000000000000000010000000>];
	640 -> 642;
	643 [label=< CASE_ITEM>];
	602 -> 643;
	644 [label=< 08<br/>01000>];
	643 -> 644;
	645 [label=< BLOCKING_STATEMENT>];
	643 -> 645;
	646 [label=< unqualified_cs>];
	645 -> 646;
	647 [label=< 00000100<br/>00000000000000000000000100000000>];
	645 -> 647;
	648 [label=< CASE_ITEM>];
	602 -> 648;
	649 [label=< 09<br/>01001>];
	648 -> 649;
	650 [label=< BLOCKING_STATEMENT>];
	648 -> 650;
	651 [label=< unqualified_cs>];
	650 -> 651;
	652 [label=< 00000200<br/>00000000000000000000001000000000>];
	650 -> 652;
	653 [label=< CASE_ITEM>];
	602 -> 653;
	654 [label=< 0a<br/>01010>];
	653 -> 654;
	655 [label=< BLOCKING_STATEMENT>];
	653 -> 655;
	656 [label=< unqualified_cs>];
	655 -> 656;
	657 [label=< 00000400<br/>00000000000000000000010000000000>];
	655 -> 657;
	658 [label=< CASE_ITEM>];
	602 -> 658;
	659 [label=< 0b<br/>01011>];
	658 -> 659;
	660 [label=< BLOCKING_STATEMENT>];
	658 -> 660;
	661 [label=< unqualified_cs>];
	660 -> 661;
	662 [label=< 00000800<br/>00000000000000000000100000000000>];
	660 -> 662;
	663 [label=< CASE_ITEM>];
	602 -> 663;
	664 [label=< 0c<br/>01100>];
	663 -> 664;
	665 [label=< BLOCKING_STATEMENT>];
	663 -> 665;
	666 [label=< unqualified_cs>];
	665 -> 666;
	667 [label=< 00001000<br/>00000000000000000001000000000000>];
	665 -> 667;
	668 [label=< CASE_ITEM>];
	602 -> 668;
	669 [label=< 0d<br/>01101>];
	668 -> 669;
	670 [label=< BLOCKING_STATEMENT>];
	668 -> 670;
	671 [label=< unqualified_cs>];
	670 -> 671;
	672 [label=< 00002000<br/>00000000000000000010000000000000>];
	670 -> 672;
	673 [label=< CASE_ITEM>];
	602 -> 673;
	674 [label=< 0e<br/>01110>];
	673 -> 674;
	675 [label=< BLOCKING_STATEMENT>];
	673 -> 675;
	676 [label=< unqualified_cs>];
	675 -> 676;
	677 [label=< 00004000<br/>00000000000000000100000000000000>];
	675 -> 677;
	678 [label=< CASE_ITEM>];
	602 -> 678;
	679 [label=< 0f<br/>01111>];
	678 -> 679;
	680 [label=< BLOCKING_STATEMENT>];
	678 -> 680;
	681 [label=< unqualified_cs>];
	680 -> 681;
	682 [label=< 00008000<br/>00000000000000001000000000000000>];
	680 -> 682;
	683 [label=< CASE_ITEM>];
	602 -> 683;
	684 [label=< 10<br/>10000>];
	683 -> 684;
	685 [label=< BLOCKING_STATEMENT>];
	683 -> 685;
	686 [label=< unqualified_cs>];
	685 -> 686;
	687 [label=< 00010000<br/>00000000000000010000000000000000>];
	685 -> 687;
	688 [label=< CASE_ITEM>];
	602 -> 688;
	689 [label=< 11<br/>10001>];
	688 -> 689;
	690 [label=< BLOCKING_STATEMENT>];
	688 -> 690;
	691 [label=< unqualified_cs>];
	690 -> 691;
	692 [label=< 00020000<br/>00000000000000100000000000000000>];
	690 -> 692;
	693 [label=< CASE_ITEM>];
	602 -> 693;
	694 [label=< 12<br/>10010>];
	693 -> 694;
	695 [label=< BLOCKING_STATEMENT>];
	693 -> 695;
	696 [label=< unqualified_cs>];
	695 -> 696;
	697 [label=< 00040000<br/>00000000000001000000000000000000>];
	695 -> 697;
	698 [label=< CASE_ITEM>];
	602 -> 698;
	699 [label=< 13<br/>10011>];
	698 -> 699;
	700 [label=< BLOCKING_STATEMENT>];
	698 -> 700;
	701 [label=< unqualified_cs>];
	700 -> 701;
	702 [label=< 00080000<br/>00000000000010000000000000000000>];
	700 -> 702;
	703 [label=< CASE_ITEM>];
	602 -> 703;
	704 [label=< 14<br/>10100>];
	703 -> 704;
	705 [label=< BLOCKING_STATEMENT>];
	703 -> 705;
	706 [label=< unqualified_cs>];
	705 -> 706;
	707 [label=< 00100000<br/>00000000000100000000000000000000>];
	705 -> 707;
	708 [label=< CASE_ITEM>];
	602 -> 708;
	709 [label=< 15<br/>10101>];
	708 -> 709;
	710 [label=< BLOCKING_STATEMENT>];
	708 -> 710;
	711 [label=< unqualified_cs>];
	710 -> 711;
	712 [label=< 00200000<br/>00000000001000000000000000000000>];
	710 -> 712;
	713 [label=< CASE_ITEM>];
	602 -> 713;
	714 [label=< 16<br/>10110>];
	713 -> 714;
	715 [label=< BLOCKING_STATEMENT>];
	713 -> 715;
	716 [label=< unqualified_cs>];
	715 -> 716;
	717 [label=< 00400000<br/>00000000010000000000000000000000>];
	715 -> 717;
	718 [label=< CASE_ITEM>];
	602 -> 718;
	719 [label=< 17<br/>10111>];
	718 -> 719;
	720 [label=< BLOCKING_STATEMENT>];
	718 -> 720;
	721 [label=< unqualified_cs>];
	720 -> 721;
	722 [label=< 00800000<br/>00000000100000000000000000000000>];
	720 -> 722;
	723 [label=< CASE_ITEM>];
	602 -> 723;
	724 [label=< 18<br/>11000>];
	723 -> 724;
	725 [label=< BLOCKING_STATEMENT>];
	723 -> 725;
	726 [label=< unqualified_cs>];
	725 -> 726;
	727 [label=< 01000000<br/>00000001000000000000000000000000>];
	725 -> 727;
	728 [label=< CASE_ITEM>];
	602 -> 728;
	729 [label=< 19<br/>11001>];
	728 -> 729;
	730 [label=< BLOCKING_STATEMENT>];
	728 -> 730;
	731 [label=< unqualified_cs>];
	730 -> 731;
	732 [label=< 02000000<br/>00000010000000000000000000000000>];
	730 -> 732;
	733 [label=< CASE_ITEM>];
	602 -> 733;
	734 [label=< 1a<br/>11010>];
	733 -> 734;
	735 [label=< BLOCKING_STATEMENT>];
	733 -> 735;
	736 [label=< unqualified_cs>];
	735 -> 736;
	737 [label=< 04000000<br/>00000100000000000000000000000000>];
	735 -> 737;
	738 [label=< CASE_ITEM>];
	602 -> 738;
	739 [label=< 1b<br/>11011>];
	738 -> 739;
	740 [label=< BLOCKING_STATEMENT>];
	738 -> 740;
	741 [label=< unqualified_cs>];
	740 -> 741;
	742 [label=< 08000000<br/>00001000000000000000000000000000>];
	740 -> 742;
	743 [label=< CASE_ITEM>];
	602 -> 743;
	744 [label=< 1c<br/>11100>];
	743 -> 744;
	745 [label=< BLOCKING_STATEMENT>];
	743 -> 745;
	746 [label=< unqualified_cs>];
	745 -> 746;
	747 [label=< 10000000<br/>00010000000000000000000000000000>];
	745 -> 747;
	748 [label=< CASE_ITEM>];
	602 -> 748;
	749 [label=< 1d<br/>11101>];
	748 -> 749;
	750 [label=< BLOCKING_STATEMENT>];
	748 -> 750;
	751 [label=< unqualified_cs>];
	750 -> 751;
	752 [label=< 20000000<br/>00100000000000000000000000000000>];
	750 -> 752;
	753 [label=< CASE_ITEM>];
	602 -> 753;
	754 [label=< 1e<br/>11110>];
	753 -> 754;
	755 [label=< BLOCKING_STATEMENT>];
	753 -> 755;
	756 [label=< unqualified_cs>];
	755 -> 756;
	757 [label=< 40000000<br/>01000000000000000000000000000000>];
	755 -> 757;
	758 [label=< CASE_ITEM>];
	602 -> 758;
	759 [label=< 1f<br/>11111>];
	758 -> 759;
	760 [label=< BLOCKING_STATEMENT>];
	758 -> 760;
	761 [label=< unqualified_cs>];
	760 -> 761;
	762 [label=< 80000000<br/>10000000000000000000000000000000>];
	760 -> 762;
	763 [label=< ASSIGN>];
	157 -> 763;
	764 [label=< BLOCKING_STATEMENT>];
	763 -> 764;
	765 [label=< RANGE_REF<br/>to_sr>];
	764 -> 765;
	766 [label=< 0000000f<br/>00000000000000000000000000001111>];
	765 -> 766;
	767 [label=< 0000000b<br/>00000000000000000000000000001011>];
	765 -> 767;
	768 [label=< TERNARY_OPERATION>];
	764 -> 768;
	769 [label=< lEQ>];
	768 -> 769;
	770 [label=< branch_op>];
	769 -> 770;
	771 [label=< 6<br/>110>];
	769 -> 771;
	772 [label=< RANGE_REF<br/>esr>];
	768 -> 772;
	773 [label=< 0000000f<br/>00000000000000000000000000001111>];
	772 -> 773;
	774 [label=< 0000000b<br/>00000000000000000000000000001011>];
	772 -> 774;
	775 [label=< TERNARY_OPERATION>];
	768 -> 775;
	776 [label=< lAND>];
	775 -> 776;
	777 [label=< write_spr>];
	776 -> 777;
	778 [label=< sr_sel>];
	776 -> 778;
	779 [label=< CONCATENATE>];
	775 -> 779;
	780 [label=< 1<br/>1>];
	779 -> 780;
	781 [label=< RANGE_REF<br/>spr_dat_o>];
	779 -> 781;
	782 [label=< MIN>];
	781 -> 782;
	783 [label=< 0000000f<br/>00000000000000000000000000001111>];
	782 -> 783;
	784 [label=< 00000001<br/>00000000000000000000000000000001>];
	782 -> 784;
	785 [label=< 0000000b<br/>00000000000000000000000000001011>];
	781 -> 785;
	786 [label=< RANGE_REF<br/>sr>];
	775 -> 786;
	787 [label=< 0000000f<br/>00000000000000000000000000001111>];
	786 -> 787;
	788 [label=< 0000000b<br/>00000000000000000000000000001011>];
	786 -> 788;
	789 [label=< ASSIGN>];
	157 -> 789;
	790 [label=< BLOCKING_STATEMENT>];
	789 -> 790;
	791 [label=< ARRAY_REF<br/>to_sr>];
	790 -> 791;
	792 [label=< 0000000a<br/>00000000000000000000000000001010>];
	791 -> 792;
	793 [label=< TERNARY_OPERATION>];
	790 -> 793;
	794 [label=< lEQ>];
	793 -> 794;
	795 [label=< branch_op>];
	794 -> 795;
	796 [label=< 6<br/>110>];
	794 -> 796;
	797 [label=< ARRAY_REF<br/>esr>];
	793 -> 797;
	798 [label=< 0000000a<br/>00000000000000000000000000001010>];
	797 -> 798;
	799 [label=< TERNARY_OPERATION>];
	793 -> 799;
	800 [label=< cy_we>];
	799 -> 800;
	801 [label=< cyforw>];
	799 -> 801;
	802 [label=< TERNARY_OPERATION>];
	799 -> 802;
	803 [label=< lAND>];
	802 -> 803;
	804 [label=< write_spr>];
	803 -> 804;
	805 [label=< sr_sel>];
	803 -> 805;
	806 [label=< ARRAY_REF<br/>spr_dat_o>];
	802 -> 806;
	807 [label=< 0000000a<br/>00000000000000000000000000001010>];
	806 -> 807;
	808 [label=< ARRAY_REF<br/>sr>];
	802 -> 808;
	809 [label=< 0000000a<br/>00000000000000000000000000001010>];
	808 -> 809;
	810 [label=< ASSIGN>];
	157 -> 810;
	811 [label=< BLOCKING_STATEMENT>];
	810 -> 811;
	812 [label=< ARRAY_REF<br/>to_sr>];
	811 -> 812;
	813 [label=< 00000009<br/>00000000000000000000000000001001>];
	812 -> 813;
	814 [label=< TERNARY_OPERATION>];
	811 -> 814;
	815 [label=< lEQ>];
	814 -> 815;
	816 [label=< branch_op>];
	815 -> 816;
	817 [label=< 6<br/>110>];
	815 -> 817;
	818 [label=< ARRAY_REF<br/>esr>];
	814 -> 818;
	819 [label=< 00000009<br/>00000000000000000000000000001001>];
	818 -> 819;
	820 [label=< TERNARY_OPERATION>];
	814 -> 820;
	821 [label=< flag_we>];
	820 -> 821;
	822 [label=< flagforw>];
	820 -> 822;
	823 [label=< TERNARY_OPERATION>];
	820 -> 823;
	824 [label=< lAND>];
	823 -> 824;
	825 [label=< write_spr>];
	824 -> 825;
	826 [label=< sr_sel>];
	824 -> 826;
	827 [label=< ARRAY_REF<br/>spr_dat_o>];
	823 -> 827;
	828 [label=< 00000009<br/>00000000000000000000000000001001>];
	827 -> 828;
	829 [label=< ARRAY_REF<br/>sr>];
	823 -> 829;
	830 [label=< 00000009<br/>00000000000000000000000000001001>];
	829 -> 830;
	831 [label=< ASSIGN>];
	157 -> 831;
	832 [label=< BLOCKING_STATEMENT>];
	831 -> 832;
	833 [label=< RANGE_REF<br/>to_sr>];
	832 -> 833;
	834 [label=< 00000008<br/>00000000000000000000000000001000>];
	833 -> 834;
	835 [label=< 00000000<br/>00000000000000000000000000000000>];
	833 -> 835;
	836 [label=< TERNARY_OPERATION>];
	832 -> 836;
	837 [label=< lEQ>];
	836 -> 837;
	838 [label=< branch_op>];
	837 -> 838;
	839 [label=< 6<br/>110>];
	837 -> 839;
	840 [label=< RANGE_REF<br/>esr>];
	836 -> 840;
	841 [label=< 00000008<br/>00000000000000000000000000001000>];
	840 -> 841;
	842 [label=< 00000000<br/>00000000000000000000000000000000>];
	840 -> 842;
	843 [label=< TERNARY_OPERATION>];
	836 -> 843;
	844 [label=< lAND>];
	843 -> 844;
	845 [label=< write_spr>];
	844 -> 845;
	846 [label=< sr_sel>];
	844 -> 846;
	847 [label=< RANGE_REF<br/>spr_dat_o>];
	843 -> 847;
	848 [label=< 00000008<br/>00000000000000000000000000001000>];
	847 -> 848;
	849 [label=< 00000000<br/>00000000000000000000000000000000>];
	847 -> 849;
	850 [label=< RANGE_REF<br/>sr>];
	843 -> 850;
	851 [label=< 00000008<br/>00000000000000000000000000001000>];
	850 -> 851;
	852 [label=< 00000000<br/>00000000000000000000000000000000>];
	850 -> 852;
	853 [label=< ASSIGN>];
	157 -> 853;
	854 [label=< BLOCKING_STATEMENT>];
	853 -> 854;
	855 [label=< cfgr_sel>];
	854 -> 855;
	856 [label=< lAND>];
	854 -> 856;
	857 [label=< ARRAY_REF<br/>spr_cs>];
	856 -> 857;
	858 [label=< 00<br/>00000>];
	857 -> 858;
	859 [label=< lEQ>];
	856 -> 859;
	860 [label=< RANGE_REF<br/>spr_addr>];
	859 -> 860;
	861 [label=< 0000000a<br/>00000000000000000000000000001010>];
	860 -> 861;
	862 [label=< 00000004<br/>00000000000000000000000000000100>];
	860 -> 862;
	863 [label=< 00<br/>0000000>];
	859 -> 863;
	864 [label=< ASSIGN>];
	157 -> 864;
	865 [label=< BLOCKING_STATEMENT>];
	864 -> 865;
	866 [label=< rf_sel>];
	865 -> 866;
	867 [label=< lAND>];
	865 -> 867;
	868 [label=< ARRAY_REF<br/>spr_cs>];
	867 -> 868;
	869 [label=< 00<br/>00000>];
	868 -> 869;
	870 [label=< lEQ>];
	867 -> 870;
	871 [label=< RANGE_REF<br/>spr_addr>];
	870 -> 871;
	872 [label=< 0000000a<br/>00000000000000000000000000001010>];
	871 -> 872;
	873 [label=< 00000005<br/>00000000000000000000000000000101>];
	871 -> 873;
	874 [label=< 20<br/>100000>];
	870 -> 874;
	875 [label=< ASSIGN>];
	157 -> 875;
	876 [label=< BLOCKING_STATEMENT>];
	875 -> 876;
	877 [label=< npc_sel>];
	876 -> 877;
	878 [label=< lAND>];
	876 -> 878;
	879 [label=< ARRAY_REF<br/>spr_cs>];
	878 -> 879;
	880 [label=< 00<br/>00000>];
	879 -> 880;
	881 [label=< lEQ>];
	878 -> 881;
	882 [label=< RANGE_REF<br/>spr_addr>];
	881 -> 882;
	883 [label=< 0000000a<br/>00000000000000000000000000001010>];
	882 -> 883;
	884 [label=< 00000000<br/>00000000000000000000000000000000>];
	882 -> 884;
	885 [label=< 010<br/>00000010000>];
	881 -> 885;
	886 [label=< ASSIGN>];
	157 -> 886;
	887 [label=< BLOCKING_STATEMENT>];
	886 -> 887;
	888 [label=< ppc_sel>];
	887 -> 888;
	889 [label=< lAND>];
	887 -> 889;
	890 [label=< ARRAY_REF<br/>spr_cs>];
	889 -> 890;
	891 [label=< 00<br/>00000>];
	890 -> 891;
	892 [label=< lEQ>];
	889 -> 892;
	893 [label=< RANGE_REF<br/>spr_addr>];
	892 -> 893;
	894 [label=< 0000000a<br/>00000000000000000000000000001010>];
	893 -> 894;
	895 [label=< 00000000<br/>00000000000000000000000000000000>];
	893 -> 895;
	896 [label=< 012<br/>00000010010>];
	892 -> 896;
	897 [label=< ASSIGN>];
	157 -> 897;
	898 [label=< BLOCKING_STATEMENT>];
	897 -> 898;
	899 [label=< sr_sel>];
	898 -> 899;
	900 [label=< lAND>];
	898 -> 900;
	901 [label=< ARRAY_REF<br/>spr_cs>];
	900 -> 901;
	902 [label=< 00<br/>00000>];
	901 -> 902;
	903 [label=< lEQ>];
	900 -> 903;
	904 [label=< RANGE_REF<br/>spr_addr>];
	903 -> 904;
	905 [label=< 0000000a<br/>00000000000000000000000000001010>];
	904 -> 905;
	906 [label=< 00000000<br/>00000000000000000000000000000000>];
	904 -> 906;
	907 [label=< 011<br/>00000010001>];
	903 -> 907;
	908 [label=< ASSIGN>];
	157 -> 908;
	909 [label=< BLOCKING_STATEMENT>];
	908 -> 909;
	910 [label=< epcr_sel>];
	909 -> 910;
	911 [label=< lAND>];
	909 -> 911;
	912 [label=< ARRAY_REF<br/>spr_cs>];
	911 -> 912;
	913 [label=< 00<br/>00000>];
	912 -> 913;
	914 [label=< lEQ>];
	911 -> 914;
	915 [label=< RANGE_REF<br/>spr_addr>];
	914 -> 915;
	916 [label=< 0000000a<br/>00000000000000000000000000001010>];
	915 -> 916;
	917 [label=< 00000000<br/>00000000000000000000000000000000>];
	915 -> 917;
	918 [label=< 020<br/>00000100000>];
	914 -> 918;
	919 [label=< ASSIGN>];
	157 -> 919;
	920 [label=< BLOCKING_STATEMENT>];
	919 -> 920;
	921 [label=< eear_sel>];
	920 -> 921;
	922 [label=< lAND>];
	920 -> 922;
	923 [label=< ARRAY_REF<br/>spr_cs>];
	922 -> 923;
	924 [label=< 00<br/>00000>];
	923 -> 924;
	925 [label=< lEQ>];
	922 -> 925;
	926 [label=< RANGE_REF<br/>spr_addr>];
	925 -> 926;
	927 [label=< 0000000a<br/>00000000000000000000000000001010>];
	926 -> 927;
	928 [label=< 00000000<br/>00000000000000000000000000000000>];
	926 -> 928;
	929 [label=< 030<br/>00000110000>];
	925 -> 929;
	930 [label=< ASSIGN>];
	157 -> 930;
	931 [label=< BLOCKING_STATEMENT>];
	930 -> 931;
	932 [label=< esr_sel>];
	931 -> 932;
	933 [label=< lAND>];
	931 -> 933;
	934 [label=< ARRAY_REF<br/>spr_cs>];
	933 -> 934;
	935 [label=< 00<br/>00000>];
	934 -> 935;
	936 [label=< lEQ>];
	933 -> 936;
	937 [label=< RANGE_REF<br/>spr_addr>];
	936 -> 937;
	938 [label=< 0000000a<br/>00000000000000000000000000001010>];
	937 -> 938;
	939 [label=< 00000000<br/>00000000000000000000000000000000>];
	937 -> 939;
	940 [label=< 040<br/>00001000000>];
	936 -> 940;
	941 [label=< ASSIGN>];
	157 -> 941;
	942 [label=< BLOCKING_STATEMENT>];
	941 -> 942;
	943 [label=< sr_we>];
	942 -> 943;
	944 [label=< bOR>];
	942 -> 944;
	945 [label=< bOR>];
	944 -> 945;
	946 [label=< bOR>];
	945 -> 946;
	947 [label=< lAND>];
	946 -> 947;
	948 [label=< write_spr>];
	947 -> 948;
	949 [label=< sr_sel>];
	947 -> 949;
	950 [label=< lEQ>];
	946 -> 950;
	951 [label=< branch_op>];
	950 -> 951;
	952 [label=< 6<br/>110>];
	950 -> 952;
	953 [label=< flag_we>];
	945 -> 953;
	954 [label=< cy_we>];
	944 -> 954;
	955 [label=< ASSIGN>];
	157 -> 955;
	956 [label=< BLOCKING_STATEMENT>];
	955 -> 956;
	957 [label=< pc_we>];
	956 -> 957;
	958 [label=< lAND>];
	956 -> 958;
	959 [label=< write_spr>];
	958 -> 959;
	960 [label=< bOR>];
	958 -> 960;
	961 [label=< npc_sel>];
	960 -> 961;
	962 [label=< ppc_sel>];
	960 -> 962;
	963 [label=< ASSIGN>];
	157 -> 963;
	964 [label=< BLOCKING_STATEMENT>];
	963 -> 964;
	965 [label=< epcr_we>];
	964 -> 965;
	966 [label=< lAND>];
	964 -> 966;
	967 [label=< write_spr>];
	966 -> 967;
	968 [label=< epcr_sel>];
	966 -> 968;
	969 [label=< ASSIGN>];
	157 -> 969;
	970 [label=< BLOCKING_STATEMENT>];
	969 -> 970;
	971 [label=< eear_we>];
	970 -> 971;
	972 [label=< lAND>];
	970 -> 972;
	973 [label=< write_spr>];
	972 -> 973;
	974 [label=< eear_sel>];
	972 -> 974;
	975 [label=< ASSIGN>];
	157 -> 975;
	976 [label=< BLOCKING_STATEMENT>];
	975 -> 976;
	977 [label=< esr_we>];
	976 -> 977;
	978 [label=< lAND>];
	976 -> 978;
	979 [label=< write_spr>];
	978 -> 979;
	980 [label=< esr_sel>];
	978 -> 980;
	981 [label=< ASSIGN>];
	157 -> 981;
	982 [label=< BLOCKING_STATEMENT>];
	981 -> 982;
	983 [label=< sys_data>];
	982 -> 983;
	984 [label=< bOR>];
	982 -> 984;
	985 [label=< bOR>];
	984 -> 985;
	986 [label=< bOR>];
	985 -> 986;
	987 [label=< bOR>];
	986 -> 987;
	988 [label=< bOR>];
	987 -> 988;
	989 [label=< bOR>];
	988 -> 989;
	990 [label=< bOR>];
	989 -> 990;
	991 [label=< bAND>];
	990 -> 991;
	992 [label=< spr_dat_cfgr>];
	991 -> 992;
	993 [label=< CONCATENATE>];
	991 -> 993;
	994 [label=< CONCATENATE>];
	993 -> 994;
	995 [label=< bAND>];
	994 -> 995;
	996 [label=< read_spr>];
	995 -> 996;
	997 [label=< cfgr_sel>];
	995 -> 997;
	998 [label=< bAND>];
	990 -> 998;
	999 [label=< spr_dat_rf>];
	998 -> 999;
	1000 [label=< CONCATENATE>];
	998 -> 1000;
	1001 [label=< CONCATENATE>];
	1000 -> 1001;
	1002 [label=< bAND>];
	1001 -> 1002;
	1003 [label=< read_spr>];
	1002 -> 1003;
	1004 [label=< rf_sel>];
	1002 -> 1004;
	1005 [label=< bAND>];
	989 -> 1005;
	1006 [label=< spr_dat_npc>];
	1005 -> 1006;
	1007 [label=< CONCATENATE>];
	1005 -> 1007;
	1008 [label=< CONCATENATE>];
	1007 -> 1008;
	1009 [label=< bAND>];
	1008 -> 1009;
	1010 [label=< read_spr>];
	1009 -> 1010;
	1011 [label=< npc_sel>];
	1009 -> 1011;
	1012 [label=< bAND>];
	988 -> 1012;
	1013 [label=< spr_dat_ppc>];
	1012 -> 1013;
	1014 [label=< CONCATENATE>];
	1012 -> 1014;
	1015 [label=< CONCATENATE>];
	1014 -> 1015;
	1016 [label=< bAND>];
	1015 -> 1016;
	1017 [label=< read_spr>];
	1016 -> 1017;
	1018 [label=< ppc_sel>];
	1016 -> 1018;
	1019 [label=< bAND>];
	987 -> 1019;
	1020 [label=< CONCATENATE>];
	1019 -> 1020;
	1021 [label=< CONCATENATE>];
	1020 -> 1021;
	1022 [label=< CONCATENATE>];
	1021 -> 1022;
	1023 [label=< 0000<br/>0000000000000000>];
	1022 -> 1023;
	1024 [label=< sr>];
	1020 -> 1024;
	1025 [label=< CONCATENATE>];
	1019 -> 1025;
	1026 [label=< CONCATENATE>];
	1025 -> 1026;
	1027 [label=< bAND>];
	1026 -> 1027;
	1028 [label=< read_spr>];
	1027 -> 1028;
	1029 [label=< sr_sel>];
	1027 -> 1029;
	1030 [label=< bAND>];
	986 -> 1030;
	1031 [label=< epcr>];
	1030 -> 1031;
	1032 [label=< CONCATENATE>];
	1030 -> 1032;
	1033 [label=< CONCATENATE>];
	1032 -> 1033;
	1034 [label=< bAND>];
	1033 -> 1034;
	1035 [label=< read_spr>];
	1034 -> 1035;
	1036 [label=< epcr_sel>];
	1034 -> 1036;
	1037 [label=< bAND>];
	985 -> 1037;
	1038 [label=< eear>];
	1037 -> 1038;
	1039 [label=< CONCATENATE>];
	1037 -> 1039;
	1040 [label=< CONCATENATE>];
	1039 -> 1040;
	1041 [label=< bAND>];
	1040 -> 1041;
	1042 [label=< read_spr>];
	1041 -> 1042;
	1043 [label=< eear_sel>];
	1041 -> 1043;
	1044 [label=< bAND>];
	984 -> 1044;
	1045 [label=< CONCATENATE>];
	1044 -> 1045;
	1046 [label=< CONCATENATE>];
	1045 -> 1046;
	1047 [label=< CONCATENATE>];
	1046 -> 1047;
	1048 [label=< 0000<br/>0000000000000000>];
	1047 -> 1048;
	1049 [label=< esr>];
	1045 -> 1049;
	1050 [label=< CONCATENATE>];
	1044 -> 1050;
	1051 [label=< CONCATENATE>];
	1050 -> 1051;
	1052 [label=< bAND>];
	1051 -> 1052;
	1053 [label=< read_spr>];
	1052 -> 1053;
	1054 [label=< esr_sel>];
	1052 -> 1054;
	1055 [label=< ASSIGN>];
	157 -> 1055;
	1056 [label=< BLOCKING_STATEMENT>];
	1055 -> 1056;
	1057 [label=< flag>];
	1056 -> 1057;
	1058 [label=< ARRAY_REF<br/>sr>];
	1056 -> 1058;
	1059 [label=< 00000009<br/>00000000000000000000000000001001>];
	1058 -> 1059;
	1060 [label=< ASSIGN>];
	157 -> 1060;
	1061 [label=< BLOCKING_STATEMENT>];
	1060 -> 1061;
	1062 [label=< carry>];
	1061 -> 1062;
	1063 [label=< ARRAY_REF<br/>sr>];
	1061 -> 1063;
	1064 [label=< 0000000a<br/>00000000000000000000000000001010>];
	1063 -> 1064;
	1065 [label=< ALWAYS>];
	157 -> 1065;
	1066 [label=< DELAY_CONTROL>];
	1065 -> 1066;
	1067 [label=< POSEDGE>];
	1066 -> 1067;
	1068 [label=< clk>];
	1067 -> 1068;
	1069 [label=< IF>];
	1065 -> 1069;
	1070 [label=< rst>];
	1069 -> 1070;
	1071 [label=< NON_BLOCKING_STATEMENT>];
	1069 -> 1071;
	1072 [label=< sr>];
	1071 -> 1072;
	1073 [label=< CONCATENATE>];
	1071 -> 1073;
	1074 [label=< 1<br/>1>];
	1073 -> 1074;
	1075 [label=< 0<br/>0>];
	1073 -> 1075;
	1076 [label=< CONCATENATE>];
	1073 -> 1076;
	1077 [label=< CONCATENATE>];
	1076 -> 1077;
	1078 [label=< 0000<br/>0000000000000>];
	1077 -> 1078;
	1079 [label=< 1<br/>1>];
	1073 -> 1079;
	1080 [label=< IF>];
	1069 -> 1080;
	1081 [label=< except_started>];
	1080 -> 1081;
	1082 [label=< BLOCK>];
	1080 -> 1082;
	1083 [label=< NON_BLOCKING_STATEMENT>];
	1082 -> 1083;
	1084 [label=< ARRAY_REF<br/>sr>];
	1083 -> 1084;
	1085 [label=< 00000000<br/>00000000000000000000000000000000>];
	1084 -> 1085;
	1086 [label=< 1<br/>1>];
	1083 -> 1086;
	1087 [label=< NON_BLOCKING_STATEMENT>];
	1082 -> 1087;
	1088 [label=< ARRAY_REF<br/>sr>];
	1087 -> 1088;
	1089 [label=< 00000001<br/>00000000000000000000000000000001>];
	1088 -> 1089;
	1090 [label=< 0<br/>0>];
	1087 -> 1090;
	1091 [label=< NON_BLOCKING_STATEMENT>];
	1082 -> 1091;
	1092 [label=< ARRAY_REF<br/>sr>];
	1091 -> 1092;
	1093 [label=< 00000002<br/>00000000000000000000000000000010>];
	1092 -> 1093;
	1094 [label=< 0<br/>0>];
	1091 -> 1094;
	1095 [label=< NON_BLOCKING_STATEMENT>];
	1082 -> 1095;
	1096 [label=< ARRAY_REF<br/>sr>];
	1095 -> 1096;
	1097 [label=< 00000005<br/>00000000000000000000000000000101>];
	1096 -> 1097;
	1098 [label=< 0<br/>0>];
	1095 -> 1098;
	1099 [label=< NON_BLOCKING_STATEMENT>];
	1082 -> 1099;
	1100 [label=< ARRAY_REF<br/>sr>];
	1099 -> 1100;
	1101 [label=< 00000006<br/>00000000000000000000000000000110>];
	1100 -> 1101;
	1102 [label=< 0<br/>0>];
	1099 -> 1102;
	1103 [label=< IF>];
	1080 -> 1103;
	1104 [label=< sr_we>];
	1103 -> 1104;
	1105 [label=< NON_BLOCKING_STATEMENT>];
	1103 -> 1105;
	1106 [label=< sr>];
	1105 -> 1106;
	1107 [label=< RANGE_REF<br/>to_sr>];
	1105 -> 1107;
	1108 [label=< MIN>];
	1107 -> 1108;
	1109 [label=< 00000010<br/>00000000000000000000000000010000>];
	1108 -> 1109;
	1110 [label=< 00000001<br/>00000000000000000000000000000001>];
	1108 -> 1110;
	1111 [label=< 00000000<br/>00000000000000000000000000000000>];
	1107 -> 1111;
	1112 [label=< ALWAYS>];
	157 -> 1112;
	1113 [label=< DELAY_CONTROL>];
	1112 -> 1113;
	1114 [label=< sprs_op>];
	1113 -> 1114;
	1115 [label=< spr_addr>];
	1113 -> 1115;
	1116 [label=< sys_data>];
	1113 -> 1116;
	1117 [label=< spr_dat_mac>];
	1113 -> 1117;
	1118 [label=< spr_dat_pic>];
	1113 -> 1118;
	1119 [label=< spr_dat_pm>];
	1113 -> 1119;
	1120 [label=< spr_dat_dmmu>];
	1113 -> 1120;
	1121 [label=< spr_dat_immu>];
	1113 -> 1121;
	1122 [label=< spr_dat_du>];
	1113 -> 1122;
	1123 [label=< spr_dat_tt>];
	1113 -> 1123;
	1124 [label=< BLOCK>];
	1112 -> 1124;
	1125 [label=< CASE>];
	1124 -> 1125;
	1126 [label=< sprs_op>];
	1125 -> 1126;
	1127 [label=< CASE_LIST>];
	1125 -> 1127;
	1128 [label=< CASE_ITEM>];
	1127 -> 1128;
	1129 [label=< e<br/>1110>];
	1128 -> 1129;
	1130 [label=< BLOCK>];
	1128 -> 1130;
	1131 [label=< BLOCKING_STATEMENT>];
	1130 -> 1131;
	1132 [label=< write_spr>];
	1131 -> 1132;
	1133 [label=< 1<br/>1>];
	1131 -> 1133;
	1134 [label=< BLOCKING_STATEMENT>];
	1130 -> 1134;
	1135 [label=< read_spr>];
	1134 -> 1135;
	1136 [label=< 0<br/>0>];
	1134 -> 1136;
	1137 [label=< BLOCKING_STATEMENT>];
	1130 -> 1137;
	1138 [label=< to_wbmux>];
	1137 -> 1138;
	1139 [label=< 00000000<br/>00000000000000000000000000000000>];
	1137 -> 1139;
	1140 [label=< CASE_ITEM>];
	1127 -> 1140;
	1141 [label=< f<br/>1111>];
	1140 -> 1141;
	1142 [label=< BLOCK>];
	1140 -> 1142;
	1143 [label=< CASE>];
	1142 -> 1143;
	1144 [label=< RANGE_REF<br/>spr_addr>];
	1143 -> 1144;
	1145 [label=< 0000000f<br/>00000000000000000000000000001111>];
	1144 -> 1145;
	1146 [label=< 0000000b<br/>00000000000000000000000000001011>];
	1144 -> 1146;
	1147 [label=< CASE_LIST>];
	1143 -> 1147;
	1148 [label=< CASE_ITEM>];
	1147 -> 1148;
	1149 [label=< 0a<br/>01010>];
	1148 -> 1149;
	1150 [label=< BLOCKING_STATEMENT>];
	1148 -> 1150;
	1151 [label=< to_wbmux>];
	1150 -> 1151;
	1152 [label=< spr_dat_tt>];
	1150 -> 1152;
	1153 [label=< CASE_ITEM>];
	1147 -> 1153;
	1154 [label=< 09<br/>01001>];
	1153 -> 1154;
	1155 [label=< BLOCKING_STATEMENT>];
	1153 -> 1155;
	1156 [label=< to_wbmux>];
	1155 -> 1156;
	1157 [label=< spr_dat_pic>];
	1155 -> 1157;
	1158 [label=< CASE_ITEM>];
	1147 -> 1158;
	1159 [label=< 08<br/>01000>];
	1158 -> 1159;
	1160 [label=< BLOCKING_STATEMENT>];
	1158 -> 1160;
	1161 [label=< to_wbmux>];
	1160 -> 1161;
	1162 [label=< spr_dat_pm>];
	1160 -> 1162;
	1163 [label=< CASE_ITEM>];
	1147 -> 1163;
	1164 [label=< 01<br/>00001>];
	1163 -> 1164;
	1165 [label=< BLOCKING_STATEMENT>];
	1163 -> 1165;
	1166 [label=< to_wbmux>];
	1165 -> 1166;
	1167 [label=< spr_dat_dmmu>];
	1165 -> 1167;
	1168 [label=< CASE_ITEM>];
	1147 -> 1168;
	1169 [label=< 02<br/>00010>];
	1168 -> 1169;
	1170 [label=< BLOCKING_STATEMENT>];
	1168 -> 1170;
	1171 [label=< to_wbmux>];
	1170 -> 1171;
	1172 [label=< spr_dat_immu>];
	1170 -> 1172;
	1173 [label=< CASE_ITEM>];
	1147 -> 1173;
	1174 [label=< 05<br/>00101>];
	1173 -> 1174;
	1175 [label=< BLOCKING_STATEMENT>];
	1173 -> 1175;
	1176 [label=< to_wbmux>];
	1175 -> 1176;
	1177 [label=< spr_dat_mac>];
	1175 -> 1177;
	1178 [label=< CASE_ITEM>];
	1147 -> 1178;
	1179 [label=< 06<br/>00110>];
	1178 -> 1179;
	1180 [label=< BLOCKING_STATEMENT>];
	1178 -> 1180;
	1181 [label=< to_wbmux>];
	1180 -> 1181;
	1182 [label=< spr_dat_du>];
	1180 -> 1182;
	1183 [label=< CASE_ITEM>];
	1147 -> 1183;
	1184 [label=< 00<br/>00000>];
	1183 -> 1184;
	1185 [label=< BLOCKING_STATEMENT>];
	1183 -> 1185;
	1186 [label=< to_wbmux>];
	1185 -> 1186;
	1187 [label=< sys_data>];
	1185 -> 1187;
	1188 [label=< CASE_DEFAULT>];
	1147 -> 1188;
	1189 [label=< BLOCKING_STATEMENT>];
	1188 -> 1189;
	1190 [label=< to_wbmux>];
	1189 -> 1190;
	1191 [label=< 00000000<br/>00000000000000000000000000000000>];
	1189 -> 1191;
	1192 [label=< BLOCKING_STATEMENT>];
	1142 -> 1192;
	1193 [label=< write_spr>];
	1192 -> 1193;
	1194 [label=< 0<br/>0>];
	1192 -> 1194;
	1195 [label=< BLOCKING_STATEMENT>];
	1142 -> 1195;
	1196 [label=< read_spr>];
	1195 -> 1196;
	1197 [label=< 1<br/>1>];
	1195 -> 1197;
	1198 [label=< CASE_DEFAULT>];
	1127 -> 1198;
	1199 [label=< BLOCK>];
	1198 -> 1199;
	1200 [label=< BLOCKING_STATEMENT>];
	1199 -> 1200;
	1201 [label=< write_spr>];
	1200 -> 1201;
	1202 [label=< 0<br/>0>];
	1200 -> 1202;
	1203 [label=< BLOCKING_STATEMENT>];
	1199 -> 1203;
	1204 [label=< read_spr>];
	1203 -> 1204;
	1205 [label=< 0<br/>0>];
	1203 -> 1205;
	1206 [label=< BLOCKING_STATEMENT>];
	1199 -> 1206;
	1207 [label=< to_wbmux>];
	1206 -> 1207;
	1208 [label=< 00000000<br/>00000000000000000000000000000000>];
	1206 -> 1208;
}
