$date
	Thu Jun 26 11:21:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_decoder3to8_gate $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000 $
0#
0"
0!
$end
#10000
b1000000 $
1#
#20000
b100000 $
1"
0#
#30000
b10000 $
1#
#40000
b1000 $
1!
0"
0#
#50000
b100 $
1#
#60000
b10 $
1"
0#
#70000
b1 $
1#
#80000
