# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../../../VHDL/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/D_FF_EN_RESET.vhd" \
"../../../../../../../../../../VHDL/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/registerR16.vhd" \

# Do not sort compile order
nosort
