# compile verilog/system verilog design source files
verilog xil_defaultlib  "washing_machine_sim_time_impl.v"
verilog xil_defaultlib  "../../../../lab_fin_check.srcs/sources_1/new/counter.v"
verilog xil_defaultlib  "../../../../lab_fin_check.srcs/sources_1/imports/sources_1/imports/decoder3_8.v"
verilog xil_defaultlib  "../../../../lab_fin_check.srcs/sources_1/imports/sources_1/imports/sevenseg_decoder.v"
verilog xil_defaultlib  "../../../../lab_fin_check.srcs/sources_1/imports/sources_1/imports/sum_rom.v"
verilog xil_defaultlib  "../../../../lab_fin_check.srcs/sim_1/imports/imports/washing_machine_sim.v"

# Do not sort compile order
nosort
