{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560232184770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560232184776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 14:49:44 2019 " "Processing started: Tue Jun 11 14:49:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560232184776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232184776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_term -c soc_term " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_term -c soc_term" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232184776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560232186255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560232186255 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SYSTEM.qsys " "Elaborating Platform Designer system entity \"SYSTEM.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232196384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:00 Progress: Loading QSYS/SYSTEM.qsys " "2019.06.11.14:50:00 Progress: Loading QSYS/SYSTEM.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232200536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:01 Progress: Reading input file " "2019.06.11.14:50:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232201161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:01 Progress: Adding bufferram_out \[altera_avalon_onchip_memory2 18.0\] " "2019.06.11.14:50:01 Progress: Adding bufferram_out \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232201248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:01 Progress: Parameterizing module bufferram_out " "2019.06.11.14:50:01 Progress: Parameterizing module bufferram_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232201397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:01 Progress: Adding clk_0 \[clock_source 18.0\] " "2019.06.11.14:50:01 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232201400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:02 Progress: Parameterizing module clk_0 " "2019.06.11.14:50:02 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232202262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:02 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2019.06.11.14:50:02 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232202262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:02 Progress: Parameterizing module jtag_uart_0 " "2019.06.11.14:50:02 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232202332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:02 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2019.06.11.14:50:02 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232202333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:02 Progress: Parameterizing module nios2_gen2_0 " "2019.06.11.14:50:02 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232202561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:02 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\] " "2019.06.11.14:50:02 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232202565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:02 Progress: Parameterizing module sdram " "2019.06.11.14:50:02 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232202598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:02 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\] " "2019.06.11.14:50:02 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232202600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:03 Progress: Parameterizing module sysid_qsys_0 " "2019.06.11.14:50:03 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232203005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:03 Progress: Adding timer_0 \[altera_avalon_timer 18.0\] " "2019.06.11.14:50:03 Progress: Adding timer_0 \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232203005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:03 Progress: Parameterizing module timer_0 " "2019.06.11.14:50:03 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232203066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:03 Progress: Building connections " "2019.06.11.14:50:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232203066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:03 Progress: Parameterizing connections " "2019.06.11.14:50:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232203109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:03 Progress: Validating " "2019.06.11.14:50:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232203111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.11.14:50:04 Progress: Done reading input file " "2019.06.11.14:50:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232204054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SYSTEM.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232205083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "SYSTEM.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232205083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "SYSTEM.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232205083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "SYSTEM.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232205083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM: Generating SYSTEM \"SYSTEM\" for QUARTUS_SYNTH " "SYSTEM: Generating SYSTEM \"SYSTEM\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232205900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out: Starting RTL generation for module 'SYSTEM_bufferram_out' " "Bufferram_out: Starting RTL generation for module 'SYSTEM_bufferram_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232211396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SYSTEM_bufferram_out --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0002_bufferram_out_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0002_bufferram_out_gen//SYSTEM_bufferram_out_component_configuration.pl  --do_build_sim=0  \] " "Bufferram_out:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SYSTEM_bufferram_out --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0002_bufferram_out_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0002_bufferram_out_gen//SYSTEM_bufferram_out_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232211396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out: Done RTL generation for module 'SYSTEM_bufferram_out' " "Bufferram_out: Done RTL generation for module 'SYSTEM_bufferram_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232211717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out: \"SYSTEM\" instantiated altera_avalon_onchip_memory2 \"bufferram_out\" " "Bufferram_out: \"SYSTEM\" instantiated altera_avalon_onchip_memory2 \"bufferram_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232211721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'SYSTEM_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'SYSTEM_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232211733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SYSTEM_jtag_uart_0 --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0003_jtag_uart_0_gen//SYSTEM_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SYSTEM_jtag_uart_0 --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0003_jtag_uart_0_gen//SYSTEM_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232211733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'SYSTEM_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'SYSTEM_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232212106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"SYSTEM\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"SYSTEM\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232212109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"SYSTEM\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"SYSTEM\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232212745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'SYSTEM_sdram' " "Sdram: Starting RTL generation for module 'SYSTEM_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232212761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SYSTEM_sdram --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0004_sdram_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0004_sdram_gen//SYSTEM_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SYSTEM_sdram --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0004_sdram_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0004_sdram_gen//SYSTEM_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232212761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'SYSTEM_sdram' " "Sdram: Done RTL generation for module 'SYSTEM_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232213212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"SYSTEM\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"SYSTEM\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232213214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"SYSTEM\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"SYSTEM\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232213226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'SYSTEM_timer_0' " "Timer_0: Starting RTL generation for module 'SYSTEM_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232213235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SYSTEM_timer_0 --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0006_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0006_timer_0_gen//SYSTEM_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SYSTEM_timer_0 --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0006_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0006_timer_0_gen//SYSTEM_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232213235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'SYSTEM_timer_0' " "Timer_0: Done RTL generation for module 'SYSTEM_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232213565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"SYSTEM\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"SYSTEM\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232213568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232217123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232217470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232217835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232218182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232218529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232218893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"SYSTEM\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"SYSTEM\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232221384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"SYSTEM\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"SYSTEM\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232221404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SYSTEM\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SYSTEM\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232221415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'SYSTEM_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'SYSTEM_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232221448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SYSTEM_nios2_gen2_0_cpu --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0009_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0009_cpu_gen//SYSTEM_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SYSTEM_nios2_gen2_0_cpu --dir=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0009_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt8058_7048969985189905338.dir/0009_cpu_gen//SYSTEM_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232221448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:22 (*) Starting Nios II generation " "Cpu: # 2019.06.11 14:50:22 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:22 (*)   Checking for plaintext license. " "Cpu: # 2019.06.11 14:50:22 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2019.06.11 14:50:23 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.06.11 14:50:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.06.11 14:50:23 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   Plaintext license not found. " "Cpu: # 2019.06.11 14:50:23 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.06.11 14:50:23 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2019.06.11 14:50:23 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.06.11 14:50:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.06.11 14:50:23 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.06.11 14:50:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.06.11 14:50:23 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)   Creating all objects for CPU " "Cpu: # 2019.06.11 14:50:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:23 (*)     Testbench " "Cpu: # 2019.06.11 14:50:23 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:24 (*)     Instruction decoding " "Cpu: # 2019.06.11 14:50:24 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:24 (*)       Instruction fields " "Cpu: # 2019.06.11 14:50:24 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:24 (*)       Instruction decodes " "Cpu: # 2019.06.11 14:50:24 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:24 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.06.11 14:50:24 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:24 (*)       Instruction controls " "Cpu: # 2019.06.11 14:50:24 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:24 (*)     Pipeline frontend " "Cpu: # 2019.06.11 14:50:24 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:24 (*)     Pipeline backend " "Cpu: # 2019.06.11 14:50:24 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:27 (*)   Generating RTL from CPU objects " "Cpu: # 2019.06.11 14:50:27 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:28 (*)   Creating encrypted RTL " "Cpu: # 2019.06.11 14:50:28 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.11 14:50:29 (*) Done Nios II generation " "Cpu: # 2019.06.11 14:50:29 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'SYSTEM_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'SYSTEM_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"bufferram_out_s1_burst_adapter\" " "Bufferram_out_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"bufferram_out_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232229975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bufferram_out_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"bufferram_out_s1_rsp_width_adapter\" " "Bufferram_out_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"bufferram_out_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/SYSTEM/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232230847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232231527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232231534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232231545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM: Done \"SYSTEM\" with 36 modules, 63 files " "SYSTEM: Done \"SYSTEM\" with 36 modules, 63 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232231550 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SYSTEM.qsys " "Finished elaborating Platform Designer system entity \"SYSTEM.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232232595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource/hdl/lcd/lcd_con.v 2 2 " "Found 2 design units, including 2 entities, in source file resource/hdl/lcd/lcd_con.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CON " "Found entity 1: LCD_CON" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233217 ""} { "Info" "ISGN_ENTITY_NAME" "2 TFT_DRIVE_CON_testbench " "Found entity 2: TFT_DRIVE_CON_testbench" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource/hdl/lcd/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file resource/hdl/lcd/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "resource/HDL/LCD/LCD.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233232 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TOP.v(116) " "Verilog HDL information at TOP.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560232233246 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "TOP TOP.v(21) " "Verilog Module Declaration warning at TOP.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"TOP\"" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232233247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource/top.v 1 1 " "Found 1 design units, including 1 entities, in source file resource/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource/generated/buffer_tft.v 1 1 " "Found 1 design units, including 1 entities, in source file resource/generated/buffer_tft.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_TFT " "Found entity 1: BUFFER_TFT" {  } { { "resource/GENERATED/BUFFER_TFT.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/BUFFER_TFT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resource/generated/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file resource/generated/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL " "Found entity 1: SDRAM_PLL" {  } { { "resource/GENERATED/SDRAM_PLL.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/SDRAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM " "Found entity 1: SYSTEM" {  } { { "db/ip/system/system.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_bufferram_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_bufferram_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_bufferram_out " "Found entity 1: SYSTEM_bufferram_out" {  } { { "db/ip/system/submodules/system_bufferram_out.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_bufferram_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_irq_mapper " "Found entity 1: SYSTEM_irq_mapper" {  } { { "db/ip/system/submodules/system_irq_mapper.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_jtag_uart_0_sim_scfifo_w " "Found entity 1: SYSTEM_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233345 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_jtag_uart_0_scfifo_w " "Found entity 2: SYSTEM_jtag_uart_0_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233345 ""} { "Info" "ISGN_ENTITY_NAME" "3 SYSTEM_jtag_uart_0_sim_scfifo_r " "Found entity 3: SYSTEM_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233345 ""} { "Info" "ISGN_ENTITY_NAME" "4 SYSTEM_jtag_uart_0_scfifo_r " "Found entity 4: SYSTEM_jtag_uart_0_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233345 ""} { "Info" "ISGN_ENTITY_NAME" "5 SYSTEM_jtag_uart_0 " "Found entity 5: SYSTEM_jtag_uart_0" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0 " "Found entity 1: SYSTEM_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SYSTEM_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: SYSTEM_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_cmd_demux " "Found entity 1: SYSTEM_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SYSTEM_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_cmd_mux " "Found entity 1: SYSTEM_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_cmd_mux_001 " "Found entity 1: SYSTEM_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232233445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232233446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_router_default_decode " "Found entity 1: SYSTEM_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233453 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_mm_interconnect_0_router " "Found entity 2: SYSTEM_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232233458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232233459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_router_001_default_decode " "Found entity 1: SYSTEM_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233465 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_mm_interconnect_0_router_001 " "Found entity 2: SYSTEM_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232233470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232233471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_router_002_default_decode " "Found entity 1: SYSTEM_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233478 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_mm_interconnect_0_router_002 " "Found entity 2: SYSTEM_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232233484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232233485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_router_003_default_decode " "Found entity 1: SYSTEM_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233492 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_mm_interconnect_0_router_003 " "Found entity 2: SYSTEM_mm_interconnect_0_router_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232233498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232233498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_router_006_default_decode " "Found entity 1: SYSTEM_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233506 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_mm_interconnect_0_router_006 " "Found entity 2: SYSTEM_mm_interconnect_0_router_006" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_rsp_demux " "Found entity 1: SYSTEM_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_rsp_demux_001 " "Found entity 1: SYSTEM_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_rsp_mux " "Found entity 1: SYSTEM_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SYSTEM_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0 " "Found entity 1: SYSTEM_nios2_gen2_0" {  } { { "db/ip/system/submodules/system_nios2_gen2_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232233554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232233554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: SYSTEM_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "3 SYSTEM_nios2_gen2_0_cpu_bht_module " "Found entity 3: SYSTEM_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "4 SYSTEM_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: SYSTEM_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "5 SYSTEM_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: SYSTEM_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "6 SYSTEM_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: SYSTEM_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "7 SYSTEM_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: SYSTEM_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "8 SYSTEM_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: SYSTEM_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "9 SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "10 SYSTEM_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: SYSTEM_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "11 SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "12 SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "13 SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "14 SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "15 SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "16 SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "17 SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "18 SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "19 SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "20 SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "21 SYSTEM_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: SYSTEM_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "22 SYSTEM_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: SYSTEM_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "23 SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "24 SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "25 SYSTEM_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: SYSTEM_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "26 SYSTEM_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: SYSTEM_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""} { "Info" "ISGN_ENTITY_NAME" "27 SYSTEM_nios2_gen2_0_cpu " "Found entity 27: SYSTEM_nios2_gen2_0_cpu" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_mult_cell " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_nios2_gen2_0_cpu_test_bench " "Found entity 1: SYSTEM_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_sdram_input_efifo_module " "Found entity 1: SYSTEM_sdram_input_efifo_module" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234553 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYSTEM_sdram " "Found entity 2: SYSTEM_sdram" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_sysid_qsys_0 " "Found entity 1: SYSTEM_sysid_qsys_0" {  } { { "db/ip/system/submodules/system_sysid_qsys_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_timer_0 " "Found entity 1: SYSTEM_timer_0" {  } { { "db/ip/system/submodules/system_timer_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system/submodules/altera_default_burst_converter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234670 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234717 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234717 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234717 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234717 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232234726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234802 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560232234884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232234892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232234892 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP.v(104) " "Verilog HDL Instantiation warning at TOP.v(104): instance has no name" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1560232234894 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(318) " "Verilog HDL or VHDL warning at system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1560232234924 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(328) " "Verilog HDL or VHDL warning at system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1560232234924 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(338) " "Verilog HDL or VHDL warning at system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1560232234924 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(682) " "Verilog HDL or VHDL warning at system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1560232234926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560232235667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 TOP.v(120) " "Verilog HDL assignment warning at TOP.v(120): truncated value with size 32 to match size of target (17)" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232235669 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buff_pvt TOP.v(116) " "Verilog HDL Always Construct warning at TOP.v(116): inferring latch(es) for variable \"buff_pvt\", which holds its previous value in one or more paths through the always construct" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560232235670 "|TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDCON\[2..0\] TOP.v(27) " "Output port \"LCDCON\[2..0\]\" at TOP.v(27) has no driver" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560232235673 "|TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff_pvt\[0\] TOP.v(120) " "Inferred latch for \"buff_pvt\[0\]\" at TOP.v(120)" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232235674 "|TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff_pvt\[1\] TOP.v(120) " "Inferred latch for \"buff_pvt\[1\]\" at TOP.v(120)" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232235674 "|TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff_pvt\[2\] TOP.v(120) " "Inferred latch for \"buff_pvt\[2\]\" at TOP.v(120)" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232235674 "|TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff_pvt\[3\] TOP.v(120) " "Inferred latch for \"buff_pvt\[3\]\" at TOP.v(120)" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232235674 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM SYSTEM:SYSTEM_inst " "Elaborating entity \"SYSTEM\" for hierarchy \"SYSTEM:SYSTEM_inst\"" {  } { { "resource/TOP.v" "SYSTEM_inst" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232235697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_bufferram_out SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out " "Elaborating entity \"SYSTEM_bufferram_out\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\"" {  } { { "db/ip/system/system.v" "bufferram_out" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232235737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_bufferram_out.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_bufferram_out.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232236045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_bufferram_out.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_bufferram_out.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232236068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram " "Instantiated megafunction \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 96000 " "Parameter \"maximum_depth\" = \"96000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 96000 " "Parameter \"numwords_a\" = \"96000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 96000 " "Parameter \"numwords_b\" = \"96000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232236068 ""}  } { { "db/ip/system/submodules/system_bufferram_out.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_bufferram_out.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232236068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_npv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_npv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_npv1 " "Found entity 1: altsyncram_npv1" {  } { { "db/altsyncram_npv1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_npv1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232236234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232236234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_npv1 SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated " "Elaborating entity \"altsyncram_npv1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232236243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7ua " "Found entity 1: decode_7ua" {  } { { "db/decode_7ua.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/decode_7ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232236437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232236437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7ua SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|decode_7ua:decode2 " "Elaborating entity \"decode_7ua\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|decode_7ua:decode2\"" {  } { { "db/altsyncram_npv1.tdf" "decode2" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_npv1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232236451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6qb " "Found entity 1: mux_6qb" {  } { { "db/mux_6qb.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/mux_6qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232236582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232236582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6qb SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|mux_6qb:mux4 " "Elaborating entity \"mux_6qb\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|mux_6qb:mux4\"" {  } { { "db/altsyncram_npv1.tdf" "mux4" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_npv1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232236595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_jtag_uart_0 SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SYSTEM_jtag_uart_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/system/system.v" "jtag_uart_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232236698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_jtag_uart_0_scfifo_w SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w " "Elaborating entity \"SYSTEM_jtag_uart_0_scfifo_w\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_SYSTEM_jtag_uart_0_scfifo_w" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232236723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "wfifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232237110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232237128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232237129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232237129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232237129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232237129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232237129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232237129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232237129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232237129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232237129 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232237129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232237243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232237243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232237253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232237324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232237324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232237339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232237407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232237407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232237429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232237533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232237533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232237564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232237672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232237672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232237693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232237798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232237798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_w:the_SYSTEM_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232237819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_jtag_uart_0_scfifo_r SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_r:the_SYSTEM_jtag_uart_0_scfifo_r " "Elaborating entity \"SYSTEM_jtag_uart_0_scfifo_r\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|SYSTEM_jtag_uart_0_scfifo_r:the_SYSTEM_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_SYSTEM_jtag_uart_0_scfifo_r" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232237930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "SYSTEM_jtag_uart_0_alt_jtag_atlantic" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232238533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232238575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232238575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232238575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232238575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232238575 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232238575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232239319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SYSTEM_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232239540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"SYSTEM_nios2_gen2_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/system/system.v" "nios2_gen2_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232239625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0.v" "cpu" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232239687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_test_bench SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_test_bench:the_SYSTEM_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_test_bench\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_test_bench:the_SYSTEM_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_test_bench" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232240179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_ic_data_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_ic_data" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232240252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232240302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232240448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232240448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_data_module:SYSTEM_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232240460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_ic_tag_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_ic_tag" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232240572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232240619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ead1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ead1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ead1 " "Found entity 1: altsyncram_ead1" {  } { { "db/altsyncram_ead1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_ead1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232240770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232240770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ead1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ead1:auto_generated " "Elaborating entity \"altsyncram_ead1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_ic_tag_module:SYSTEM_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ead1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232240782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_bht_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_bht_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_bht" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232240892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232240935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232241079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232241079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_bht_module:SYSTEM_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232241091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_register_bank_a_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_register_bank_a" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232241198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232241243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232241389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232241389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_a_module:SYSTEM_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232241402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_register_bank_b_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_b_module:SYSTEM_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_register_bank_b_module:SYSTEM_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_register_bank_b" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232241513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_mult_cell SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_mult_cell" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232241633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232241752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232241881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232241881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232241896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232242305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232242421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232242527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232242595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232242804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232243421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232243490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232243694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232243908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232243979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232244051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232244389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232245964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232246427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232246501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232246660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232246727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232246923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232247121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_dc_tag_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_dc_tag" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232255821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232255871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mic1 " "Found entity 1: altsyncram_mic1" {  } { { "db/altsyncram_mic1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_mic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232256020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232256020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mic1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_mic1:auto_generated " "Elaborating entity \"altsyncram_mic1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_tag_module:SYSTEM_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_mic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232256033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_dc_data_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_dc_data" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232256144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232256206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232256398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232256398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_data_module:SYSTEM_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232256411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_dc_victim_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_dc_victim" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232256526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232256572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232256766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232256766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_dc_victim_module:SYSTEM_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232256782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232256908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232256999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_break SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_break:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_break:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode:SYSTEM_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_dtrace\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_td_mode:SYSTEM_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_oci_im SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_im:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_im:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232257991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg:the_SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg:the_SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_nios2_ocimem SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232258400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232258400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_ocimem:the_SYSTEM_nios2_gen2_0_cpu_nios2_ocimem\|SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram_module:SYSTEM_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_debug_slave_tck SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|SYSTEM_nios2_gen2_0_cpu_debug_slave_tck:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|SYSTEM_nios2_gen2_0_cpu_debug_slave_tck:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_SYSTEM_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_SYSTEM_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "SYSTEM_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232258989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper:the_SYSTEM_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SYSTEM_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_sdram SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram " "Elaborating entity \"SYSTEM_sdram\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\"" {  } { { "db/ip/system/system.v" "sdram" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_sdram_input_efifo_module SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|SYSTEM_sdram_input_efifo_module:the_SYSTEM_sdram_input_efifo_module " "Elaborating entity \"SYSTEM_sdram_input_efifo_module\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|SYSTEM_sdram_input_efifo_module:the_SYSTEM_sdram_input_efifo_module\"" {  } { { "db/ip/system/submodules/system_sdram.v" "the_SYSTEM_sdram_input_efifo_module" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_sysid_qsys_0 SYSTEM:SYSTEM_inst\|SYSTEM_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"SYSTEM_sysid_qsys_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/system/system.v" "sysid_qsys_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_timer_0 SYSTEM:SYSTEM_inst\|SYSTEM_timer_0:timer_0 " "Elaborating entity \"SYSTEM_timer_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_timer_0:timer_0\"" {  } { { "db/ip/system/system.v" "timer_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SYSTEM_mm_interconnect_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.v" "mm_interconnect_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bufferram_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bufferram_out_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232259999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bufferram_out_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bufferram_out_s1_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_agent" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bufferram_out_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bufferram_out_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bufferram_out_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bufferram_out_s1_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_agent_rsp_fifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router:router " "Elaborating entity \"SYSTEM_mm_interconnect_0_router\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_default_decode SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router:router\|SYSTEM_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_default_decode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router:router\|SYSTEM_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_001 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_001\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_001_default_decode SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_001:router_001\|SYSTEM_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_001:router_001\|SYSTEM_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_002 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_002\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_002_default_decode SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_002:router_002\|SYSTEM_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_002:router_002\|SYSTEM_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_003 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_003\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_003" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_003_default_decode SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_003:router_003\|SYSTEM_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_003_default_decode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_003:router_003\|SYSTEM_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_006 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_006\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_006" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_router_006_default_decode SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_006:router_006\|SYSTEM_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"SYSTEM_mm_interconnect_0_router_006_default_decode\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_router_006:router_006\|SYSTEM_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bufferram_out_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bufferram_out_s1_burst_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_burst_adapter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232260970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bufferram_out_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bufferram_out_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_cmd_demux SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SYSTEM_mm_interconnect_0_cmd_demux\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_cmd_demux_001 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SYSTEM_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_cmd_mux SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SYSTEM_mm_interconnect_0_cmd_mux\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_cmd_mux_001 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"SYSTEM_mm_interconnect_0_cmd_mux_001\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_rsp_demux SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SYSTEM_mm_interconnect_0_rsp_demux\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_rsp_demux_001 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"SYSTEM_mm_interconnect_0_rsp_demux_001\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_rsp_mux SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SYSTEM_mm_interconnect_0_rsp_mux\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_rsp_mux_001 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SYSTEM_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bufferram_out_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bufferram_out_s1_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_rsp_width_adapter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560232261567 "|TOP|SYSTEM:SYSTEM_inst|SYSTEM_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bufferram_out_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560232261569 "|TOP|SYSTEM:SYSTEM_inst|SYSTEM_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bufferram_out_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560232261569 "|TOP|SYSTEM:SYSTEM_inst|SYSTEM_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bufferram_out_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bufferram_out_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bufferram_out_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bufferram_out_s1_cmd_width_adapter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_avalon_st_adapter SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SYSTEM_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SYSTEM_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_avalon_st_adapter_004 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"SYSTEM_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_mm_interconnect_0:mm_interconnect_0\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SYSTEM_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_irq_mapper SYSTEM:SYSTEM_inst\|SYSTEM_irq_mapper:irq_mapper " "Elaborating entity \"SYSTEM_irq_mapper\" for hierarchy \"SYSTEM:SYSTEM_inst\|SYSTEM_irq_mapper:irq_mapper\"" {  } { { "db/ip/system/system.v" "irq_mapper" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/system.v" "rst_controller" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/system.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232261981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_PLL SDRAM_PLL:comb_8 " "Elaborating entity \"SDRAM_PLL\" for hierarchy \"SDRAM_PLL:comb_8\"" {  } { { "resource/TOP.v" "comb_8" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232262013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SDRAM_PLL:comb_8\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SDRAM_PLL:comb_8\|altpll:altpll_component\"" {  } { { "resource/GENERATED/SDRAM_PLL.v" "altpll_component" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/SDRAM_PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232262241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_PLL:comb_8\|altpll:altpll_component " "Elaborated megafunction instantiation \"SDRAM_PLL:comb_8\|altpll:altpll_component\"" {  } { { "resource/GENERATED/SDRAM_PLL.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/SDRAM_PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232262266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_PLL:comb_8\|altpll:altpll_component " "Instantiated megafunction \"SDRAM_PLL:comb_8\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=SDRAM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=SDRAM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232262267 ""}  } { { "resource/GENERATED/SDRAM_PLL.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/SDRAM_PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232262267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL_altpll " "Found entity 1: SDRAM_PLL_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232262424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232262424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_PLL_altpll SDRAM_PLL:comb_8\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated " "Elaborating entity \"SDRAM_PLL_altpll\" for hierarchy \"SDRAM_PLL:comb_8\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232262435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:LCD_inst " "Elaborating entity \"LCD\" for hierarchy \"LCD:LCD_inst\"" {  } { { "resource/TOP.v" "LCD_inst" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232262503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(64) " "Verilog HDL assignment warning at LCD.v(64): truncated value with size 32 to match size of target (6)" {  } { { "resource/HDL/LCD/LCD.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232262503 "|TOP|LCD:LCD_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CON LCD:LCD_inst\|LCD_CON:LCD_CON_inst " "Elaborating entity \"LCD_CON\" for hierarchy \"LCD:LCD_inst\|LCD_CON:LCD_CON_inst\"" {  } { { "resource/HDL/LCD/LCD.v" "LCD_CON_inst" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232262528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_CON.v(41) " "Verilog HDL assignment warning at LCD_CON.v(41): truncated value with size 32 to match size of target (6)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232262529 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LCD_CON.v(103) " "Verilog HDL assignment warning at LCD_CON.v(103): truncated value with size 32 to match size of target (10)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232262532 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LCD_CON.v(110) " "Verilog HDL assignment warning at LCD_CON.v(110): truncated value with size 32 to match size of target (10)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232262532 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LCD_CON.v(115) " "Verilog HDL assignment warning at LCD_CON.v(115): truncated value with size 32 to match size of target (10)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232262533 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LCD_CON.v(116) " "Verilog HDL assignment warning at LCD_CON.v(116): truncated value with size 32 to match size of target (9)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232262533 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 LCD_CON.v(117) " "Verilog HDL assignment warning at LCD_CON.v(117): truncated value with size 32 to match size of target (20)" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560232262533 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1560232263849 "|TOP|SYSTEM:SYSTEM_inst|SYSTEM_nios2_gen2_0:nios2_gen2_0|SYSTEM_nios2_gen2_0_cpu:cpu|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci|SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1560232265076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.06.11.14:51:09 Progress: Loading sld6d07277b/alt_sld_fab_wrapper_hw.tcl " "2019.06.11.14:51:09 Progress: Loading sld6d07277b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232269479 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232272536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232272729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232275826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232276004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232276184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232276384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232276393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232276400 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1560232277087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d07277b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6d07277b/alt_sld_fab.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232277417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232277417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232277553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232277553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232277588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232277588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232277683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232277683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232277808 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232277808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232277808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/sld6d07277b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232277914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232277914 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232285605 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232285605 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232285605 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560232285605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232285920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232285920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232285920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232285920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232285920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232285920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232285920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232285920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232285920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232285920 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232285920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232286060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232286060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232286201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_mult_cell:the_SYSTEM_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232286201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232286201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232286201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232286201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232286201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232286201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232286201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232286201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560232286201 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560232286201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560232286340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232286340 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1560232287939 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1560232287939 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1560232287994 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1560232287994 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1560232287994 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1560232287995 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1560232287995 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560232288010 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 356 -1 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 352 -1 0 } } { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 7651 -1 0 } } { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_jtag_uart_0.v" 398 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 5903 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 7660 -1 0 } } { "db/ip/system/submodules/system_timer_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_timer_0.v" 181 -1 0 } } { "db/ip/system/submodules/system_timer_0.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_timer_0.v" 190 -1 0 } } { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 5822 -1 0 } } { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560232288319 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560232288319 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[0\] GND " "Pin \"LCDCON\[0\]\" is stuck at GND" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232290719 "|TOP|LCDCON[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[1\] GND " "Pin \"LCDCON\[1\]\" is stuck at GND" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232290719 "|TOP|LCDCON[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[2\] GND " "Pin \"LCDCON\[2\]\" is stuck at GND" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232290719 "|TOP|LCDCON[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[4\] GND " "Pin \"LCDCON\[4\]\" is stuck at GND" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232290719 "|TOP|LCDCON[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[5\] VCC " "Pin \"LCDCON\[5\]\" is stuck at VCC" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232290719 "|TOP|LCDCON[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[7\] VCC " "Pin \"LCDCON\[7\]\" is stuck at VCC" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232290719 "|TOP|LCDCON[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[8\] VCC " "Pin \"LCDCON\[8\]\" is stuck at VCC" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232290719 "|TOP|LCDCON[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[10\] GND " "Pin \"LCDCON\[10\]\" is stuck at GND" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232290719 "|TOP|LCDCON[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDCON\[11\] VCC " "Pin \"LCDCON\[11\]\" is stuck at VCC" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232290719 "|TOP|LCDCON[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560232290719 "|TOP|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560232290719 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232291150 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "125 " "125 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560232295177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232295574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/output_files/soc_term.map.smsg " "Generated suppressed messages file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/output_files/soc_term.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232297051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560232301692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560232301692 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB\[1\] " "No output dependent on input pin \"PB\[1\]\"" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232302486 "|TOP|PB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB\[2\] " "No output dependent on input pin \"PB\[2\]\"" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232302486 "|TOP|PB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB\[3\] " "No output dependent on input pin \"PB\[3\]\"" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560232302486 "|TOP|PB[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560232302486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6200 " "Implemented 6200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560232302487 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560232302487 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1560232302487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5641 " "Implemented 5641 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560232302487 ""} { "Info" "ICUT_CUT_TM_RAMS" "447 " "Implemented 447 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560232302487 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1560232302487 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1560232302487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560232302487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5000 " "Peak virtual memory: 5000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560232302590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 14:51:42 2019 " "Processing ended: Tue Jun 11 14:51:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560232302590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560232302590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:42 " "Total CPU time (on all processors): 00:02:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560232302590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560232302590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560232304280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560232304287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 14:51:43 2019 " "Processing started: Tue Jun 11 14:51:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560232304287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560232304287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off soc_term -c soc_term " "Command: quartus_fit --read_settings_files=off --write_settings_files=off soc_term -c soc_term" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560232304287 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560232304599 ""}
{ "Info" "0" "" "Project  = soc_term" {  } {  } 0 0 "Project  = soc_term" 0 0 "Fitter" 0 0 1560232304599 ""}
{ "Info" "0" "" "Revision = soc_term" {  } {  } 0 0 "Revision = soc_term" 0 0 "Fitter" 0 0 1560232304599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560232304869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560232304870 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_term EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"soc_term\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560232304947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560232305014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560232305014 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SDRAM_PLL:comb_8\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"SDRAM_PLL:comb_8\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:comb_8\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for SDRAM_PLL:comb_8\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560232305081 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1560232305081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560232305439 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560232305458 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560232306480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560232306480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560232306480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560232306480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560232306480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560232306480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560232306480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560232306480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560232306480 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560232306480 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 22774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560232306495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 22776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560232306495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 22778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560232306495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 22780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560232306495 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560232306495 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560232306500 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560232307377 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560232309247 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1560232309247 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/__localworkspace/edu_activeprojects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'd:/__localworkspace/edu_activeprojects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1560232309360 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/__localworkspace/edu_activeprojects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/__localworkspace/edu_activeprojects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1560232309397 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|ram_block1a144~porta_we_reg CLK " "Register SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|ram_block1a144~porta_we_reg is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232309438 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560232309438 "|TOP|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] " "Node: LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register buff_pvt\[4\] LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] " "Register buff_pvt\[4\] is being clocked by LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232309438 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560232309438 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst|oVADDR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC " "Node: LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|vcnt\[9\] LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC " "Register LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|vcnt\[9\] is being clocked by LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232309438 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560232309438 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst|oHSYNC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: comb_8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560232309535 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1560232309535 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232309536 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232309536 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232309536 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1560232309536 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1560232309536 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560232309536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560232309536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560232309536 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1560232309536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oBRAM_CLK " "Destination node LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oBRAM_CLK" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDCON\[13\]~output " "Destination node LCDCON\[13\]~output" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 22704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310201 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560232310201 ""}  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 22763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:comb_8\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node SDRAM_PLL:comb_8\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310202 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/sdram_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310202 ""}  } { { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 21896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oBRAM_CLK  " "Automatically promoted node LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oBRAM_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310202 ""}  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 22142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310202 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560232310202 ""}  } { { "pzdyqx.vhd" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 21981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310202 ""}  } { { "pzdyqx.vhd" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 22003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\]  " "Automatically promoted node LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310202 ""}  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC  " "Automatically promoted node LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC~3 " "Destination node LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC~3" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 7146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDCON\[9\]~output " "Destination node LCDCON\[9\]~output" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 22700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310203 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560232310203 ""}  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310203 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 2297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310203 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560232310203 ""}  } { { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 6299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310203 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 6299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|active_rnw~2 " "Destination node SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|active_rnw~2" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 7465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|active_cs_n~0 " "Destination node SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|active_cs_n~0" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 7491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node SYSTEM:SYSTEM_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 7502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|i_refs\[0\] " "Destination node SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 1679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|i_refs\[2\] " "Destination node SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 1677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|i_refs\[1\] " "Destination node SYSTEM:SYSTEM_inst\|SYSTEM_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/system/submodules/system_sdram.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 1678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310203 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560232310203 ""}  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310203 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVSYNC  " "Automatically promoted node LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVSYNC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVSYNC~0 " "Destination node LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVSYNC~0" {  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 7137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDCON\[3\]~output " "Destination node LCDCON\[3\]~output" {  } { { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 22694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560232310204 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560232310204 ""}  } { { "resource/HDL/LCD/LCD_CON.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/HDL/LCD/LCD_CON.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560232310204 ""}  } { { "db/ip/system/submodules/system_nios2_gen2_0_cpu.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" 597 -1 0 } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYSTEM:SYSTEM_inst\|SYSTEM_nios2_gen2_0:nios2_gen2_0\|SYSTEM_nios2_gen2_0_cpu:cpu\|SYSTEM_nios2_gen2_0_cpu_nios2_oci:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci\|SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug:the_SYSTEM_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 2302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560232310204 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560232311431 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560232311441 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560232311441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560232311454 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560232311498 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1560232311499 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1560232311499 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560232311500 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560232311519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560232312493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1560232312504 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1560232312504 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1560232312504 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1560232312504 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1560232312504 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1560232312504 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560232312504 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "SDRAM_PLL:comb_8\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"SDRAM_PLL:comb_8\|altpll:altpll_component\|SDRAM_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/db/sdram_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "resource/GENERATED/SDRAM_PLL.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/GENERATED/SDRAM_PLL.v" 90 0 0 } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 104 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1560232312713 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[0\] " "Node \"LED_GREEN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[1\] " "Node \"LED_GREEN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[2\] " "Node \"LED_GREEN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[3\] " "Node \"LED_GREEN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[4\] " "Node \"LED_GREEN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[5\] " "Node \"LED_GREEN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[6\] " "Node \"LED_GREEN\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[7\] " "Node \"LED_GREEN\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[8\] " "Node \"LED_GREEN\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[0\] " "Node \"LED_RED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[10\] " "Node \"LED_RED\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[11\] " "Node \"LED_RED\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[12\] " "Node \"LED_RED\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[13\] " "Node \"LED_RED\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[14\] " "Node \"LED_RED\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[15\] " "Node \"LED_RED\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[16\] " "Node \"LED_RED\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[17\] " "Node \"LED_RED\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[1\] " "Node \"LED_RED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[2\] " "Node \"LED_RED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[3\] " "Node \"LED_RED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[4\] " "Node \"LED_RED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[5\] " "Node \"LED_RED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[6\] " "Node \"LED_RED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[7\] " "Node \"LED_RED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[8\] " "Node \"LED_RED\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED\[9\] " "Node \"LED_RED\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[00\] " "Node \"SW\[00\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[00\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[01\] " "Node \"SW\[01\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[01\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[02\] " "Node \"SW\[02\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[02\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[03\] " "Node \"SW\[03\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[03\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[04\] " "Node \"SW\[04\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[04\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[05\] " "Node \"SW\[05\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[05\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[06\] " "Node \"SW\[06\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[06\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[07\] " "Node \"SW\[07\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[07\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[08\] " "Node \"SW\[08\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[08\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[09\] " "Node \"SW\[09\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[09\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560232313723 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1560232313723 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560232313725 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560232313742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560232316947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560232318186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560232318301 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560232321288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560232321288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560232322629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560232328484 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560232328484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560232329793 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1560232329793 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560232329793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560232329797 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.79 " "Total time spent on timing analysis during the Fitter is 0.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560232330136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560232330237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560232330998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560232331002 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560232331745 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560232333429 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560232334821 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "33 Cyclone IV E " "33 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V Y2 " "Pin CLK uses I/O standard 2.5 V at Y2" {  } { { "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "resource/TOP.v" "" { Text "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/resource/TOP.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560232334878 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1560232334878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/output_files/soc_term.fit.smsg " "Generated suppressed messages file D:/__LocalWorkspace/Edu_ActiveProjects/y3s1_soc_term/project/output_files/soc_term.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560232335290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 63 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5810 " "Peak virtual memory: 5810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560232337496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 14:52:17 2019 " "Processing ended: Tue Jun 11 14:52:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560232337496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560232337496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560232337496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560232337496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560232338763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560232338769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 14:52:18 2019 " "Processing started: Tue Jun 11 14:52:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560232338769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560232338769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off soc_term -c soc_term " "Command: quartus_asm --read_settings_files=off --write_settings_files=off soc_term -c soc_term" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560232338770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560232339502 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560232342810 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560232342919 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1560232343077 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1560232343356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560232343507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 14:52:23 2019 " "Processing ended: Tue Jun 11 14:52:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560232343507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560232343507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560232343507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560232343507 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560232344221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560232345135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560232345141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 14:52:24 2019 " "Processing started: Tue Jun 11 14:52:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560232345141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560232345141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc_term -c soc_term " "Command: quartus_sta soc_term -c soc_term" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560232345142 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1560232345455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560232346522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560232346522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232346590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232346590 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560232347459 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1560232347459 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/__localworkspace/edu_activeprojects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'd:/__localworkspace/edu_activeprojects/y3s1_soc_term/project/db/ip/system/submodules/system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1560232347549 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/__localworkspace/edu_activeprojects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/__localworkspace/edu_activeprojects/y3s1_soc_term/project/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1560232347576 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|ram_block1a144~porta_we_reg CLK " "Register SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|ram_block1a144~porta_we_reg is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232347618 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560232347618 "|TOP|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] " "Node: LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register buff_pvt\[4\] LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] " "Register buff_pvt\[4\] is being clocked by LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232347618 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560232347618 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst|oVADDR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC " "Node: LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|vcnt\[9\] LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC " "Register LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|vcnt\[9\] is being clocked by LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232347618 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560232347618 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst|oHSYNC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: comb_8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560232347678 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560232347678 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232347678 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232347678 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232347678 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1560232347678 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560232347679 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560232347700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.948 " "Worst-case setup slack is 45.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.948               0.000 altera_reserved_tck  " "   45.948               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232347733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232347748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.489 " "Worst-case recovery slack is 47.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.489               0.000 altera_reserved_tck  " "   47.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232347755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.403 " "Worst-case removal slack is 1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.403               0.000 altera_reserved_tck  " "    1.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232347762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.549 " "Worst-case minimum pulse width slack is 49.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.549               0.000 altera_reserved_tck  " "   49.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232347768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232347768 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232347843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232347843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232347843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232347843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.233 ns " "Worst Case Available Settling Time: 197.233 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232347843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232347843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232347843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232347843 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560232347843 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560232347852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560232347888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560232348649 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|ram_block1a144~porta_we_reg CLK " "Register SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|ram_block1a144~porta_we_reg is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232349026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560232349026 "|TOP|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] " "Node: LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register buff_pvt\[4\] LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] " "Register buff_pvt\[4\] is being clocked by LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232349026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560232349026 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst|oVADDR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC " "Node: LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|vcnt\[9\] LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC " "Register LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|vcnt\[9\] is being clocked by LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232349026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560232349026 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst|oHSYNC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: comb_8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560232349034 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560232349034 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232349034 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232349034 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232349034 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1560232349034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.468 " "Worst-case setup slack is 46.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.468               0.000 altera_reserved_tck  " "   46.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232349060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232349069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.787 " "Worst-case recovery slack is 47.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.787               0.000 altera_reserved_tck  " "   47.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232349077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.289 " "Worst-case removal slack is 1.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 altera_reserved_tck  " "    1.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232349084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.478 " "Worst-case minimum pulse width slack is 49.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.478               0.000 altera_reserved_tck  " "   49.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232349095 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.477 ns " "Worst Case Available Settling Time: 197.477 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349169 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560232349169 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560232349177 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|ram_block1a144~porta_we_reg CLK " "Register SYSTEM:SYSTEM_inst\|SYSTEM_bufferram_out:bufferram_out\|altsyncram:the_altsyncram\|altsyncram_npv1:auto_generated\|ram_block1a144~porta_we_reg is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232349433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560232349433 "|TOP|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] " "Node: LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register buff_pvt\[4\] LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\] " "Register buff_pvt\[4\] is being clocked by LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oVADDR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232349433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560232349433 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst|oVADDR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC " "Node: LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|vcnt\[9\] LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC " "Register LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|vcnt\[9\] is being clocked by LCD:LCD_inst\|LCD_CON:LCD_CON_inst\|oHSYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560232349433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560232349433 "|TOP|LCD:LCD_inst|LCD_CON:LCD_CON_inst|oHSYNC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: comb_8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560232349441 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560232349441 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232349441 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232349441 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1560232349441 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1560232349441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.390 " "Worst-case setup slack is 48.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.390               0.000 altera_reserved_tck  " "   48.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232349452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232349471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.077 " "Worst-case recovery slack is 49.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.077               0.000 altera_reserved_tck  " "   49.077               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232349479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.660 " "Worst-case removal slack is 0.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 altera_reserved_tck  " "    0.660               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232349487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.302 " "Worst-case minimum pulse width slack is 49.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302               0.000 altera_reserved_tck  " "   49.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560232349497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560232349497 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.690 ns " "Worst Case Available Settling Time: 198.690 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560232349579 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560232349579 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560232350051 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560232350054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560232350228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 14:52:30 2019 " "Processing ended: Tue Jun 11 14:52:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560232350228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560232350228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560232350228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560232350228 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 136 s " "Quartus Prime Full Compilation was successful. 0 errors, 136 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560232351034 ""}
