module dff_behav (input  wire D,input  wire clk,output reg  Q); 
 
    // On rising edge of clock, capture D into Q 
    always @(posedge clk) 
        Q <= D; 
 
endmodule 
 
 
module tb_dff_beh; 
 
    reg D, clk; 
    wire Q; 
 
    // Instantiate the D flip-flop 
    dff_behav u(D,clk,Q); 
         
    // Generate a clock signal (period = 10 ns) 
    always 
  
 #5 clk = ~clk; 
 
    initial 
     begin 
        $dumpfile("dff_behav.vcd"); 
        $dumpvars(1); 
 
        // Initialize 
        clk = 0; D = 0; 
 
        D = 1; #10; 
        D = 0; #10; 
        D = 1; #20; 
 
        $finish; 
    end 
 
endmodule
