Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov 30 18:45:45 2024
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ZYNQ_CORE_wrapper_timing_summary_routed.rpt -pb ZYNQ_CORE_wrapper_timing_summary_routed.pb -rpx ZYNQ_CORE_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZYNQ_CORE_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.212        0.000                      0                   56        0.170        0.000                      0                   56        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         15.212        0.000                      0                   56        0.170        0.000                      0                   56        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.993ns (23.525%)  route 3.228ns (76.475%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 22.862 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.862     3.156    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419     3.575 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/Q
                         net (fo=6, routed)           0.898     4.473    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.296     4.769 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3/O
                         net (fo=3, routed)           0.737     5.506    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3_n_0
    SLICE_X109Y62        LUT2 (Prop_lut2_I0_O)        0.124     5.630 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5/O
                         net (fo=16, routed)          1.028     6.658    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5_n_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I0_O)        0.154     6.812 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[1]_i_1/O
                         net (fo=1, routed)           0.565     7.377    ZYNQ_CORE_i/PWM_TEST_0/inst/p_0_in[1]
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.683    22.862    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                         clock pessimism              0.294    23.156    
                         clock uncertainty           -0.302    22.854    
    SLICE_X113Y61        FDCE (Setup_fdce_C_D)       -0.265    22.589    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
  -------------------------------------------------------------------
                         required time                         22.589    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.988ns (25.568%)  route 2.876ns (74.432%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 22.857 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.862     3.156    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419     3.575 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/Q
                         net (fo=6, routed)           0.898     4.473    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.296     4.769 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3/O
                         net (fo=3, routed)           0.737     5.506    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3_n_0
    SLICE_X109Y62        LUT2 (Prop_lut2_I0_O)        0.124     5.630 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5/O
                         net (fo=16, routed)          0.678     6.308    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5_n_0
    SLICE_X110Y63        LUT2 (Prop_lut2_I1_O)        0.149     6.457 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1/O
                         net (fo=10, routed)          0.563     7.020    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1_n_0
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.678    22.857    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/C
                         clock pessimism              0.229    23.086    
                         clock uncertainty           -0.302    22.784    
    SLICE_X109Y63        FDCE (Setup_fdce_C_CE)      -0.413    22.371    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.988ns (25.568%)  route 2.876ns (74.432%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 22.857 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.862     3.156    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419     3.575 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/Q
                         net (fo=6, routed)           0.898     4.473    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.296     4.769 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3/O
                         net (fo=3, routed)           0.737     5.506    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3_n_0
    SLICE_X109Y62        LUT2 (Prop_lut2_I0_O)        0.124     5.630 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5/O
                         net (fo=16, routed)          0.678     6.308    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5_n_0
    SLICE_X110Y63        LUT2 (Prop_lut2_I1_O)        0.149     6.457 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1/O
                         net (fo=10, routed)          0.563     7.020    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1_n_0
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.678    22.857    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/C
                         clock pessimism              0.229    23.086    
                         clock uncertainty           -0.302    22.784    
    SLICE_X109Y63        FDCE (Setup_fdce_C_CE)      -0.413    22.371    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.988ns (25.568%)  route 2.876ns (74.432%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 22.857 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.862     3.156    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419     3.575 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/Q
                         net (fo=6, routed)           0.898     4.473    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.296     4.769 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3/O
                         net (fo=3, routed)           0.737     5.506    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3_n_0
    SLICE_X109Y62        LUT2 (Prop_lut2_I0_O)        0.124     5.630 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5/O
                         net (fo=16, routed)          0.678     6.308    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5_n_0
    SLICE_X110Y63        LUT2 (Prop_lut2_I1_O)        0.149     6.457 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1/O
                         net (fo=10, routed)          0.563     7.020    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1_n_0
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.678    22.857    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/C
                         clock pessimism              0.229    23.086    
                         clock uncertainty           -0.302    22.784    
    SLICE_X109Y63        FDCE (Setup_fdce_C_CE)      -0.413    22.371    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.988ns (25.568%)  route 2.876ns (74.432%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 22.857 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.862     3.156    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419     3.575 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/Q
                         net (fo=6, routed)           0.898     4.473    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.296     4.769 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3/O
                         net (fo=3, routed)           0.737     5.506    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3_n_0
    SLICE_X109Y62        LUT2 (Prop_lut2_I0_O)        0.124     5.630 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5/O
                         net (fo=16, routed)          0.678     6.308    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5_n_0
    SLICE_X110Y63        LUT2 (Prop_lut2_I1_O)        0.149     6.457 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1/O
                         net (fo=10, routed)          0.563     7.020    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1_n_0
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.678    22.857    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/C
                         clock pessimism              0.229    23.086    
                         clock uncertainty           -0.302    22.784    
    SLICE_X109Y63        FDCE (Setup_fdce_C_CE)      -0.413    22.371    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.988ns (25.568%)  route 2.876ns (74.432%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 22.857 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.862     3.156    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419     3.575 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/Q
                         net (fo=6, routed)           0.898     4.473    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.296     4.769 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3/O
                         net (fo=3, routed)           0.737     5.506    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3_n_0
    SLICE_X109Y62        LUT2 (Prop_lut2_I0_O)        0.124     5.630 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5/O
                         net (fo=16, routed)          0.678     6.308    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5_n_0
    SLICE_X110Y63        LUT2 (Prop_lut2_I1_O)        0.149     6.457 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1/O
                         net (fo=10, routed)          0.563     7.020    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1_n_0
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.678    22.857    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[5]/C
                         clock pessimism              0.229    23.086    
                         clock uncertainty           -0.302    22.784    
    SLICE_X109Y63        FDCE (Setup_fdce_C_CE)      -0.413    22.371    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[5]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.352ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.988ns (25.293%)  route 2.918ns (74.707%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.862     3.156    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419     3.575 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/Q
                         net (fo=6, routed)           0.898     4.473    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.296     4.769 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3/O
                         net (fo=3, routed)           0.737     5.506    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3_n_0
    SLICE_X109Y62        LUT2 (Prop_lut2_I0_O)        0.124     5.630 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5/O
                         net (fo=16, routed)          0.678     6.308    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5_n_0
    SLICE_X110Y63        LUT2 (Prop_lut2_I1_O)        0.149     6.457 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1/O
                         net (fo=10, routed)          0.605     7.062    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1_n_0
    SLICE_X110Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.681    22.860    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[6]/C
                         clock pessimism              0.269    23.129    
                         clock uncertainty           -0.302    22.827    
    SLICE_X110Y63        FDCE (Setup_fdce_C_CE)      -0.413    22.414    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[6]
  -------------------------------------------------------------------
                         required time                         22.414    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                 15.352    

Slack (MET) :             15.352ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.988ns (25.293%)  route 2.918ns (74.707%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.862     3.156    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419     3.575 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/Q
                         net (fo=6, routed)           0.898     4.473    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.296     4.769 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3/O
                         net (fo=3, routed)           0.737     5.506    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3_n_0
    SLICE_X109Y62        LUT2 (Prop_lut2_I0_O)        0.124     5.630 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5/O
                         net (fo=16, routed)          0.678     6.308    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5_n_0
    SLICE_X110Y63        LUT2 (Prop_lut2_I1_O)        0.149     6.457 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1/O
                         net (fo=10, routed)          0.605     7.062    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1_n_0
    SLICE_X110Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.681    22.860    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[7]/C
                         clock pessimism              0.269    23.129    
                         clock uncertainty           -0.302    22.827    
    SLICE_X110Y63        FDCE (Setup_fdce_C_CE)      -0.413    22.414    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[7]
  -------------------------------------------------------------------
                         required time                         22.414    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                 15.352    

Slack (MET) :             15.385ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.828ns (20.485%)  route 3.214ns (79.515%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 22.859 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.860     3.154    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDCE (Prop_fdce_C_Q)         0.456     3.610 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[7]/Q
                         net (fo=6, routed)           1.126     4.736    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[7]
    SLICE_X109Y61        LUT6 (Prop_lut6_I4_O)        0.124     4.860 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_4/O
                         net (fo=4, routed)           0.175     5.035    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_4_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I1_O)        0.124     5.159 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.292    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I3_O)        0.124     6.416 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.780     7.196    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s
    SLICE_X109Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.680    22.859    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/C
                         clock pessimism              0.229    23.088    
                         clock uncertainty           -0.302    22.786    
    SLICE_X109Y61        FDCE (Setup_fdce_C_CE)      -0.205    22.581    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]
  -------------------------------------------------------------------
                         required time                         22.581    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                 15.385    

Slack (MET) :             15.434ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.963ns (23.727%)  route 3.096ns (76.273%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 22.862 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.862     3.156    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419     3.575 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/Q
                         net (fo=6, routed)           0.898     4.473    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.296     4.769 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3/O
                         net (fo=3, routed)           0.737     5.506    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_3_n_0
    SLICE_X109Y62        LUT2 (Prop_lut2_I0_O)        0.124     5.630 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5/O
                         net (fo=16, routed)          1.041     6.671    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_5_n_0
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.124     6.795 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_1/O
                         net (fo=6, routed)           0.419     7.215    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[5]_i_1_n_0
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.683    22.862    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]/C
                         clock pessimism              0.294    23.156    
                         clock uncertainty           -0.302    22.854    
    SLICE_X113Y61        FDCE (Setup_fdce_C_CE)      -0.205    22.649    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[1]
  -------------------------------------------------------------------
                         required time                         22.649    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 15.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.634     0.970    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[5]/Q
                         net (fo=8, routed)           0.088     1.199    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[5]
    SLICE_X111Y60        LUT6 (Prop_lut6_I4_O)        0.045     1.244 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[6]_i_1/O
                         net (fo=1, routed)           0.000     1.244    ZYNQ_CORE_i/PWM_TEST_0/inst/p_0_in__1[6]
    SLICE_X111Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.906     1.272    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X111Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[6]/C
                         clock pessimism             -0.289     0.983    
    SLICE_X111Y60        FDCE (Hold_fdce_C_D)         0.091     1.074    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.133%)  route 0.134ns (41.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.633     0.969    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg/Q
                         net (fo=4, routed)           0.134     1.244    ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg_n_0
    SLICE_X112Y62        LUT6 (Prop_lut6_I1_O)        0.045     1.289 r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.289    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_1_n_0
    SLICE_X112Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.904     1.270    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X112Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[0]/C
                         clock pessimism             -0.286     0.984    
    SLICE_X112Y62        FDCE (Hold_fdce_C_D)         0.121     1.105    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.133%)  route 0.134ns (41.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.633     0.969    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg/Q
                         net (fo=4, routed)           0.134     1.244    ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg_n_0
    SLICE_X112Y62        LUT6 (Prop_lut6_I1_O)        0.045     1.289 r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.289    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[1]_i_1_n_0
    SLICE_X112Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.904     1.270    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X112Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[1]/C
                         clock pessimism             -0.286     0.984    
    SLICE_X112Y62        FDCE (Hold_fdce_C_D)         0.121     1.105    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.010%)  route 0.174ns (47.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.633     0.969    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/Q
                         net (fo=7, routed)           0.174     1.284    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I4_O)        0.048     1.332 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[3]_i_1/O
                         net (fo=1, routed)           0.000     1.332    ZYNQ_CORE_i/PWM_TEST_0/inst/p_0_in[3]
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.906     1.272    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[3]/C
                         clock pessimism             -0.286     0.986    
    SLICE_X113Y61        FDCE (Hold_fdce_C_D)         0.107     1.093    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.634     0.970    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[2]/Q
                         net (fo=5, routed)           0.146     1.257    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[2]
    SLICE_X113Y61        LUT6 (Prop_lut6_I5_O)        0.045     1.302 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[4]_i_1/O
                         net (fo=1, routed)           0.000     1.302    ZYNQ_CORE_i/PWM_TEST_0/inst/p_0_in[4]
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.906     1.272    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[4]/C
                         clock pessimism             -0.302     0.970    
    SLICE_X113Y61        FDCE (Hold_fdce_C_D)         0.092     1.062    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.633     0.969    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/Q
                         net (fo=7, routed)           0.168     1.278    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]
    SLICE_X109Y61        LUT5 (Prop_lut5_I1_O)        0.042     1.320 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[8]_i_1/O
                         net (fo=1, routed)           0.000     1.320    ZYNQ_CORE_i/PWM_TEST_0/inst/p_0_in__1[8]
    SLICE_X109Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.903     1.269    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/C
                         clock pessimism             -0.300     0.969    
    SLICE_X109Y61        FDCE (Hold_fdce_C_D)         0.105     1.074    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.631     0.967    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDCE (Prop_fdce_C_Q)         0.141     1.108 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/Q
                         net (fo=13, routed)          0.170     1.278    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]
    SLICE_X109Y63        LUT5 (Prop_lut5_I2_O)        0.043     1.321 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[3]_i_1/O
                         net (fo=1, routed)           0.000     1.321    ZYNQ_CORE_i/PWM_TEST_0/inst/p_0_in__0[3]
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.900     1.266    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/C
                         clock pessimism             -0.299     0.967    
    SLICE_X109Y63        FDCE (Hold_fdce_C_D)         0.107     1.074    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.633     0.969    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/Q
                         net (fo=7, routed)           0.174     1.284    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]
    SLICE_X113Y61        LUT4 (Prop_lut4_I2_O)        0.045     1.329 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[2]_i_1/O
                         net (fo=1, routed)           0.000     1.329    ZYNQ_CORE_i/PWM_TEST_0/inst/p_0_in[2]
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.906     1.272    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[2]/C
                         clock pessimism             -0.286     0.986    
    SLICE_X113Y61        FDCE (Hold_fdce_C_D)         0.091     1.077    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.782%)  route 0.229ns (55.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.633     0.969    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/Q
                         net (fo=7, routed)           0.229     1.339    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]
    SLICE_X112Y61        LUT6 (Prop_lut6_I2_O)        0.045     1.384 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_2/O
                         net (fo=1, routed)           0.000     1.384    ZYNQ_CORE_i/PWM_TEST_0/inst/p_0_in__1[9]
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.906     1.272    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[9]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X112Y61        FDCE (Hold_fdce_C_D)         0.120     1.128    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.633     0.969    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     1.110 f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/Q
                         net (fo=7, routed)           0.168     1.278    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]
    SLICE_X113Y62        LUT1 (Prop_lut1_I0_O)        0.045     1.323 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us[0]_i_1/O
                         net (fo=1, routed)           0.000     1.323    ZYNQ_CORE_i/PWM_TEST_0/inst/p_0_in[0]
    SLICE_X113Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.904     1.270    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X113Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]/C
                         clock pessimism             -0.301     0.969    
    SLICE_X113Y62        FDCE (Hold_fdce_C_D)         0.091     1.060    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_us_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y62   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X108Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y62   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y62   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y63   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y62   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y62   ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 4.053ns (69.073%)  route 1.815ns (30.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.861     3.155    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X112Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.518     3.673 r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[0]/Q
                         net (fo=2, routed)           1.815     5.488    led1_0_OBUF
    P20                  OBUF (Prop_obuf_I_O)         3.535     9.022 r  led1_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.022    led1_0
    P20                                                               r  led1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 4.038ns (70.634%)  route 1.679ns (29.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.861     3.155    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X112Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.518     3.673 r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[1]/Q
                         net (fo=2, routed)           1.679     5.352    led2_0_OBUF
    P21                  OBUF (Prop_obuf_I_O)         3.520     8.872 r  led2_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.872    led2_0
    P21                                                               r  led2_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.385ns (79.927%)  route 0.348ns (20.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.633     0.969    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X112Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.164     1.133 r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[1]/Q
                         net (fo=2, routed)           0.348     1.480    led2_0_OBUF
    P21                  OBUF (Prop_obuf_I_O)         1.221     2.702 r  led2_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.702    led2_0
    P21                                                               r  led2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.399ns (77.661%)  route 0.403ns (22.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.633     0.969    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X112Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.164     1.133 r  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state_reg[0]/Q
                         net (fo=2, routed)           0.403     1.535    led1_0_OBUF
    P20                  OBUF (Prop_obuf_I_O)         1.235     2.771 r  led1_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.771    led1_0
    P20                                                               r  led1_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.449ns  (logic 0.248ns (3.330%)  route 7.201ns (96.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=9, routed)           5.288     5.288    ZYNQ_CORE_i/PWM_TEST_0/inst/enable
    SLICE_X109Y61        LUT6 (Prop_lut6_I0_O)        0.124     5.412 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.545    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.780     7.449    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s
    SLICE_X109Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.680     2.859    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.312ns  (logic 0.248ns (3.392%)  route 7.064ns (96.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=9, routed)           5.288     5.288    ZYNQ_CORE_i/PWM_TEST_0/inst/enable
    SLICE_X109Y61        LUT6 (Prop_lut6_I0_O)        0.124     5.412 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.545    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.644     7.312    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.684     2.863    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.312ns  (logic 0.248ns (3.392%)  route 7.064ns (96.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=9, routed)           5.288     5.288    ZYNQ_CORE_i/PWM_TEST_0/inst/enable
    SLICE_X109Y61        LUT6 (Prop_lut6_I0_O)        0.124     5.412 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.545    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.644     7.312    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.684     2.863    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.312ns  (logic 0.248ns (3.392%)  route 7.064ns (96.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=9, routed)           5.288     5.288    ZYNQ_CORE_i/PWM_TEST_0/inst/enable
    SLICE_X109Y61        LUT6 (Prop_lut6_I0_O)        0.124     5.412 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.545    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.644     7.312    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.684     2.863    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[2]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.312ns  (logic 0.248ns (3.392%)  route 7.064ns (96.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=9, routed)           5.288     5.288    ZYNQ_CORE_i/PWM_TEST_0/inst/enable
    SLICE_X109Y61        LUT6 (Prop_lut6_I0_O)        0.124     5.412 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.545    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.644     7.312    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.684     2.863    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[3]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.312ns  (logic 0.248ns (3.392%)  route 7.064ns (96.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=9, routed)           5.288     5.288    ZYNQ_CORE_i/PWM_TEST_0/inst/enable
    SLICE_X109Y61        LUT6 (Prop_lut6_I0_O)        0.124     5.412 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.545    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.644     7.312    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.684     2.863    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[4]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.312ns  (logic 0.248ns (3.392%)  route 7.064ns (96.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=9, routed)           5.288     5.288    ZYNQ_CORE_i/PWM_TEST_0/inst/enable
    SLICE_X109Y61        LUT6 (Prop_lut6_I0_O)        0.124     5.412 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.545    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.644     7.312    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.684     2.863    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[5]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.312ns  (logic 0.248ns (3.392%)  route 7.064ns (96.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=9, routed)           5.288     5.288    ZYNQ_CORE_i/PWM_TEST_0/inst/enable
    SLICE_X109Y61        LUT6 (Prop_lut6_I0_O)        0.124     5.412 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.545    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.644     7.312    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s
    SLICE_X111Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.684     2.863    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X111Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[6]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.312ns  (logic 0.248ns (3.392%)  route 7.064ns (96.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=9, routed)           5.288     5.288    ZYNQ_CORE_i/PWM_TEST_0/inst/enable
    SLICE_X109Y61        LUT6 (Prop_lut6_I0_O)        0.124     5.412 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.545    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.644     7.312    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s
    SLICE_X111Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.684     2.863    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X111Y60        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[7]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 0.274ns (3.753%)  route 7.026ns (96.247%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=9, routed)           5.288     5.288    ZYNQ_CORE_i/PWM_TEST_0/inst/enable
    SLICE_X109Y61        LUT6 (Prop_lut6_I0_O)        0.124     5.412 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3/O
                         net (fo=12, routed)          1.133     6.545    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_3_n_0
    SLICE_X110Y63        LUT2 (Prop_lut2_I0_O)        0.150     6.695 r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1/O
                         net (fo=10, routed)          0.605     7.300    ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms[9]_i_1_n_0
    SLICE_X110Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.681     2.860    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.739     1.739    ZYNQ_CORE_i/PWM_TEST_0/inst/rstn
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.045     1.784 f  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2/O
                         net (fo=30, routed)          0.252     2.035    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2_n_0
    SLICE_X109Y63        FDCE                                         f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.900     1.266    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.739     1.739    ZYNQ_CORE_i/PWM_TEST_0/inst/rstn
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.045     1.784 f  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2/O
                         net (fo=30, routed)          0.252     2.035    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2_n_0
    SLICE_X109Y63        FDCE                                         f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.900     1.266    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.739     1.739    ZYNQ_CORE_i/PWM_TEST_0/inst/rstn
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.045     1.784 f  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2/O
                         net (fo=30, routed)          0.252     2.035    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2_n_0
    SLICE_X109Y63        FDCE                                         f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.900     1.266    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[2]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.739     1.739    ZYNQ_CORE_i/PWM_TEST_0/inst/rstn
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.045     1.784 f  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2/O
                         net (fo=30, routed)          0.252     2.035    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2_n_0
    SLICE_X109Y63        FDCE                                         f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.900     1.266    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[3]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.739     1.739    ZYNQ_CORE_i/PWM_TEST_0/inst/rstn
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.045     1.784 f  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2/O
                         net (fo=30, routed)          0.252     2.035    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2_n_0
    SLICE_X109Y63        FDCE                                         f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.900     1.266    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[5]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.739     1.739    ZYNQ_CORE_i/PWM_TEST_0/inst/rstn
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.045     1.784 f  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2/O
                         net (fo=30, routed)          0.252     2.035    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2_n_0
    SLICE_X108Y63        FDCE                                         f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.900     1.266    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X108Y63        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[8]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.080ns  (logic 0.045ns (2.163%)  route 2.035ns (97.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.739     1.739    ZYNQ_CORE_i/PWM_TEST_0/inst/rstn
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.045     1.784 f  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2/O
                         net (fo=30, routed)          0.296     2.080    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2_n_0
    SLICE_X110Y62        FDCE                                         f  ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.904     1.270    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X110Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/pwm_mode_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.092ns  (logic 0.045ns (2.151%)  route 2.047ns (97.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.739     1.739    ZYNQ_CORE_i/PWM_TEST_0/inst/rstn
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.045     1.784 f  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2/O
                         net (fo=30, routed)          0.308     2.092    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2_n_0
    SLICE_X109Y62        FDCE                                         f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.901     1.267    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[4]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.092ns  (logic 0.045ns (2.151%)  route 2.047ns (97.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.739     1.739    ZYNQ_CORE_i/PWM_TEST_0/inst/rstn
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.045     1.784 f  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2/O
                         net (fo=30, routed)          0.308     2.092    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2_n_0
    SLICE_X109Y62        FDCE                                         f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.901     1.267    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_ms_reg[9]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.045ns (2.107%)  route 2.091ns (97.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.739     1.739    ZYNQ_CORE_i/PWM_TEST_0/inst/rstn
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.045     1.784 f  ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2/O
                         net (fo=30, routed)          0.352     2.136    ZYNQ_CORE_i/PWM_TEST_0/inst/led_state[0]_i_2_n_0
    SLICE_X109Y61        FDCE                                         f  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.903     1.269    ZYNQ_CORE_i/PWM_TEST_0/inst/clk
    SLICE_X109Y61        FDCE                                         r  ZYNQ_CORE_i/PWM_TEST_0/inst/cnt_s_reg[8]/C





