verilog work ../div.v
verilog work ../fifo.v
