{
  "problemBankGridLines": null,
  "projectGridLines": [
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1915,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Graphics Engineering ",
      "description": "<p>Strong knowledge in C/C++, Assembly languages and Test development methodologies</p><p>Strong knowledge in Computer/Graphics Architecture, System knowledge</p><p>Strong knowledge in debugging skills and scripting languages</p><p>Skill sets: C/C++/Comp/Graphics Arch, Scripting languages</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1916,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "CPG – PSAV",
      "description": "<p>Work on aspects related to FPGA architecture, flows, circuits.</p><p>The work will help in driving some of the architecture, flows and circuits features for future generations</p><p>of FPGA architecture.</p><p>The role exposes individuals to a broad range of technical areas which will help them to understand</p><p>work culture, technical problem solving and decision making in companies like AMD.</p><p>The candidate will be mentored by a senior engineer and will be assigned a problem that he will jointly</p><p>own with the mentor and will work towards solving specific aspects of the assigned problems.</p><p>At the end of the internship, the candidate will be exposed to basics of FPGA architecture, aspects of</p><p>FPGA design flows, aspects of FPGA circuits, simulation-tools, modeling approaches and will have</p><p>gained experience of working in high performing teams.</p><p>Skill sets: Skilled in basic circuit concepts, digital electronics, digital circuit design using MOSFETs,</p><p>circuit simulations using SPICE or equivalent tool, Python scripting. Projects in the area of ML/DL, digital</p><p>system design on FPGAs (w/ projects) and Verilog coding.</p><p>Traits expectation: Skilled in basic circuit concepts, digital electronics, digital circuit design using</p><p>MOSFETs, circuit simulations using SPICE or equivalent tool, Python scripting. Preferred: Projects in</p><p>the area of ML/DL, digital system design on FPGAs (w/ projects) and Verilog coding.</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1917,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Converging Two Regression Management Systems at the UI Front",
      "description": "<p>The project aims to merge two systems at the UI level, utilizing Vue.js to create a unified</p><p>interface capable of communicating with both systems seamlessly. The backend APIs of these systems</p><p>are containerized and hosted in Kubernetes on the Azure platform.</p><p>Skill sets: Exposure in Vue.js for front-end development, familiarity with containerization and</p><p>Kubernetes for backend deployment, knowledge of Python and FastAPI for backend development,</p><p>experience with database management (specifically PostgreSQL).</p><p>Traits expectation: : Strong problem-solving skills, proficient coding abilities, adaptability to work with</p><p>diverse technologies, ability to communicate effectively within a team, attention to detail, and a proactive</p><p>approach to learning new concepts and technologies.</p><p>Expected learning: Gain expertise in FastAPI for building robust backend APIs, acquire knowledge of</p><p>Kubernetes for efficient deployment and management of containerized applications, deepen</p><p>understanding of database management with PostgreSQL.</p><p>Specific courses required for project execution:</p><p>1. Programming fundamentals course to strengthen coding skills.</p><p>2. Data Structures and Algorithms (DSA) course to enhance problem-solving abilities.</p><p>3. Exposure to Web Development courses is preferre</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1918,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Server SOC DV",
      "description": "<p>System-On-Chip (SOC) Design Verification</p><p>Skill sets: Knowledge of compute architecture such as x86 or ARM domain based SOCs/Cores.</p><p>• Any Verification methodology involving OOPs concepts of C++ and experience is a plus.</p><p>• Must have excellent knowledge of design &amp; verification flows.</p><p>• Experience in writing test plans and test cases</p><p>• Excellent hands-on debug skills</p><p><br></p><p>Specific courses required for project execution: Program Languages : Verilog, System Verilog,</p><p>C, C++, Scripting: Shell , Perl, Ruby</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1919,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Co-op Engineer",
      "description": "<p>The SSE Strategic Alignment and Analytics team ensures that the Software</p><p>Systems Engineering organization driving product and software quality at AMD is a well-</p><p>oiled machine. The team develops the strategy and initiatives to drive alignment across the</p><p>organization and with the rest of the company. Data and analytics, and the ability or</p><p>mechanics to convey these insights, play a key role to the team’s success.</p><p>• As a full-stack web developer with an interest in data and analytics, you will become</p><p>familiar with the vast ecosystem of tools, processes and data sources making up the</p><p>software development lifecycle that produces the graphics driver. From these sources you</p><p>will harness and analyze data, derive insights, create dashboards and convey the narratives</p><p>to audiences of varying seniority. You will support the team to build interfaces that enable</p><p>users of varying backgrounds to access and analyze data. Opportunities abound to explore</p><p>areas around strategy, operations and program management.</p><p><br></p><p>Skill Sets:</p><p>Knowledge and experience in full-stack web development (Front-end: HTML, CSS, JavaScript;</p><p>Backend: ASP.NET/ASP.NET Core MVC) is preferred</p><p>Proficiency in a modern object-oriented programming language such as Python, JavaScript or C# is</p><p>preferred</p><p>Proficiency in database skills like SQL is preferred.</p><p>Familiarity with web graphing libraries (D3.js, Google Chart, Chart.js, etc.) is a plus</p><p>Familiarity with MS Power BI or other business intelligence and analytics tools is a plus .</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1920,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Co-op Engineer",
      "description": "<p>Help solve our team with ML &amp; AI based tasks to improve efficiency in our</p><p>turnaround time, faster debug, and new automation suggestions for all the ASIC</p><p>implementation tools and process used. Must be good in Python and be familiar with</p><p>existing ML based algorithms and recent AI developments.</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1921,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Co-op Engineer",
      "description": "<p>Develop, debug, bring up and performance tuning of graphics UMD drivers for</p><p>Windows/Linux/Android</p><p>• Work with key customers for feature implementation and issue solving</p><p>• Work on pre-silicon, silicon bring up and post-silicon tasks and issue solving</p><p>• Collaborate with upstream/downstream teams</p><p>Skill sets: Excellent C/C++ programming skills</p><p>• OpenGL/Vulkan driver development experience</p><p>• Linux/Android and/or Windows development experience</p><p>• Knowledge of computer hardware architecture</p><p>• Knowledge of and/or experience with Shader Compiler is a plus</p><p>• D3D/Vulkan/OpenGL (ES) graphics application knowledge and experience is a plus</p><p>• Familiarity with performance analysis tools</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1922,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Synthesis CAD flow support as well as synthesis / functional ECO regressions",
      "description": "<p>Supporting synthesis CAD flow issues for AMD SOC design teams as well as</p><p>understanding the regression framework for AMD TileBuilder synthesis and functional ECO CAD flows</p><p>Skill sets: CMOS Transistor fundamentals, Logic design, Verilog/SystemVerilog, RTL to GDS</p><p>flow, Basic scripting</p><p><br></p><p>Expected learning: new skills in synthesis CAD flows, CAD flow automation,</p><p>regression framework</p><p><br></p><p>Specific courses required for project execution: VLSI Logic Design, RTL-to-GDS flow labs, VLSI</p><p>CAD, Transistor design</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1923,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Co-op Engineer.",
      "description": "<p>As an intern in this role, you will work on system level workload characterization</p><p>and performance modeling for SOC components of accelerators (FPGA). You'll identify architecture</p><p>bottlenecks and predict future gen performance. You'll work with a team of experienced engineers,</p><p>interact with archictect stakeholders and learn industry-standard tools and methodologies.</p><p>Skill sets: C or C++ or python programming (REQUIRED)</p><p>Processor Architecture (REQUIRED)</p><p>Anlaysis of Algorithms.</p><p><br></p><p>Specific courses required for project execution: CSE/EC - Modeling and</p><p>Simulation, Documentation</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1924,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Development of next generation x86 micro-processor",
      "description": "<p>Microprocessors are at the heart of every computation engine. X86 Core serves as the</p><p>basic building block for all of these compute engines. X86 processor is one of the most complex IP in</p><p>the semiconductor industry. We at AMD are creating the next generation x86 processors to take the</p><p>computational prowess to the highest level that is possible. This multi-billion transistor complex IP design</p><p>uses the latest development tools, methodologies, processes and are developed using cutting edge</p><p>technology nodes.</p><p>Skill sets: Understanding of computer architecture, microprocessor pipeline, cache organization is</p><p>required. Good hands on coding and problem solving ability using high level design and verification</p><p>languages (C, C++, SV, Verilog) required. Having understanding and experience with scripting</p><p>languages (perl, python etc) is a plus. Strong digital design concept and problem solving skills.</p><p><br></p><p>Expected learning: This opportunity gives the experience of complex IP, microprocessor design and</p><p>development. It provides a platform to learn the low power design techniques, design and verification</p><p>tools, flows and methodology experience.</p><p>Specific courses required for project execution: Computer Architecture, Digital Design, Program</p><p>languages with Object Oriented programming (C++/SV), Microprocessors</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1925,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Co-op Engineer",
      "description": "<p>The ideal candidate has a strong background in a variety of ML models and computer</p><p>architecture. Expertise in opensource ML frameworks such as PyTorch, TensorFlow and ONNX-</p><p>Runtime is very relevant.</p><p>Skill sets: </p><p>Strong background in machine learning fundamentals, including deep learning, large</p><p>language models, and recommender systems.</p><p>Experience working with opensource frameworks such as PyTorch, TensorFlow and ONNX-Runtime.</p><p>Strong background in C++ and python programming.</p><p><br></p><p>Expected learning: Development of ZenDNN, our flagship CPU inferencing product</p><p>Innovating to improve performance and customer ease-of-use on state-of-the-art ML workloads</p><p>Specific courses required for project execution: Exposure to compiler technology including LLVM</p><p>Scripting languages such as Perl or Python.</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 4859,
      "stationName": "AMD,Hyderabad",
      "stationCity": "Hyd",
      "businessDomain": "Electronics",
      "problemBankId": 1059,
      "projectId": 1926,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Co-op Engineer",
      "description": "<p>Join our PD implementation team, and make a sizable impact merging the likes of</p><p>Machine Learning, Data Science and AI with our existing hardware process. This is great opportunity</p><p>to bridge the gap of hardware design with software, data science approach. </p><p><br></p><p>Develop and implement machine learning algorithms to improve efficiency and outcomes</p><p>Work closely with the data analysis team to identify areas where machine learning can be applied</p><p>Analyze and interpret complex data sets to identify patterns and trends</p><p>Develop and maintain data models and algorithms</p><p>Collaborate with cross-functional teams to integrate machine learning solutions into existing</p><p>systems. Stay up-to-date with the latest developments in machine learning and artificial intelligence</p><p>Skill sets: Strong programming skills in Python, R, or other relevant languages</p><p>Knowledge with machine learning frameworks such as TensorFlow, Keras, or PyTorch</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    }
  ]
}