/**
 *
 * @file ADC_RegisterDefines_ADCSPC.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 14 nov. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 14 nov. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_ADCSPC_H_
#define XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_ADCSPC_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
************************************ 10 ADCSSPRI *********************************************
******************************************************************************************/
/*--------*/
#define ADC_ADCSPC_R_PHASE_MASK       ((uint32_t)0x0000000Fu)
#define ADC_ADCSPC_R_PHASE_BIT        ((uint32_t)0u)
#define ADC_ADCSPC_R_PHASE_0          ((uint32_t)0x00000000u)
#define ADC_ADCSPC_R_PHASE_22_5       ((uint32_t)0x00000001u)
#define ADC_ADCSPC_R_PHASE_45         ((uint32_t)0x00000002u)
#define ADC_ADCSPC_R_PHASE_67_5       ((uint32_t)0x00000003u)
#define ADC_ADCSPC_R_PHASE_90         ((uint32_t)0x00000004u)
#define ADC_ADCSPC_R_PHASE_112_5      ((uint32_t)0x00000005u)
#define ADC_ADCSPC_R_PHASE_135        ((uint32_t)0x00000006u)
#define ADC_ADCSPC_R_PHASE_157_5      ((uint32_t)0x00000007u)
#define ADC_ADCSPC_R_PHASE_180        ((uint32_t)0x00000008u)
#define ADC_ADCSPC_R_PHASE_202_5      ((uint32_t)0x00000009u)
#define ADC_ADCSPC_R_PHASE_225        ((uint32_t)0x0000000Au)
#define ADC_ADCSPC_R_PHASE_247_5      ((uint32_t)0x0000000Bu)
#define ADC_ADCSPC_R_PHASE_270        ((uint32_t)0x0000000Cu)
#define ADC_ADCSPC_R_PHASE_292_5      ((uint32_t)0x0000000Du)
#define ADC_ADCSPC_R_PHASE_315        ((uint32_t)0x0000000Eu)
#define ADC_ADCSPC_R_PHASE_337_5      ((uint32_t)0x0000000Fu)

#define ADC_ADCSPC_PHASE_MASK       ((uint32_t)0x0000000Fu)
#define ADC_ADCSPC_PHASE_0          ((uint32_t)0x00000000u)
#define ADC_ADCSPC_PHASE_22_5       ((uint32_t)0x00000001u)
#define ADC_ADCSPC_PHASE_45         ((uint32_t)0x00000002u)
#define ADC_ADCSPC_PHASE_67_5       ((uint32_t)0x00000003u)
#define ADC_ADCSPC_PHASE_90         ((uint32_t)0x00000004u)
#define ADC_ADCSPC_PHASE_112_5      ((uint32_t)0x00000005u)
#define ADC_ADCSPC_PHASE_135        ((uint32_t)0x00000006u)
#define ADC_ADCSPC_PHASE_157_5      ((uint32_t)0x00000007u)
#define ADC_ADCSPC_PHASE_180        ((uint32_t)0x00000008u)
#define ADC_ADCSPC_PHASE_202_5      ((uint32_t)0x00000009u)
#define ADC_ADCSPC_PHASE_225        ((uint32_t)0x0000000Au)
#define ADC_ADCSPC_PHASE_247_5      ((uint32_t)0x0000000Bu)
#define ADC_ADCSPC_PHASE_270        ((uint32_t)0x0000000Cu)
#define ADC_ADCSPC_PHASE_292_5      ((uint32_t)0x0000000Du)
#define ADC_ADCSPC_PHASE_315        ((uint32_t)0x0000000Eu)
#define ADC_ADCSPC_PHASE_337_5      ((uint32_t)0x0000000Fu)
/*--------*/

#endif /* XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_ADCSPC_H_ */
