{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742454388536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742454388538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 15:06:28 2025 " "Processing started: Thu Mar 20 15:06:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742454388538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454388538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top_ohbmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top_ohbmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454388538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742454389143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742454389144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/ohbmc.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/ohbmc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc " "Found entity 1: ohbmc" {  } { { "ohbmc/synthesis/ohbmc.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/ohbmc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ohbmc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ohbmc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_mm_interconnect_0 " "Found entity 1: ohbmc_mm_interconnect_0" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_mm_interconnect_0_rsp_mux " "Found entity 1: ohbmc_mm_interconnect_0_rsp_mux" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ohbmc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ohbmc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407841 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ohbmc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_mm_interconnect_0_rsp_demux " "Found entity 1: ohbmc_mm_interconnect_0_rsp_demux" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_mm_interconnect_0_cmd_mux " "Found entity 1: ohbmc_mm_interconnect_0_cmd_mux" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_mm_interconnect_0_cmd_demux " "Found entity 1: ohbmc_mm_interconnect_0_cmd_demux" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ohbmc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file ohbmc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ohbmc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407860 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ohbmc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ohbmc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ohbmc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ohbmc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ohbmc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742454407876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ohbmc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ohbmc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742454407876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_mm_interconnect_0_router_001_default_decode " "Found entity 1: ohbmc_mm_interconnect_0_router_001_default_decode" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407877 ""} { "Info" "ISGN_ENTITY_NAME" "2 ohbmc_mm_interconnect_0_router_001 " "Found entity 2: ohbmc_mm_interconnect_0_router_001" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ohbmc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ohbmc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742454407881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ohbmc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ohbmc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742454407881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_mm_interconnect_0_router_default_decode " "Found entity 1: ohbmc_mm_interconnect_0_router_default_decode" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407882 ""} { "Info" "ISGN_ENTITY_NAME" "2 ohbmc_mm_interconnect_0_router " "Found entity 2: ohbmc_mm_interconnect_0_router" {  } { { "ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "ohbmc/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ohbmc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ohbmc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ohbmc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "ohbmc/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ohbmc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407908 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "KEEP_HIERARCHY ohbmc/synthesis/submodules/hbmc_arst_sync.v(29) " "Unrecognized synthesis attribute \"KEEP_HIERARCHY\" at ohbmc/synthesis/submodules/hbmc_arst_sync.v(29)" {  } { { "ohbmc/synthesis/submodules/hbmc_arst_sync.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_arst_sync.v" 29 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_arst_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/hbmc_arst_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hbmc_arst_sync " "Found entity 1: hbmc_arst_sync" {  } { { "ohbmc/synthesis/submodules/hbmc_arst_sync.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_arst_sync.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407913 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IODELAY_GROUP ohbmc/synthesis/submodules/hbmc_axi_top.v(303) " "Unrecognized synthesis attribute \"IODELAY_GROUP\" at ohbmc/synthesis/submodules/hbmc_axi_top.v(303)" {  } { { "ohbmc/synthesis/submodules/hbmc_axi_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_axi_top.v" 303 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_axi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/hbmc_axi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hbmc_axi_top " "Found entity 1: hbmc_axi_top" {  } { { "ohbmc/synthesis/submodules/hbmc_axi_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_axi_top.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407918 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "KEEP_HIERARCHY ohbmc/synthesis/submodules/hbmc_bit_sync.v(28) " "Unrecognized synthesis attribute \"KEEP_HIERARCHY\" at ohbmc/synthesis/submodules/hbmc_bit_sync.v(28)" {  } { { "ohbmc/synthesis/submodules/hbmc_bit_sync.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_bit_sync.v" 28 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407921 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract ohbmc/synthesis/submodules/hbmc_bit_sync.v(41) " "Unrecognized synthesis attribute \"shreg_extract\" at ohbmc/synthesis/submodules/hbmc_bit_sync.v(41)" {  } { { "ohbmc/synthesis/submodules/hbmc_bit_sync.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_bit_sync.v" 41 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407921 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ASYNC_REG ohbmc/synthesis/submodules/hbmc_bit_sync.v(41) " "Unrecognized synthesis attribute \"ASYNC_REG\" at ohbmc/synthesis/submodules/hbmc_bit_sync.v(41)" {  } { { "ohbmc/synthesis/submodules/hbmc_bit_sync.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_bit_sync.v" 41 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_bit_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/hbmc_bit_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hbmc_bit_sync " "Found entity 1: hbmc_bit_sync" {  } { { "ohbmc/synthesis/submodules/hbmc_bit_sync.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_bit_sync.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407922 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "KEEP_HIERARCHY ohbmc/synthesis/submodules/hbmc_bus_sync.v(28) " "Unrecognized synthesis attribute \"KEEP_HIERARCHY\" at ohbmc/synthesis/submodules/hbmc_bus_sync.v(28)" {  } { { "ohbmc/synthesis/submodules/hbmc_bus_sync.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_bus_sync.v" 28 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_bus_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/hbmc_bus_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hbmc_bus_sync " "Found entity 1: hbmc_bus_sync" {  } { { "ohbmc/synthesis/submodules/hbmc_bus_sync.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_bus_sync.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_clk_obuf.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/hbmc_clk_obuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 hbmc_clk_obuf " "Found entity 1: hbmc_clk_obuf" {  } { { "ohbmc/synthesis/submodules/hbmc_clk_obuf.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_clk_obuf.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/hbmc_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hbmc_ctrl " "Found entity 1: hbmc_ctrl" {  } { { "ohbmc/synthesis/submodules/hbmc_ctrl.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_dfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/hbmc_dfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 hbmc_dfifo " "Found entity 1: hbmc_dfifo" {  } { { "ohbmc/synthesis/submodules/hbmc_dfifo.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_dfifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_dru.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/hbmc_dru.v" { { "Info" "ISGN_ENTITY_NAME" "1 hbmc_dru " "Found entity 1: hbmc_dru" {  } { { "ohbmc/synthesis/submodules/hbmc_dru.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_dru.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407944 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "hbmc_elastic_buf.v(102) " "Verilog HDL error at hbmc_elastic_buf.v(102): this block requires a name" {  } { { "ohbmc/synthesis/submodules/hbmc_elastic_buf.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_elastic_buf.v" 102 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1742454407949 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hbmc_elastic_buf hbmc_elastic_buf.v(29) " "Ignored design unit \"hbmc_elastic_buf\" at hbmc_elastic_buf.v(29) due to previous errors" {  } { { "ohbmc/synthesis/submodules/hbmc_elastic_buf.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_elastic_buf.v" 29 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1742454407951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_elastic_buf.v 0 0 " "Found 0 design units, including 0 entities, in source file ohbmc/synthesis/submodules/hbmc_elastic_buf.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407952 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IODELAY_GROUP ohbmc/synthesis/submodules/hbmc_iobuf.v(117) " "Unrecognized synthesis attribute \"IODELAY_GROUP\" at ohbmc/synthesis/submodules/hbmc_iobuf.v(117)" {  } { { "ohbmc/synthesis/submodules/hbmc_iobuf.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_iobuf.v" 117 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_iobuf.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/hbmc_iobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 hbmc_iobuf " "Found entity 1: hbmc_iobuf" {  } { { "ohbmc/synthesis/submodules/hbmc_iobuf.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_iobuf.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/hbmc_ufifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/hbmc_ufifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 hbmc_ufifo " "Found entity 1: hbmc_ufifo" {  } { { "ohbmc/synthesis/submodules/hbmc_ufifo.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/hbmc_ufifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/ohbmc_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_master_0 " "Found entity 1: ohbmc_master_0" {  } { { "ohbmc/synthesis/submodules/ohbmc_master_0.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/ohbmc_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_master_0_p2b_adapter " "Found entity 1: ohbmc_master_0_p2b_adapter" {  } { { "ohbmc/synthesis/submodules/ohbmc_master_0_p2b_adapter.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/ohbmc_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_master_0_b2p_adapter " "Found entity 1: ohbmc_master_0_b2p_adapter" {  } { { "ohbmc/synthesis/submodules/ohbmc_master_0_b2p_adapter.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407975 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407975 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407975 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407975 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407975 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407975 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "ohbmc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "ohbmc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/ohbmc_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/ohbmc_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ohbmc_master_0_timing_adt " "Found entity 1: ohbmc_master_0_timing_adt" {  } { { "ohbmc/synthesis/submodules/ohbmc_master_0_timing_adt.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/ohbmc_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "ohbmc/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file ohbmc/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "ohbmc/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407996 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "ohbmc/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407996 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "ohbmc/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454407996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454407996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "ohbmc/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "ohbmc/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ohbmc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ohbmc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "ohbmc/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "ohbmc/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ohbmc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ohbmc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ohbmc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ohbmc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhbmc/top_hbmc.sv 1 1 " "Found 1 design units, including 1 entities, in source file openhbmc/top_hbmc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_hbmc " "Found entity 1: top_hbmc" {  } { { "openhbmc/top_hbmc.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/openhbmc/top_hbmc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/altddio_out/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file io/altddio_out/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "io/altddio_out/ddio_out.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/io/altddio_out/ddio_out.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo/async_fifo.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/async_fifo/async_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/serdes/serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file io/serdes/serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 serdes " "Found entity 1: serdes" {  } { { "io/serdes/serdes.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/io/serdes/serdes.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742454408037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/output_files/top_ohbmc.map.smsg " "Generated suppressed messages file C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/output_files/top_ohbmc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408095 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742454408224 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 20 15:06:48 2025 " "Processing ended: Thu Mar 20 15:06:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742454408224 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742454408224 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742454408224 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742454408224 ""}
