/*
 Test SDRAM I/O device

Note: All tests can't fit into memory, so this uses define to select test to be used.
There is an alternative version which combines all the tests in loop,
but that version was not allways working, so this is as a backup.


 Outputs '?' to show it is ready, and waits for character input to start the test.
 T1.a: Test the connection to I/O device's buffer (write/read the string of 'A','B',...)
 T1.b: Test single block store/load (write/read the string of 'A','B',...)
 T2: Write/Read first word of each SDRAM block.
 T3: Write/Read each word of the SDRAM.

*/

/*********************** Test parameters ******************************/
// The SDRAM_IO device address size in Patmos (bits). This is the same for both
// boards, to avoid changing the address mapping. The larger size for ML605 board
// is used
#define SDRAM_IO_ADDR_WIDTH 4	// 2^4 addresses * 4 bytes == 64 bytes
// The size of line supported by controller (words)
#define N_BURST_WORDS (32/4)
//#define TEST_MEMORY_BYTES	(64*1024*1024)
#define TEST_MEMORY_BYTES	(64*1024*1024)

#define TEST1_SIZE 8
#define TEST1_START 'A'

#define TEST_VALUE_OFFSET 'A'	// Some arbitrary value added to address value and storred into memory
#define TEST2_RANGE (TEST_MEMORY_BYTES/(N_BURST_WORDS*4))  // That many blocks
#define TEST3_RANGE (TEST_MEMORY_BYTES/4)  // That many addressess

// No size for both tests
#define DO_T2_NOT_T3 0




/**********************************************************************/
/***********************  IO parameters *******************************/

/* UART */
volatile int *uart_status_ptr = (int *) 0xF0000000;
volatile int *uart_data_ptr = (int *) 0xF0000004;


/* The outermost fake loop is to make a macro resolve to single statement
 * This way macro can be used in any context where statemetn is required
 */
#define uart_in(var) do { while(!(*uart_status_ptr & 2)); (var) = *uart_data_ptr; } while (0)
#define uart_out(val) do { while(!(*uart_status_ptr & 1)); *uart_data_ptr = (val); } while (0)

/* SDRAM IO */
volatile int *sdram_io = (int *) 0xF0000300;

#define SDRAM_ADDR_REG     (1 << SDRAM_IO_ADDR_WIDTH)
/* Same offset is used for both STATUS (during read) and COMMAND (during write) */
#define SDRAM_STATUS_REG  ((1 << SDRAM_IO_ADDR_WIDTH) +1)
#define SDRAM_COMMAND_REG ((1 << SDRAM_IO_ADDR_WIDTH) +1)

#define SDRAM_CMD_LOAD_LINE 0
#define SDRAM_CMD_STORE_LINE 1

#define SDRAM_READY 0
#define SDRAM_BUSY 1

#define sdram_wait_ready()     do { while(sdram_io[SDRAM_STATUS_REG] == SDRAM_BUSY);} while (0)
#define sdram_load_line(addr)  do { sdram_wait_ready(); sdram_io[SDRAM_ADDR_REG] = (addr); sdram_io[SDRAM_COMMAND_REG] = SDRAM_CMD_LOAD_LINE; sdram_wait_ready(); } while (0)
#define sdram_store_line(addr)  do { sdram_wait_ready(); sdram_io[SDRAM_ADDR_REG] = (addr); sdram_io[SDRAM_COMMAND_REG] = SDRAM_CMD_STORE_LINE; sdram_wait_ready(); } while (0)
/**********************************************************************/

int main() {
	unsigned  c;
	int  i;
	int err_cnt = 0;
	int buf[TEST1_SIZE];

	for (;;) {
		uart_out('?');
		uart_in(c);
		err_cnt = 0;

#define MSG(m) for (char *s=(m); *s; s++) uart_out(*s)

		MSG("\n T1.a: ");
		for (i=0; i < TEST1_SIZE; i++) {
			sdram_io[i] = TEST1_START+i;
		}
		for (i=0; i < TEST1_SIZE; i++) {
			uart_out(sdram_io[i]);
		}

		MSG("\n T1.b: ");
		// Write test pattern
		for (i=0; i < TEST1_SIZE; i++) {
			sdram_io[i] = TEST1_START+i;
		}
		sdram_store_line(0);
		// Overwrite with '0'
		for (i=0; i < TEST1_SIZE; i++) {
			sdram_io[i] = '0';
		}
		// Read test pattern
		sdram_load_line(0);
		for (i=0; i < TEST1_SIZE; i++) {
			uart_out(sdram_io[i]);
		}
// No size for both tests
#if DO_T2_NOT_T3
		MSG("\n T2: ");
		err_cnt = 0;

		uart_out('W');
		for (i=0; i < TEST2_RANGE; i++) {
			sdram_io[0] = TEST_VALUE_OFFSET+i;
			sdram_store_line(i*N_BURST_WORDS);
		}

		uart_out('R');
		for (i=0; i < TEST2_RANGE; i++) {
			sdram_load_line(i*N_BURST_WORDS);
			if (sdram_io[0] != (TEST_VALUE_OFFSET+i)) {
				err_cnt++;
				// Show only some errors
				if (TEST2_RANGE < 128 || (err_cnt & (TEST2_RANGE/128-1)) == 1) {
					uart_out('E');
				}
			}
		}

		uart_out('\n');
		if (err_cnt != 0) {
			for (i=30; i >= 0; i-=3) {
				uart_out('0' + ((err_cnt >> i)&7));
			}
			//MSG(" (octal) errors\n");
			MSG(" (oct) err\n");
		} else {
			MSG(" OK\n");
		}
#else
		MSG("\n T3: ");
		err_cnt = 0;

		uart_out('W');
		for (i=0; i+N_BURST_WORDS < TEST3_RANGE;i += N_BURST_WORDS) {
			for (int j=0; j < N_BURST_WORDS; j++) {
				sdram_io[j] = TEST_VALUE_OFFSET+i+j;
			}
			sdram_store_line(i);
		}

		uart_out('R');
		for (i=0; i+N_BURST_WORDS < TEST3_RANGE;i += N_BURST_WORDS) {
			sdram_load_line(i);
			for (int j=0; j < N_BURST_WORDS; j++) {
				if (sdram_io[j] != TEST_VALUE_OFFSET+i+j) {
					err_cnt++;
					// Show only some errors
					if (TEST3_RANGE < 128 || (err_cnt & (TEST3_RANGE/128-1)) == 1) {
						uart_out('E');
					}
				}
			}
		}

		uart_out('\n');
		if (err_cnt != 0) {
			for (i=30; i >= 0; i-=3) {
				uart_out('0' + ((err_cnt >> i)&7));
			}
			//MSG(" (octal) errors\n");
			MSG(" (oct) err\n");
		} else {
			MSG(" OK\n");
		}
#endif
	}
}
