LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
# CONTEXT 0
CPU 1 0
CPU 2 0
CPU 3 0
CPU 4 0
BLOCK 5 0
# CONTEXT 5
UNBLOCK 6 0
CPU 6 1
CPU 7 1
CPU 8 1
CPU 9 1
BLOCK 10 1
# CONTEXT 10
UNBLOCK 11 1
CPU 11 2
BLOCK 12 2
# CONTEXT 12
UNBLOCK 13 2
CPU 13 3
BLOCK 14 3
# CONTEXT 14
UNBLOCK 15 3
CPU 15 4
BLOCK 16 4
# CONTEXT 16
UNBLOCK 17 4
CPU 17 5
CPU 18 5
CPU 19 5
BLOCK 20 5
# CONTEXT 20
UNBLOCK 21 5
CPU 21 0
CPU 22 0
CPU 23 0
CPU 24 0
CPU 25 0
CPU 26 0
EXIT 27 0
# CONTEXT 27
CPU 28 1
CPU 29 1
CPU 30 1
CPU 31 1
CPU 32 1
CPU 33 1
CPU 34 1
CPU 35 1
CPU 36 1
# CONTEXT 37
CPU 38 2
CPU 39 2
CPU 40 2
CPU 41 2
CPU 42 2
BLOCK 43 2
# CONTEXT 43
UNBLOCK 44 2
CPU 44 3
CPU 45 3
CPU 46 3
CPU 47 3
CPU 48 3
CPU 49 3
CPU 50 3
BLOCK 51 3
# CONTEXT 51
UNBLOCK 52 3
CPU 52 4
CPU 53 4
CPU 54 4
CPU 55 4
CPU 56 4
CPU 57 4
CPU 58 4
CPU 59 4
CPU 60 4
# CONTEXT 61
CPU 62 5
CPU 63 5
CPU 64 5
CPU 65 5
CPU 66 5
CPU 67 5
CPU 68 5
CPU 69 5
EXIT 70 5
# CONTEXT 70
CPU 71 1
CPU 72 1
CPU 73 1
CPU 74 1
BLOCK 75 1
# CONTEXT 75
UNBLOCK 76 1
CPU 76 2
BLOCK 77 2
# CONTEXT 77
UNBLOCK 78 2
CPU 78 3
CPU 79 3
BLOCK 80 3
# CONTEXT 80
UNBLOCK 81 3
CPU 81 4
CPU 82 4
CPU 83 4
CPU 84 4
CPU 85 4
CPU 86 4
CPU 87 4
CPU 88 4
CPU 89 4
# CONTEXT 90
CPU 91 1
CPU 92 1
EXIT 93 1
# CONTEXT 93
CPU 94 2
CPU 95 2
CPU 96 2
CPU 97 2
EXIT 98 2
# CONTEXT 98
CPU 99 3
CPU 100 3
CPU 101 3
CPU 102 3
CPU 103 3
EXIT 104 3
# CONTEXT 104
CPU 105 4
CPU 106 4
BLOCK 107 4
# CONTEXT 107
UNBLOCK 108 4
CPU 108 -1
# CONTEXT 109
CPU 110 4
CPU 111 4
CPU 112 4
CPU 113 4
CPU 114 4
EXIT 115 4
# CONTEXT 115
CPU 116 -1
