module mux_regDst (
	input wire[1:0] selector,
	input wire[4:0] inputA,
	input wire[31:0] inputB,
	output wire [4:0] out);

wire [4:0] realB;
assign realB = inputB[31:26]

wire[4:0] auxA;
wire[4:0] auxB;

assign auxA = (selector[0]) ? realB : inputA;
assign auxB = (selector[0]) ? {5'd29} : {5'd31};
assign out = (selector[1]) ? auxB : auxA;

endmodule