 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: T-2022.03
Date   : Mon Mar 11 18:54:34 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: partial_sum_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  counter_reg[0]/CK (DFFRX4)                              0.00       0.50 r
  counter_reg[0]/Q (DFFRX4)                               0.50       1.00 f
  U1067/Y (BUFX4)                                         0.23       1.22 f
  U1062/Y (NAND2X2)                                       0.34       1.57 r
  U1054/Y (NAND2X1)                                       0.21       1.78 f
  U1049/Y (NAND2X2)                                       0.21       1.99 r
  U1404/Y (NAND2X4)                                       0.13       2.12 f
  U1662/Y (NOR3X4)                                        0.19       2.31 r
  U2322/Y (NAND4X6)                                       0.55       2.86 f
  U1613/Y (NOR2X1)                                        0.38       3.24 r
  U1602/Y (BUFX3)                                         0.21       3.46 r
  U1843/Y (INVX3)                                         0.10       3.56 f
  U1354/Y (NAND2X4)                                       0.14       3.70 r
  U1949/Y (NOR2X4)                                        0.13       3.83 f
  U2332/Y (NAND2X2)                                       0.12       3.95 r
  U2339/Y (NAND2BX4)                                      0.15       4.10 r
  U1340/Y (NAND2X4)                                       0.14       4.24 f
  U1792/Y (AOI21X2)                                       0.21       4.45 r
  U2745/Y (XNOR2X4)                                       0.25       4.70 f
  U1966/Y (OAI21X1)                                       0.31       5.02 r
  U2746/Y (XOR2X2)                                        0.26       5.28 r
  DP_OP_512_143_2803/U493/CO (CMPR42X2)                   0.74       6.02 f
  U2022/Y (NAND2X1)                                       0.39       6.42 r
  U1513/Y (INVX2)                                         0.19       6.61 f
  U1789/Y (AOI21X4)                                       0.21       6.81 r
  U1313/Y (INVX1)                                         0.19       7.00 f
  U2021/Y (AOI21XL)                                       0.42       7.42 r
  U1796/Y (OAI21X1)                                       0.23       7.65 f
  U1307/Y (AOI21X1)                                       0.26       7.92 r
  U1488/Y (OAI21X1)                                       0.19       8.10 f
  U2628/Y (XNOR2X1)                                       0.22       8.32 r
  U908/Y (AND2X2)                                         0.27       8.59 r
  U2117/Y (OR2X4)                                         0.23       8.82 r
  U1275/Y (NAND2X4)                                       0.13       8.95 f
  U889/Y (NOR2X2)                                         0.20       9.15 r
  U2633/Y (AOI21X4)                                       0.15       9.30 f
  U1823/Y (OAI21X2)                                       0.22       9.51 r
  U1447/Y (BUFX8)                                         0.19       9.71 r
  U865/Y (XNOR2X1)                                        0.21       9.92 f
  U845/Y (AO22X1)                                         0.36      10.27 f
  partial_sum_reg[37]/D (DFFRX2)                          0.00      10.27 f
  data arrival time                                                 10.27

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  partial_sum_reg[37]/CK (DFFRX2)                         0.00      10.40 r
  library setup time                                     -0.13      10.27
  data required time                                                10.27
  --------------------------------------------------------------------------
  data required time                                                10.27
  data arrival time                                                -10.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
