$comment
	File created using the following command:
		vcd file tec498_projeto_01.msim.vcd -direction
$end
$date
	Thu Sep 15 10:26:07 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module comparador_vlg_vec_tst $end
$var reg 4 ! diff [3:0] $end
$var reg 1 " sinal $end
$var wire 1 # ate3 $end
$var wire 1 $ errada $end
$var wire 1 % igual $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , nor0~combout $end
$var wire 1 - nor0~0_combout $end
$var wire 1 . sinal~combout $end
$var wire 1 / and6~combout $end
$var wire 1 0 nor2~combout $end
$var wire 1 1 diff~combout [3] $end
$var wire 1 2 diff~combout [2] $end
$var wire 1 3 diff~combout [1] $end
$var wire 1 4 diff~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
0#
0$
1%
0&
1'
x(
1)
1*
1+
0,
1-
1.
0/
10
04
03
02
01
$end
#5000
b1 !
14
0-
1,
00
0%
1$
#10000
b11 !
b10 !
04
13
#15000
b11 !
14
#20000
b111 !
b101 !
b100 !
04
03
12
1-
#25000
b101 !
14
0-
#30000
b111 !
b110 !
04
13
#35000
b111 !
14
#40000
b1111 !
b1011 !
b1001 !
b1000 !
04
03
02
11
1-
#45000
b1001 !
14
0-
#50000
b1011 !
b1010 !
04
13
#55000
b1011 !
14
#60000
b1111 !
b1101 !
b1100 !
04
03
12
1-
10
1/
00
0/
1#
0$
0#
1$
#65000
b1101 !
14
0-
10
1/
1#
0$
#70000
b1111 !
b1110 !
04
13
#75000
b1111 !
14
#80000
