{C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/riscv_tb.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/riscv_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module riscv_tb

Top level modules:
	riscv_tb

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/riscv_tb.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/riscv_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module riscv_tb

Top level modules:
	riscv_tb

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/memory/inst_mem.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/memory/inst_mem.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module inst_mem

Top level modules:
	inst_mem

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/datapath.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module datapath

Top level modules:
	datapath

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/controller/controller.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/controller/controller.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module controller

Top level modules:
	controller

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/register.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register

Top level modules:
	register

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/reg_file.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/reg_file.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/memory/inst_mem.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/memory/inst_mem.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module inst_mem

Top level modules:
	inst_mem

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/decode_stage.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/decode_stage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module decode_stage

Top level modules:
	decode_stage

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/controller/forwarding_unit.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/controller/forwarding_unit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module forwarding_unit

Top level modules:
	forwarding_unit

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/imm_gen.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/imm_gen.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module imm_gen

Top level modules:
	imm_gen

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/controller/hazard_unit.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/controller/hazard_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hazard_unit

Top level modules:
	hazard_unit

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/writeback_stage.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/writeback_stage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module writeback_stage

Top level modules:
	writeback_stage

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/controller/hazard_unit.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/controller/hazard_unit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hazard_unit

Top level modules:
	hazard_unit

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/memory/data_mem.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/memory/data_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module data_mem

Top level modules:
	data_mem

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/register.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register

Top level modules:
	register

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/datapath.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/datapath.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module datapath

Top level modules:
	datapath

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/mux2to1.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/mux2to1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2to1

Top level modules:
	mux2to1

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/memory/data_mem.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/memory/data_mem.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module data_mem

Top level modules:
	data_mem

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/alu.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/alu.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/imm_gen.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/imm_gen.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module imm_gen

Top level modules:
	imm_gen

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/imm_gen.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/imm_gen.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module imm_gen

Top level modules:
	imm_gen

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/riscv_pipeline.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/riscv_pipeline.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module riscv_pipeline

Top level modules:
	riscv_pipeline

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/controller/hazard_unit.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/controller/hazard_unit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hazard_unit

Top level modules:
	hazard_unit

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/register.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register

Top level modules:
	register

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/riscv_pipeline.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/riscv_pipeline.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module riscv_pipeline

Top level modules:
	riscv_pipeline

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/adder.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/interrupt_path.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/interrupt_path.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module interrupt_path

Top level modules:
	interrupt_path

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/adder.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/adder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/memory/data_mem.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/memory/data_mem.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module data_mem

Top level modules:
	data_mem

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/controller/forwarding_unit.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/controller/forwarding_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module forwarding_unit

Top level modules:
	forwarding_unit

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/csr.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/csr.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module csr

Top level modules:
	csr

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/mux2to1.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/mux2to1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2to1

Top level modules:
	mux2to1

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/mux2to1.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/mux2to1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2to1

Top level modules:
	mux2to1

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/controller/controller.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/controller/controller.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module controller

Top level modules:
	controller

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/alu.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/mux4to1.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/mux4to1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux4to1

Top level modules:
	mux4to1

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/reg_file.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/reg_file.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/riscv_tb.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/riscv_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module riscv_tb

Top level modules:
	riscv_tb

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/riscv_pipeline.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/riscv_pipeline.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module riscv_pipeline

Top level modules:
	riscv_pipeline

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/adder.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/adder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/controller/controller.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/controller/controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module controller

Top level modules:
	controller

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/mem_stage.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/mem_stage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mem_stage

Top level modules:
	mem_stage

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/fetch_stage.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/fetch_stage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fetch_stage

Top level modules:
	fetch_stage

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/execute_stage.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/datapath/execute_stage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module execute_stage

Top level modules:
	execute_stage

} {} {}} C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/memory/inst_mem.v {1 {vlog -work work -stats=none C:/Amirmahdi/Projects/RISCV/Codes/RISCV/RV32I-Trap-v3/memory/inst_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module inst_mem

Top level modules:
	inst_mem

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/controller/forwarding_unit.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/controller/forwarding_unit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module forwarding_unit

Top level modules:
	forwarding_unit

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/mux4to1.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/mux4to1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux4to1

Top level modules:
	mux4to1

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/alu.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/alu.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/mux4to1.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/RV32I-noTrap/datapath/mux4to1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux4to1

Top level modules:
	mux4to1

} {} {}} {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/reg_file.v} {1 {vlog -work work -stats=none {C:/Amirmahdi/Electrical Engineering/My Thesis/Processors/RISC-V/Codes/datapath/reg_file.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}}
