// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_xfThinning_1024_1024_0_1_1_60u_483_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        accumulator_address0,
        accumulator_ce0,
        accumulator_we0,
        accumulator_d0,
        accumulator_q0,
        accumulator1_address0,
        accumulator1_ce0,
        accumulator1_we0,
        accumulator1_d0,
        accumulator1_q0,
        accumulator2_address0,
        accumulator2_ce0,
        accumulator2_we0,
        accumulator2_d0,
        accumulator2_q0,
        accumulator3_address0,
        accumulator3_ce0,
        accumulator3_we0,
        accumulator3_d0,
        accumulator3_q0,
        accumulator4_address0,
        accumulator4_ce0,
        accumulator4_we0,
        accumulator4_d0,
        accumulator4_q0,
        accumulator5_address0,
        accumulator5_ce0,
        accumulator5_we0,
        accumulator5_d0,
        accumulator5_q0,
        accumulator6_address0,
        accumulator6_ce0,
        accumulator6_we0,
        accumulator6_d0,
        accumulator6_q0,
        accumulator7_address0,
        accumulator7_ce0,
        accumulator7_we0,
        accumulator7_d0,
        accumulator7_q0,
        accumulator8_address0,
        accumulator8_ce0,
        accumulator8_we0,
        accumulator8_d0,
        accumulator8_q0,
        accumulator9_address0,
        accumulator9_ce0,
        accumulator9_we0,
        accumulator9_d0,
        accumulator9_q0,
        accumulator10_address0,
        accumulator10_ce0,
        accumulator10_we0,
        accumulator10_d0,
        accumulator10_q0,
        accumulator11_address0,
        accumulator11_ce0,
        accumulator11_we0,
        accumulator11_d0,
        accumulator11_q0,
        accumulator12_address0,
        accumulator12_ce0,
        accumulator12_we0,
        accumulator12_d0,
        accumulator12_q0,
        accumulator13_address0,
        accumulator13_ce0,
        accumulator13_we0,
        accumulator13_d0,
        accumulator13_q0,
        accumulator14_address0,
        accumulator14_ce0,
        accumulator14_we0,
        accumulator14_d0,
        accumulator14_q0,
        accumulator15_address0,
        accumulator15_ce0,
        accumulator15_we0,
        accumulator15_d0,
        accumulator15_q0,
        accumulator16_address0,
        accumulator16_ce0,
        accumulator16_we0,
        accumulator16_d0,
        accumulator16_q0,
        accumulator17_address0,
        accumulator17_ce0,
        accumulator17_we0,
        accumulator17_d0,
        accumulator17_q0,
        accumulator18_address0,
        accumulator18_ce0,
        accumulator18_we0,
        accumulator18_d0,
        accumulator18_q0,
        accumulator19_address0,
        accumulator19_ce0,
        accumulator19_we0,
        accumulator19_d0,
        accumulator19_q0,
        accumulator20_address0,
        accumulator20_ce0,
        accumulator20_we0,
        accumulator20_d0,
        accumulator20_q0,
        accumulator21_address0,
        accumulator21_ce0,
        accumulator21_we0,
        accumulator21_d0,
        accumulator21_q0,
        accumulator22_address0,
        accumulator22_ce0,
        accumulator22_we0,
        accumulator22_d0,
        accumulator22_q0,
        accumulator23_address0,
        accumulator23_ce0,
        accumulator23_we0,
        accumulator23_d0,
        accumulator23_q0,
        accumulator24_address0,
        accumulator24_ce0,
        accumulator24_we0,
        accumulator24_d0,
        accumulator24_q0,
        accumulator25_address0,
        accumulator25_ce0,
        accumulator25_we0,
        accumulator25_d0,
        accumulator25_q0,
        accumulator26_address0,
        accumulator26_ce0,
        accumulator26_we0,
        accumulator26_d0,
        accumulator26_q0,
        accumulator27_address0,
        accumulator27_ce0,
        accumulator27_we0,
        accumulator27_d0,
        accumulator27_q0,
        accumulator28_address0,
        accumulator28_ce0,
        accumulator28_we0,
        accumulator28_d0,
        accumulator28_q0,
        accumulator29_address0,
        accumulator29_ce0,
        accumulator29_we0,
        accumulator29_d0,
        accumulator29_q0,
        accumulator30_address0,
        accumulator30_ce0,
        accumulator30_we0,
        accumulator30_d0,
        accumulator30_q0,
        accumulator31_address0,
        accumulator31_ce0,
        accumulator31_we0,
        accumulator31_d0,
        accumulator31_q0,
        accumulator32_address0,
        accumulator32_ce0,
        accumulator32_we0,
        accumulator32_d0,
        accumulator32_q0,
        accumulator33_address0,
        accumulator33_ce0,
        accumulator33_we0,
        accumulator33_d0,
        accumulator33_q0,
        accumulator34_address0,
        accumulator34_ce0,
        accumulator34_we0,
        accumulator34_d0,
        accumulator34_q0,
        accumulator35_address0,
        accumulator35_ce0,
        accumulator35_we0,
        accumulator35_d0,
        accumulator35_q0,
        accumulator36_address0,
        accumulator36_ce0,
        accumulator36_we0,
        accumulator36_d0,
        accumulator36_q0,
        accumulator37_address0,
        accumulator37_ce0,
        accumulator37_we0,
        accumulator37_d0,
        accumulator37_q0,
        accumulator38_address0,
        accumulator38_ce0,
        accumulator38_we0,
        accumulator38_d0,
        accumulator38_q0,
        accumulator39_address0,
        accumulator39_ce0,
        accumulator39_we0,
        accumulator39_d0,
        accumulator39_q0,
        accumulator40_address0,
        accumulator40_ce0,
        accumulator40_we0,
        accumulator40_d0,
        accumulator40_q0,
        accumulator41_address0,
        accumulator41_ce0,
        accumulator41_we0,
        accumulator41_d0,
        accumulator41_q0,
        accumulator42_address0,
        accumulator42_ce0,
        accumulator42_we0,
        accumulator42_d0,
        accumulator42_q0,
        accumulator43_address0,
        accumulator43_ce0,
        accumulator43_we0,
        accumulator43_d0,
        accumulator43_q0,
        accumulator44_address0,
        accumulator44_ce0,
        accumulator44_we0,
        accumulator44_d0,
        accumulator44_q0,
        accumulator45_address0,
        accumulator45_ce0,
        accumulator45_we0,
        accumulator45_d0,
        accumulator45_q0,
        accumulator46_address0,
        accumulator46_ce0,
        accumulator46_we0,
        accumulator46_d0,
        accumulator46_q0,
        accumulator47_address0,
        accumulator47_ce0,
        accumulator47_we0,
        accumulator47_d0,
        accumulator47_q0,
        accumulator48_address0,
        accumulator48_ce0,
        accumulator48_we0,
        accumulator48_d0,
        accumulator48_q0,
        accumulator49_address0,
        accumulator49_ce0,
        accumulator49_we0,
        accumulator49_d0,
        accumulator49_q0,
        accumulator50_address0,
        accumulator50_ce0,
        accumulator50_we0,
        accumulator50_d0,
        accumulator50_q0,
        accumulator51_address0,
        accumulator51_ce0,
        accumulator51_we0,
        accumulator51_d0,
        accumulator51_q0,
        accumulator52_address0,
        accumulator52_ce0,
        accumulator52_we0,
        accumulator52_d0,
        accumulator52_q0,
        accumulator53_address0,
        accumulator53_ce0,
        accumulator53_we0,
        accumulator53_d0,
        accumulator53_q0,
        accumulator54_address0,
        accumulator54_ce0,
        accumulator54_we0,
        accumulator54_d0,
        accumulator54_q0,
        accumulator55_address0,
        accumulator55_ce0,
        accumulator55_we0,
        accumulator55_d0,
        accumulator55_q0,
        accumulator56_address0,
        accumulator56_ce0,
        accumulator56_we0,
        accumulator56_d0,
        accumulator56_q0,
        accumulator57_address0,
        accumulator57_ce0,
        accumulator57_we0,
        accumulator57_d0,
        accumulator57_q0,
        accumulator58_address0,
        accumulator58_ce0,
        accumulator58_we0,
        accumulator58_d0,
        accumulator58_q0,
        accumulator59_address0,
        accumulator59_ce0,
        accumulator59_we0,
        accumulator59_d0,
        accumulator59_q0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] accumulator_address0;
output   accumulator_ce0;
output   accumulator_we0;
output  [11:0] accumulator_d0;
input  [11:0] accumulator_q0;
output  [8:0] accumulator1_address0;
output   accumulator1_ce0;
output   accumulator1_we0;
output  [11:0] accumulator1_d0;
input  [11:0] accumulator1_q0;
output  [8:0] accumulator2_address0;
output   accumulator2_ce0;
output   accumulator2_we0;
output  [11:0] accumulator2_d0;
input  [11:0] accumulator2_q0;
output  [8:0] accumulator3_address0;
output   accumulator3_ce0;
output   accumulator3_we0;
output  [11:0] accumulator3_d0;
input  [11:0] accumulator3_q0;
output  [8:0] accumulator4_address0;
output   accumulator4_ce0;
output   accumulator4_we0;
output  [11:0] accumulator4_d0;
input  [11:0] accumulator4_q0;
output  [8:0] accumulator5_address0;
output   accumulator5_ce0;
output   accumulator5_we0;
output  [11:0] accumulator5_d0;
input  [11:0] accumulator5_q0;
output  [8:0] accumulator6_address0;
output   accumulator6_ce0;
output   accumulator6_we0;
output  [11:0] accumulator6_d0;
input  [11:0] accumulator6_q0;
output  [8:0] accumulator7_address0;
output   accumulator7_ce0;
output   accumulator7_we0;
output  [11:0] accumulator7_d0;
input  [11:0] accumulator7_q0;
output  [8:0] accumulator8_address0;
output   accumulator8_ce0;
output   accumulator8_we0;
output  [11:0] accumulator8_d0;
input  [11:0] accumulator8_q0;
output  [8:0] accumulator9_address0;
output   accumulator9_ce0;
output   accumulator9_we0;
output  [11:0] accumulator9_d0;
input  [11:0] accumulator9_q0;
output  [8:0] accumulator10_address0;
output   accumulator10_ce0;
output   accumulator10_we0;
output  [11:0] accumulator10_d0;
input  [11:0] accumulator10_q0;
output  [8:0] accumulator11_address0;
output   accumulator11_ce0;
output   accumulator11_we0;
output  [11:0] accumulator11_d0;
input  [11:0] accumulator11_q0;
output  [8:0] accumulator12_address0;
output   accumulator12_ce0;
output   accumulator12_we0;
output  [11:0] accumulator12_d0;
input  [11:0] accumulator12_q0;
output  [8:0] accumulator13_address0;
output   accumulator13_ce0;
output   accumulator13_we0;
output  [11:0] accumulator13_d0;
input  [11:0] accumulator13_q0;
output  [8:0] accumulator14_address0;
output   accumulator14_ce0;
output   accumulator14_we0;
output  [11:0] accumulator14_d0;
input  [11:0] accumulator14_q0;
output  [8:0] accumulator15_address0;
output   accumulator15_ce0;
output   accumulator15_we0;
output  [11:0] accumulator15_d0;
input  [11:0] accumulator15_q0;
output  [8:0] accumulator16_address0;
output   accumulator16_ce0;
output   accumulator16_we0;
output  [11:0] accumulator16_d0;
input  [11:0] accumulator16_q0;
output  [8:0] accumulator17_address0;
output   accumulator17_ce0;
output   accumulator17_we0;
output  [11:0] accumulator17_d0;
input  [11:0] accumulator17_q0;
output  [8:0] accumulator18_address0;
output   accumulator18_ce0;
output   accumulator18_we0;
output  [11:0] accumulator18_d0;
input  [11:0] accumulator18_q0;
output  [8:0] accumulator19_address0;
output   accumulator19_ce0;
output   accumulator19_we0;
output  [11:0] accumulator19_d0;
input  [11:0] accumulator19_q0;
output  [8:0] accumulator20_address0;
output   accumulator20_ce0;
output   accumulator20_we0;
output  [11:0] accumulator20_d0;
input  [11:0] accumulator20_q0;
output  [8:0] accumulator21_address0;
output   accumulator21_ce0;
output   accumulator21_we0;
output  [11:0] accumulator21_d0;
input  [11:0] accumulator21_q0;
output  [8:0] accumulator22_address0;
output   accumulator22_ce0;
output   accumulator22_we0;
output  [11:0] accumulator22_d0;
input  [11:0] accumulator22_q0;
output  [8:0] accumulator23_address0;
output   accumulator23_ce0;
output   accumulator23_we0;
output  [11:0] accumulator23_d0;
input  [11:0] accumulator23_q0;
output  [8:0] accumulator24_address0;
output   accumulator24_ce0;
output   accumulator24_we0;
output  [11:0] accumulator24_d0;
input  [11:0] accumulator24_q0;
output  [8:0] accumulator25_address0;
output   accumulator25_ce0;
output   accumulator25_we0;
output  [11:0] accumulator25_d0;
input  [11:0] accumulator25_q0;
output  [8:0] accumulator26_address0;
output   accumulator26_ce0;
output   accumulator26_we0;
output  [11:0] accumulator26_d0;
input  [11:0] accumulator26_q0;
output  [8:0] accumulator27_address0;
output   accumulator27_ce0;
output   accumulator27_we0;
output  [11:0] accumulator27_d0;
input  [11:0] accumulator27_q0;
output  [8:0] accumulator28_address0;
output   accumulator28_ce0;
output   accumulator28_we0;
output  [11:0] accumulator28_d0;
input  [11:0] accumulator28_q0;
output  [8:0] accumulator29_address0;
output   accumulator29_ce0;
output   accumulator29_we0;
output  [11:0] accumulator29_d0;
input  [11:0] accumulator29_q0;
output  [8:0] accumulator30_address0;
output   accumulator30_ce0;
output   accumulator30_we0;
output  [11:0] accumulator30_d0;
input  [11:0] accumulator30_q0;
output  [8:0] accumulator31_address0;
output   accumulator31_ce0;
output   accumulator31_we0;
output  [11:0] accumulator31_d0;
input  [11:0] accumulator31_q0;
output  [8:0] accumulator32_address0;
output   accumulator32_ce0;
output   accumulator32_we0;
output  [11:0] accumulator32_d0;
input  [11:0] accumulator32_q0;
output  [8:0] accumulator33_address0;
output   accumulator33_ce0;
output   accumulator33_we0;
output  [11:0] accumulator33_d0;
input  [11:0] accumulator33_q0;
output  [8:0] accumulator34_address0;
output   accumulator34_ce0;
output   accumulator34_we0;
output  [11:0] accumulator34_d0;
input  [11:0] accumulator34_q0;
output  [8:0] accumulator35_address0;
output   accumulator35_ce0;
output   accumulator35_we0;
output  [11:0] accumulator35_d0;
input  [11:0] accumulator35_q0;
output  [8:0] accumulator36_address0;
output   accumulator36_ce0;
output   accumulator36_we0;
output  [11:0] accumulator36_d0;
input  [11:0] accumulator36_q0;
output  [8:0] accumulator37_address0;
output   accumulator37_ce0;
output   accumulator37_we0;
output  [11:0] accumulator37_d0;
input  [11:0] accumulator37_q0;
output  [8:0] accumulator38_address0;
output   accumulator38_ce0;
output   accumulator38_we0;
output  [11:0] accumulator38_d0;
input  [11:0] accumulator38_q0;
output  [8:0] accumulator39_address0;
output   accumulator39_ce0;
output   accumulator39_we0;
output  [11:0] accumulator39_d0;
input  [11:0] accumulator39_q0;
output  [8:0] accumulator40_address0;
output   accumulator40_ce0;
output   accumulator40_we0;
output  [11:0] accumulator40_d0;
input  [11:0] accumulator40_q0;
output  [8:0] accumulator41_address0;
output   accumulator41_ce0;
output   accumulator41_we0;
output  [11:0] accumulator41_d0;
input  [11:0] accumulator41_q0;
output  [8:0] accumulator42_address0;
output   accumulator42_ce0;
output   accumulator42_we0;
output  [11:0] accumulator42_d0;
input  [11:0] accumulator42_q0;
output  [8:0] accumulator43_address0;
output   accumulator43_ce0;
output   accumulator43_we0;
output  [11:0] accumulator43_d0;
input  [11:0] accumulator43_q0;
output  [8:0] accumulator44_address0;
output   accumulator44_ce0;
output   accumulator44_we0;
output  [11:0] accumulator44_d0;
input  [11:0] accumulator44_q0;
output  [8:0] accumulator45_address0;
output   accumulator45_ce0;
output   accumulator45_we0;
output  [11:0] accumulator45_d0;
input  [11:0] accumulator45_q0;
output  [8:0] accumulator46_address0;
output   accumulator46_ce0;
output   accumulator46_we0;
output  [11:0] accumulator46_d0;
input  [11:0] accumulator46_q0;
output  [8:0] accumulator47_address0;
output   accumulator47_ce0;
output   accumulator47_we0;
output  [11:0] accumulator47_d0;
input  [11:0] accumulator47_q0;
output  [8:0] accumulator48_address0;
output   accumulator48_ce0;
output   accumulator48_we0;
output  [11:0] accumulator48_d0;
input  [11:0] accumulator48_q0;
output  [8:0] accumulator49_address0;
output   accumulator49_ce0;
output   accumulator49_we0;
output  [11:0] accumulator49_d0;
input  [11:0] accumulator49_q0;
output  [8:0] accumulator50_address0;
output   accumulator50_ce0;
output   accumulator50_we0;
output  [11:0] accumulator50_d0;
input  [11:0] accumulator50_q0;
output  [8:0] accumulator51_address0;
output   accumulator51_ce0;
output   accumulator51_we0;
output  [11:0] accumulator51_d0;
input  [11:0] accumulator51_q0;
output  [8:0] accumulator52_address0;
output   accumulator52_ce0;
output   accumulator52_we0;
output  [11:0] accumulator52_d0;
input  [11:0] accumulator52_q0;
output  [8:0] accumulator53_address0;
output   accumulator53_ce0;
output   accumulator53_we0;
output  [11:0] accumulator53_d0;
input  [11:0] accumulator53_q0;
output  [8:0] accumulator54_address0;
output   accumulator54_ce0;
output   accumulator54_we0;
output  [11:0] accumulator54_d0;
input  [11:0] accumulator54_q0;
output  [8:0] accumulator55_address0;
output   accumulator55_ce0;
output   accumulator55_we0;
output  [11:0] accumulator55_d0;
input  [11:0] accumulator55_q0;
output  [8:0] accumulator56_address0;
output   accumulator56_ce0;
output   accumulator56_we0;
output  [11:0] accumulator56_d0;
input  [11:0] accumulator56_q0;
output  [8:0] accumulator57_address0;
output   accumulator57_ce0;
output   accumulator57_we0;
output  [11:0] accumulator57_d0;
input  [11:0] accumulator57_q0;
output  [8:0] accumulator58_address0;
output   accumulator58_ce0;
output   accumulator58_we0;
output  [11:0] accumulator58_d0;
input  [11:0] accumulator58_q0;
output  [8:0] accumulator59_address0;
output   accumulator59_ce0;
output   accumulator59_we0;
output  [11:0] accumulator59_d0;
input  [11:0] accumulator59_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] accumulator_address0;
reg accumulator_ce0;
reg accumulator_we0;
reg[8:0] accumulator1_address0;
reg accumulator1_ce0;
reg accumulator1_we0;
reg[8:0] accumulator2_address0;
reg accumulator2_ce0;
reg accumulator2_we0;
reg[8:0] accumulator3_address0;
reg accumulator3_ce0;
reg accumulator3_we0;
reg[8:0] accumulator4_address0;
reg accumulator4_ce0;
reg accumulator4_we0;
reg[8:0] accumulator5_address0;
reg accumulator5_ce0;
reg accumulator5_we0;
reg[8:0] accumulator6_address0;
reg accumulator6_ce0;
reg accumulator6_we0;
reg[8:0] accumulator7_address0;
reg accumulator7_ce0;
reg accumulator7_we0;
reg[8:0] accumulator8_address0;
reg accumulator8_ce0;
reg accumulator8_we0;
reg[8:0] accumulator9_address0;
reg accumulator9_ce0;
reg accumulator9_we0;
reg[8:0] accumulator10_address0;
reg accumulator10_ce0;
reg accumulator10_we0;
reg[8:0] accumulator11_address0;
reg accumulator11_ce0;
reg accumulator11_we0;
reg[8:0] accumulator12_address0;
reg accumulator12_ce0;
reg accumulator12_we0;
reg[8:0] accumulator13_address0;
reg accumulator13_ce0;
reg accumulator13_we0;
reg[8:0] accumulator14_address0;
reg accumulator14_ce0;
reg accumulator14_we0;
reg[8:0] accumulator15_address0;
reg accumulator15_ce0;
reg accumulator15_we0;
reg[8:0] accumulator16_address0;
reg accumulator16_ce0;
reg accumulator16_we0;
reg[8:0] accumulator17_address0;
reg accumulator17_ce0;
reg accumulator17_we0;
reg[8:0] accumulator18_address0;
reg accumulator18_ce0;
reg accumulator18_we0;
reg[8:0] accumulator19_address0;
reg accumulator19_ce0;
reg accumulator19_we0;
reg[8:0] accumulator20_address0;
reg accumulator20_ce0;
reg accumulator20_we0;
reg[8:0] accumulator21_address0;
reg accumulator21_ce0;
reg accumulator21_we0;
reg[8:0] accumulator22_address0;
reg accumulator22_ce0;
reg accumulator22_we0;
reg[8:0] accumulator23_address0;
reg accumulator23_ce0;
reg accumulator23_we0;
reg[8:0] accumulator24_address0;
reg accumulator24_ce0;
reg accumulator24_we0;
reg[8:0] accumulator25_address0;
reg accumulator25_ce0;
reg accumulator25_we0;
reg[8:0] accumulator26_address0;
reg accumulator26_ce0;
reg accumulator26_we0;
reg[8:0] accumulator27_address0;
reg accumulator27_ce0;
reg accumulator27_we0;
reg[8:0] accumulator28_address0;
reg accumulator28_ce0;
reg accumulator28_we0;
reg[8:0] accumulator29_address0;
reg accumulator29_ce0;
reg accumulator29_we0;
reg[8:0] accumulator30_address0;
reg accumulator30_ce0;
reg accumulator30_we0;
reg[8:0] accumulator31_address0;
reg accumulator31_ce0;
reg accumulator31_we0;
reg[8:0] accumulator32_address0;
reg accumulator32_ce0;
reg accumulator32_we0;
reg[8:0] accumulator33_address0;
reg accumulator33_ce0;
reg accumulator33_we0;
reg[8:0] accumulator34_address0;
reg accumulator34_ce0;
reg accumulator34_we0;
reg[8:0] accumulator35_address0;
reg accumulator35_ce0;
reg accumulator35_we0;
reg[8:0] accumulator36_address0;
reg accumulator36_ce0;
reg accumulator36_we0;
reg[8:0] accumulator37_address0;
reg accumulator37_ce0;
reg accumulator37_we0;
reg[8:0] accumulator38_address0;
reg accumulator38_ce0;
reg accumulator38_we0;
reg[8:0] accumulator39_address0;
reg accumulator39_ce0;
reg accumulator39_we0;
reg[8:0] accumulator40_address0;
reg accumulator40_ce0;
reg accumulator40_we0;
reg[8:0] accumulator41_address0;
reg accumulator41_ce0;
reg accumulator41_we0;
reg[8:0] accumulator42_address0;
reg accumulator42_ce0;
reg accumulator42_we0;
reg[8:0] accumulator43_address0;
reg accumulator43_ce0;
reg accumulator43_we0;
reg[8:0] accumulator44_address0;
reg accumulator44_ce0;
reg accumulator44_we0;
reg[8:0] accumulator45_address0;
reg accumulator45_ce0;
reg accumulator45_we0;
reg[8:0] accumulator46_address0;
reg accumulator46_ce0;
reg accumulator46_we0;
reg[8:0] accumulator47_address0;
reg accumulator47_ce0;
reg accumulator47_we0;
reg[8:0] accumulator48_address0;
reg accumulator48_ce0;
reg accumulator48_we0;
reg[8:0] accumulator49_address0;
reg accumulator49_ce0;
reg accumulator49_we0;
reg[8:0] accumulator50_address0;
reg accumulator50_ce0;
reg accumulator50_we0;
reg[8:0] accumulator51_address0;
reg accumulator51_ce0;
reg accumulator51_we0;
reg[8:0] accumulator52_address0;
reg accumulator52_ce0;
reg accumulator52_we0;
reg[8:0] accumulator53_address0;
reg accumulator53_ce0;
reg accumulator53_we0;
reg[8:0] accumulator54_address0;
reg accumulator54_ce0;
reg accumulator54_we0;
reg[8:0] accumulator55_address0;
reg accumulator55_ce0;
reg accumulator55_we0;
reg[8:0] accumulator56_address0;
reg accumulator56_ce0;
reg accumulator56_we0;
reg[8:0] accumulator57_address0;
reg accumulator57_ce0;
reg accumulator57_we0;
reg[8:0] accumulator58_address0;
reg accumulator58_ce0;
reg accumulator58_we0;
reg[8:0] accumulator59_address0;
reg accumulator59_ce0;
reg accumulator59_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [8:0] r_V_4_fu_4084_p2;
reg   [8:0] r_V_4_reg_7615;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln1057_fu_4078_p2;
reg   [11:0] vote_at_rho_theta_V_1_reg_8280;
wire    ap_CS_fsm_state3;
reg   [11:0] vote_at_rho_theta_V_2_reg_8286;
reg   [11:0] vote_at_rho_theta_V_3_reg_8292;
reg   [11:0] vote_at_rho_theta_V_4_reg_8298;
reg   [11:0] vote_at_rho_theta_V_5_reg_8304;
reg   [11:0] vote_at_rho_theta_V_6_reg_8310;
reg   [11:0] vote_at_rho_theta_V_7_reg_8316;
reg   [11:0] vote_at_rho_theta_V_8_reg_8322;
reg   [11:0] vote_at_rho_theta_V_9_reg_8328;
reg   [11:0] vote_at_rho_theta_V_10_reg_8334;
reg   [11:0] vote_at_rho_theta_V_11_reg_8340;
reg   [11:0] vote_at_rho_theta_V_12_reg_8346;
reg   [11:0] vote_at_rho_theta_V_13_reg_8352;
reg   [11:0] vote_at_rho_theta_V_14_reg_8358;
reg   [11:0] vote_at_rho_theta_V_15_reg_8364;
reg   [11:0] vote_at_rho_theta_V_16_reg_8370;
reg   [11:0] vote_at_rho_theta_V_17_reg_8376;
reg   [11:0] vote_at_rho_theta_V_18_reg_8382;
reg   [11:0] vote_at_rho_theta_V_19_reg_8388;
reg   [11:0] vote_at_rho_theta_V_20_reg_8394;
reg   [11:0] vote_at_rho_theta_V_21_reg_8400;
reg   [11:0] vote_at_rho_theta_V_22_reg_8406;
reg   [11:0] vote_at_rho_theta_V_23_reg_8412;
reg   [11:0] vote_at_rho_theta_V_24_reg_8418;
reg   [11:0] vote_at_rho_theta_V_25_reg_8424;
reg   [11:0] vote_at_rho_theta_V_26_reg_8430;
reg   [11:0] vote_at_rho_theta_V_27_reg_8436;
reg   [11:0] vote_at_rho_theta_V_28_reg_8442;
reg   [11:0] vote_at_rho_theta_V_29_reg_8448;
reg   [11:0] vote_at_rho_theta_V_30_reg_8454;
reg   [11:0] vote_at_rho_theta_V_31_reg_8460;
reg   [11:0] vote_at_rho_theta_V_32_reg_8466;
reg   [11:0] vote_at_rho_theta_V_33_reg_8472;
reg   [11:0] vote_at_rho_theta_V_34_reg_8478;
reg   [11:0] vote_at_rho_theta_V_35_reg_8484;
reg   [11:0] vote_at_rho_theta_V_36_reg_8490;
reg   [11:0] vote_at_rho_theta_V_37_reg_8496;
reg   [11:0] vote_at_rho_theta_V_38_reg_8502;
reg   [11:0] vote_at_rho_theta_V_39_reg_8508;
reg   [11:0] vote_at_rho_theta_V_40_reg_8514;
reg   [11:0] vote_at_rho_theta_V_41_reg_8520;
reg   [11:0] vote_at_rho_theta_V_42_reg_8526;
reg   [11:0] vote_at_rho_theta_V_43_reg_8532;
reg   [11:0] vote_at_rho_theta_V_44_reg_8538;
reg   [11:0] vote_at_rho_theta_V_45_reg_8544;
reg   [11:0] vote_at_rho_theta_V_46_reg_8550;
reg   [11:0] vote_at_rho_theta_V_47_reg_8556;
reg   [11:0] vote_at_rho_theta_V_48_reg_8562;
reg   [11:0] vote_at_rho_theta_V_49_reg_8568;
reg   [11:0] vote_at_rho_theta_V_50_reg_8574;
reg   [11:0] vote_at_rho_theta_V_51_reg_8580;
reg   [11:0] vote_at_rho_theta_V_52_reg_8586;
reg   [11:0] vote_at_rho_theta_V_53_reg_8592;
reg   [11:0] vote_at_rho_theta_V_54_reg_8598;
reg   [11:0] vote_at_rho_theta_V_55_reg_8604;
reg   [11:0] vote_at_rho_theta_V_56_reg_8610;
reg   [11:0] vote_at_rho_theta_V_57_reg_8616;
reg   [11:0] vote_at_rho_theta_V_58_reg_8622;
reg   [11:0] vote_at_rho_theta_V_59_reg_8628;
reg   [11:0] vote_at_rho_theta_V_60_reg_8634;
wire    ap_CS_fsm_state4;
wire   [0:0] phitmp_fu_5864_p2;
wire   [0:0] phitmp30615_fu_5876_p2;
wire   [0:0] phitmp30616_fu_5888_p2;
wire   [0:0] phitmp30617_fu_5900_p2;
wire   [0:0] phitmp30618_fu_5912_p2;
wire   [0:0] phitmp30619_fu_5924_p2;
wire   [0:0] phitmp30620_fu_5936_p2;
wire   [0:0] phitmp30621_fu_5948_p2;
wire   [0:0] phitmp30622_fu_5960_p2;
wire   [0:0] phitmp30623_fu_5972_p2;
wire   [0:0] phitmp30624_fu_5984_p2;
wire   [0:0] phitmp30625_fu_5996_p2;
wire   [0:0] phitmp30626_fu_6008_p2;
wire   [0:0] phitmp30627_fu_6020_p2;
wire   [0:0] phitmp30628_fu_6032_p2;
wire   [0:0] phitmp30629_fu_6044_p2;
wire   [0:0] phitmp30630_fu_6056_p2;
wire   [0:0] phitmp30631_fu_6068_p2;
wire   [0:0] phitmp30632_fu_6080_p2;
wire   [0:0] phitmp30633_fu_6092_p2;
wire   [0:0] phitmp30634_fu_6104_p2;
wire   [0:0] phitmp30635_fu_6116_p2;
wire   [0:0] phitmp30636_fu_6128_p2;
wire   [0:0] phitmp30637_fu_6140_p2;
wire   [0:0] phitmp30638_fu_6152_p2;
wire   [0:0] phitmp30639_fu_6164_p2;
wire   [0:0] phitmp30640_fu_6176_p2;
wire   [0:0] phitmp30641_fu_6188_p2;
wire   [0:0] phitmp30642_fu_6200_p2;
wire   [0:0] phitmp30643_fu_6212_p2;
wire   [0:0] phitmp30644_fu_6224_p2;
wire   [0:0] phitmp30645_fu_6236_p2;
wire   [0:0] phitmp30646_fu_6248_p2;
wire   [0:0] phitmp30647_fu_6260_p2;
wire   [0:0] phitmp30648_fu_6272_p2;
wire   [0:0] phitmp30649_fu_6284_p2;
wire   [0:0] phitmp30650_fu_6296_p2;
wire   [0:0] phitmp30651_fu_6308_p2;
wire   [0:0] phitmp30652_fu_6320_p2;
wire   [0:0] phitmp30653_fu_6332_p2;
wire   [0:0] phitmp30654_fu_6344_p2;
wire   [0:0] phitmp30655_fu_6356_p2;
wire   [0:0] phitmp30656_fu_6368_p2;
wire   [0:0] phitmp30657_fu_6380_p2;
wire   [0:0] phitmp30658_fu_6392_p2;
wire   [0:0] phitmp30659_fu_6404_p2;
wire   [0:0] phitmp30660_fu_6416_p2;
wire   [0:0] phitmp30661_fu_6428_p2;
wire   [0:0] phitmp30662_fu_6440_p2;
wire   [0:0] phitmp30663_fu_6452_p2;
wire   [0:0] phitmp30664_fu_6464_p2;
wire   [0:0] phitmp30665_fu_6476_p2;
wire   [0:0] phitmp30666_fu_6488_p2;
wire   [0:0] phitmp30667_fu_6500_p2;
wire   [0:0] phitmp30668_fu_6512_p2;
wire   [0:0] phitmp30669_fu_6524_p2;
wire   [0:0] phitmp30670_fu_6536_p2;
wire   [0:0] phitmp30671_fu_6548_p2;
wire   [0:0] phitmp30672_fu_6560_p2;
wire   [0:0] phitmp30673_fu_6572_p2;
wire    grp_thinningCompare_60_s_fu_3406_ap_start;
wire    grp_thinningCompare_60_s_fu_3406_ap_done;
wire    grp_thinningCompare_60_s_fu_3406_ap_idle;
wire    grp_thinningCompare_60_s_fu_3406_ap_ready;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_0;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_1;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_2;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_3;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_4;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_5;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_6;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_7;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_8;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_9;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_10;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_11;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_12;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_13;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_14;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_15;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_16;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_17;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_18;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_19;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_20;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_21;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_22;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_23;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_24;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_25;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_26;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_27;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_28;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_29;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_30;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_31;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_32;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_33;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_34;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_35;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_36;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_37;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_38;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_39;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_40;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_41;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_42;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_43;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_44;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_45;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_46;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_47;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_48;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_49;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_50;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_51;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_52;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_53;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_54;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_55;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_56;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_57;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_58;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_59;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_60;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_61;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_62;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_63;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_64;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_65;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_66;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_67;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_68;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_69;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_70;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_71;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_72;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_73;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_74;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_75;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_76;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_77;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_78;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_79;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_80;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_81;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_82;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_83;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_84;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_85;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_86;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_87;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_88;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_89;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_90;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_91;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_92;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_93;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_94;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_95;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_96;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_97;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_98;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_99;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_100;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_101;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_102;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_103;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_104;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_105;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_106;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_107;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_108;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_109;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_110;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_111;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_112;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_113;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_114;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_115;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_116;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_117;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_118;
wire   [0:0] grp_thinningCompare_60_s_fu_3406_ap_return_119;
reg   [0:0] phi_ln487_reg_1966;
reg   [0:0] phi_ln487_1_reg_1978;
reg   [0:0] phi_ln487_2_reg_1990;
reg   [0:0] phi_ln487_3_reg_2002;
reg   [0:0] phi_ln487_4_reg_2014;
reg   [0:0] phi_ln487_5_reg_2026;
reg   [0:0] phi_ln487_6_reg_2038;
reg   [0:0] phi_ln487_7_reg_2050;
reg   [0:0] phi_ln487_8_reg_2062;
reg   [0:0] phi_ln487_9_reg_2074;
reg   [0:0] phi_ln487_10_reg_2086;
reg   [0:0] phi_ln487_11_reg_2098;
reg   [0:0] phi_ln487_12_reg_2110;
reg   [0:0] phi_ln487_13_reg_2122;
reg   [0:0] phi_ln487_14_reg_2134;
reg   [0:0] phi_ln487_15_reg_2146;
reg   [0:0] phi_ln487_16_reg_2158;
reg   [0:0] phi_ln487_17_reg_2170;
reg   [0:0] phi_ln487_18_reg_2182;
reg   [0:0] phi_ln487_19_reg_2194;
reg   [0:0] phi_ln487_20_reg_2206;
reg   [0:0] phi_ln487_21_reg_2218;
reg   [0:0] phi_ln487_22_reg_2230;
reg   [0:0] phi_ln487_23_reg_2242;
reg   [0:0] phi_ln487_24_reg_2254;
reg   [0:0] phi_ln487_25_reg_2266;
reg   [0:0] phi_ln487_26_reg_2278;
reg   [0:0] phi_ln487_27_reg_2290;
reg   [0:0] phi_ln487_28_reg_2302;
reg   [0:0] phi_ln487_29_reg_2314;
reg   [0:0] phi_ln487_30_reg_2326;
reg   [0:0] phi_ln487_31_reg_2338;
reg   [0:0] phi_ln487_32_reg_2350;
reg   [0:0] phi_ln487_33_reg_2362;
reg   [0:0] phi_ln487_34_reg_2374;
reg   [0:0] phi_ln487_35_reg_2386;
reg   [0:0] phi_ln487_36_reg_2398;
reg   [0:0] phi_ln487_37_reg_2410;
reg   [0:0] phi_ln487_38_reg_2422;
reg   [0:0] phi_ln487_39_reg_2434;
reg   [0:0] phi_ln487_40_reg_2446;
reg   [0:0] phi_ln487_41_reg_2458;
reg   [0:0] phi_ln487_42_reg_2470;
reg   [0:0] phi_ln487_43_reg_2482;
reg   [0:0] phi_ln487_44_reg_2494;
reg   [0:0] phi_ln487_45_reg_2506;
reg   [0:0] phi_ln487_46_reg_2518;
reg   [0:0] phi_ln487_47_reg_2530;
reg   [0:0] phi_ln487_48_reg_2542;
reg   [0:0] phi_ln487_49_reg_2554;
reg   [0:0] phi_ln487_50_reg_2566;
reg   [0:0] phi_ln487_51_reg_2578;
reg   [0:0] phi_ln487_52_reg_2590;
reg   [0:0] phi_ln487_53_reg_2602;
reg   [0:0] phi_ln487_54_reg_2614;
reg   [0:0] phi_ln487_55_reg_2626;
reg   [0:0] phi_ln487_56_reg_2638;
reg   [0:0] phi_ln487_57_reg_2650;
reg   [0:0] phi_ln487_58_reg_2662;
reg   [0:0] phi_ln487_59_reg_2674;
reg   [0:0] four_conds_reg_60_0_reg_2686;
reg   [0:0] four_conds_reg_59_0_reg_2698;
reg   [0:0] four_conds_reg_58_0_reg_2710;
reg   [0:0] four_conds_reg_57_0_reg_2722;
reg   [0:0] four_conds_reg_56_0_reg_2734;
reg   [0:0] four_conds_reg_55_0_reg_2746;
reg   [0:0] four_conds_reg_54_0_reg_2758;
reg   [0:0] four_conds_reg_53_0_reg_2770;
reg   [0:0] four_conds_reg_52_0_reg_2782;
reg   [0:0] four_conds_reg_51_0_reg_2794;
reg   [0:0] four_conds_reg_50_0_reg_2806;
reg   [0:0] four_conds_reg_49_0_reg_2818;
reg   [0:0] four_conds_reg_48_0_reg_2830;
reg   [0:0] four_conds_reg_47_0_reg_2842;
reg   [0:0] four_conds_reg_46_0_reg_2854;
reg   [0:0] four_conds_reg_45_0_reg_2866;
reg   [0:0] four_conds_reg_44_0_reg_2878;
reg   [0:0] four_conds_reg_43_0_reg_2890;
reg   [0:0] four_conds_reg_42_0_reg_2902;
reg   [0:0] four_conds_reg_41_0_reg_2914;
reg   [0:0] four_conds_reg_40_0_reg_2926;
reg   [0:0] four_conds_reg_39_0_reg_2938;
reg   [0:0] four_conds_reg_38_0_reg_2950;
reg   [0:0] four_conds_reg_37_0_reg_2962;
reg   [0:0] four_conds_reg_36_0_reg_2974;
reg   [0:0] four_conds_reg_35_0_reg_2986;
reg   [0:0] four_conds_reg_34_0_reg_2998;
reg   [0:0] four_conds_reg_33_0_reg_3010;
reg   [0:0] four_conds_reg_32_0_reg_3022;
reg   [0:0] four_conds_reg_31_0_reg_3034;
reg   [0:0] four_conds_reg_30_0_reg_3046;
reg   [0:0] four_conds_reg_29_0_reg_3058;
reg   [0:0] four_conds_reg_28_0_reg_3070;
reg   [0:0] four_conds_reg_27_0_reg_3082;
reg   [0:0] four_conds_reg_26_0_reg_3094;
reg   [0:0] four_conds_reg_25_0_reg_3106;
reg   [0:0] four_conds_reg_24_0_reg_3118;
reg   [0:0] four_conds_reg_23_0_reg_3130;
reg   [0:0] four_conds_reg_22_0_reg_3142;
reg   [0:0] four_conds_reg_21_0_reg_3154;
reg   [0:0] four_conds_reg_20_0_reg_3166;
reg   [0:0] four_conds_reg_19_0_reg_3178;
reg   [0:0] four_conds_reg_18_0_reg_3190;
reg   [0:0] four_conds_reg_17_0_reg_3202;
reg   [0:0] four_conds_reg_16_0_reg_3214;
reg   [0:0] four_conds_reg_15_0_reg_3226;
reg   [0:0] four_conds_reg_14_0_reg_3238;
reg   [0:0] four_conds_reg_13_0_reg_3250;
reg   [0:0] four_conds_reg_12_0_reg_3262;
reg   [0:0] four_conds_reg_11_0_reg_3274;
reg   [0:0] four_conds_reg_10_0_reg_3286;
reg   [0:0] four_conds_reg_9_0_reg_3298;
reg   [0:0] four_conds_reg_8_0_reg_3310;
reg   [0:0] four_conds_reg_7_0_reg_3322;
reg   [0:0] four_conds_reg_6_0_reg_3334;
reg   [0:0] four_conds_reg_5_0_reg_3346;
reg   [0:0] four_conds_reg_4_0_reg_3358;
reg   [0:0] four_conds_reg_3_0_reg_3370;
reg   [0:0] four_conds_reg_2_0_reg_3382;
reg   [0:0] four_conds_reg_1_0_reg_3394;
reg    grp_thinningCompare_60_s_fu_3406_ap_start_reg;
wire   [63:0] conv_i221_fu_4090_p1;
wire   [63:0] conv_i133_fu_5119_p1;
wire   [0:0] or_ln487_fu_5198_p2;
wire   [0:0] or_ln487_1_fu_5504_p2;
wire   [0:0] or_ln487_2_fu_5510_p2;
wire   [0:0] or_ln487_3_fu_5516_p2;
wire   [0:0] or_ln487_4_fu_5522_p2;
wire   [0:0] or_ln487_5_fu_5528_p2;
wire   [0:0] or_ln487_6_fu_5534_p2;
wire   [0:0] or_ln487_7_fu_5540_p2;
wire   [0:0] or_ln487_8_fu_5546_p2;
wire   [0:0] or_ln487_9_fu_5552_p2;
wire   [0:0] or_ln487_10_fu_5558_p2;
wire   [0:0] or_ln487_11_fu_5564_p2;
wire   [0:0] or_ln487_12_fu_5570_p2;
wire   [0:0] or_ln487_13_fu_5576_p2;
wire   [0:0] or_ln487_14_fu_5582_p2;
wire   [0:0] or_ln487_15_fu_5588_p2;
wire   [0:0] or_ln487_16_fu_5594_p2;
wire   [0:0] or_ln487_17_fu_5600_p2;
wire   [0:0] or_ln487_18_fu_5606_p2;
wire   [0:0] or_ln487_19_fu_5612_p2;
wire   [0:0] or_ln487_20_fu_5618_p2;
wire   [0:0] or_ln487_21_fu_5624_p2;
wire   [0:0] or_ln487_22_fu_5630_p2;
wire   [0:0] or_ln487_23_fu_5636_p2;
wire   [0:0] or_ln487_24_fu_5642_p2;
wire   [0:0] or_ln487_25_fu_5648_p2;
wire   [0:0] or_ln487_26_fu_5654_p2;
wire   [0:0] or_ln487_27_fu_5660_p2;
wire   [0:0] or_ln487_28_fu_5666_p2;
wire   [0:0] or_ln487_29_fu_5672_p2;
wire   [0:0] or_ln487_30_fu_5678_p2;
wire   [0:0] or_ln487_31_fu_5684_p2;
wire   [0:0] or_ln487_32_fu_5690_p2;
wire   [0:0] or_ln487_33_fu_5696_p2;
wire   [0:0] or_ln487_34_fu_5702_p2;
wire   [0:0] or_ln487_35_fu_5708_p2;
wire   [0:0] or_ln487_36_fu_5714_p2;
wire   [0:0] or_ln487_37_fu_5720_p2;
wire   [0:0] or_ln487_38_fu_5726_p2;
wire   [0:0] or_ln487_39_fu_5732_p2;
wire   [0:0] or_ln487_40_fu_5738_p2;
wire   [0:0] or_ln487_41_fu_5744_p2;
wire   [0:0] or_ln487_42_fu_5750_p2;
wire   [0:0] or_ln487_43_fu_5756_p2;
wire   [0:0] or_ln487_44_fu_5762_p2;
wire   [0:0] or_ln487_45_fu_5768_p2;
wire   [0:0] or_ln487_46_fu_5774_p2;
wire   [0:0] or_ln487_47_fu_5780_p2;
wire   [0:0] or_ln487_48_fu_5786_p2;
wire   [0:0] or_ln487_49_fu_5792_p2;
wire   [0:0] or_ln487_50_fu_5798_p2;
wire   [0:0] or_ln487_51_fu_5804_p2;
wire   [0:0] or_ln487_52_fu_5810_p2;
wire   [0:0] or_ln487_53_fu_5816_p2;
wire   [0:0] or_ln487_54_fu_5822_p2;
wire   [0:0] or_ln487_55_fu_5828_p2;
wire   [0:0] or_ln487_56_fu_5834_p2;
wire   [0:0] or_ln487_57_fu_5840_p2;
wire   [0:0] or_ln487_58_fu_5846_p2;
wire   [0:0] or_ln487_59_fu_5852_p2;
reg   [0:0] cond2_1_1_fu_162;
reg   [0:0] cond2_2_1_fu_166;
reg   [0:0] cond2_3_1_fu_170;
reg   [0:0] cond2_4_1_fu_174;
reg   [0:0] cond2_5_1_fu_178;
reg   [0:0] cond2_6_1_fu_182;
reg   [0:0] cond2_7_1_fu_186;
reg   [0:0] cond2_8_1_fu_190;
reg   [0:0] cond2_9_1_fu_194;
reg   [0:0] cond2_10_1_fu_198;
reg   [0:0] cond2_11_1_fu_202;
reg   [0:0] cond2_12_1_fu_206;
reg   [0:0] cond2_13_1_fu_210;
reg   [0:0] cond2_14_1_fu_214;
reg   [0:0] cond2_15_1_fu_218;
reg   [0:0] cond2_16_1_fu_222;
reg   [0:0] cond2_17_1_fu_226;
reg   [0:0] cond2_18_1_fu_230;
reg   [0:0] cond2_19_1_fu_234;
reg   [0:0] cond2_20_1_fu_238;
reg   [0:0] cond2_21_1_fu_242;
reg   [0:0] cond2_22_1_fu_246;
reg   [0:0] cond2_23_1_fu_250;
reg   [0:0] cond2_24_1_fu_254;
reg   [0:0] cond2_25_1_fu_258;
reg   [0:0] cond2_26_1_fu_262;
reg   [0:0] cond2_27_1_fu_266;
reg   [0:0] cond2_28_1_fu_270;
reg   [0:0] cond2_29_1_fu_274;
reg   [0:0] cond2_30_1_fu_278;
reg   [0:0] cond2_31_1_fu_282;
reg   [0:0] cond2_32_1_fu_286;
reg   [0:0] cond2_33_1_fu_290;
reg   [0:0] cond2_34_1_fu_294;
reg   [0:0] cond2_35_1_fu_298;
reg   [0:0] cond2_36_1_fu_302;
reg   [0:0] cond2_37_1_fu_306;
reg   [0:0] cond2_38_1_fu_310;
reg   [0:0] cond2_39_1_fu_314;
reg   [0:0] cond2_40_1_fu_318;
reg   [0:0] cond2_41_1_fu_322;
reg   [0:0] cond2_42_1_fu_326;
reg   [0:0] cond2_43_1_fu_330;
reg   [0:0] cond2_44_1_fu_334;
reg   [0:0] cond2_45_1_fu_338;
reg   [0:0] cond2_46_1_fu_342;
reg   [0:0] cond2_47_1_fu_346;
reg   [0:0] cond2_48_1_fu_350;
reg   [0:0] cond2_49_1_fu_354;
reg   [0:0] cond2_50_1_fu_358;
reg   [0:0] cond2_51_1_fu_362;
reg   [0:0] cond2_52_1_fu_366;
reg   [0:0] cond2_53_1_fu_370;
reg   [0:0] cond2_54_1_fu_374;
reg   [0:0] cond2_55_1_fu_378;
reg   [0:0] cond2_56_1_fu_382;
reg   [0:0] cond2_57_1_fu_386;
reg   [0:0] cond2_58_1_fu_390;
reg   [0:0] cond2_59_1_fu_394;
reg   [0:0] cond2_60_1_fu_398;
reg   [8:0] r_V_fu_402;
reg   [11:0] vote_at_rho_theta_reg_V_38_fu_406;
reg   [11:0] vote_at_rho_theta_reg_V_37_fu_410;
reg   [11:0] vote_at_rho_theta_reg_V_36_fu_414;
reg   [11:0] vote_at_rho_theta_reg_V_35_fu_418;
reg   [11:0] vote_at_rho_theta_reg_V_34_fu_422;
reg   [11:0] vote_at_rho_theta_reg_V_33_fu_426;
reg   [11:0] vote_at_rho_theta_reg_V_32_fu_430;
reg   [11:0] vote_at_rho_theta_reg_V_31_fu_434;
reg   [11:0] vote_at_rho_theta_reg_V_30_fu_438;
reg   [11:0] vote_at_rho_theta_reg_V_29_fu_442;
reg   [11:0] vote_at_rho_theta_reg_V_28_fu_446;
reg   [11:0] vote_at_rho_theta_reg_V_27_fu_450;
reg   [11:0] vote_at_rho_theta_reg_V_26_fu_454;
reg   [11:0] vote_at_rho_theta_reg_V_25_fu_458;
reg   [11:0] vote_at_rho_theta_reg_V_24_fu_462;
reg   [11:0] vote_at_rho_theta_reg_V_23_fu_466;
reg   [11:0] vote_at_rho_theta_reg_V_22_fu_470;
reg   [11:0] vote_at_rho_theta_reg_V_21_fu_474;
reg   [11:0] vote_at_rho_theta_reg_V_20_fu_478;
reg   [11:0] vote_at_rho_theta_reg_V_19_fu_482;
reg   [11:0] vote_at_rho_theta_reg_V_18_fu_486;
reg   [11:0] vote_at_rho_theta_reg_V_17_fu_490;
reg   [11:0] vote_at_rho_theta_reg_V_16_fu_494;
reg   [11:0] vote_at_rho_theta_reg_V_15_fu_498;
reg   [11:0] vote_at_rho_theta_reg_V_14_fu_502;
reg   [11:0] vote_at_rho_theta_reg_V_13_fu_506;
reg   [11:0] vote_at_rho_theta_reg_V_12_fu_510;
reg   [11:0] vote_at_rho_theta_reg_V_11_fu_514;
reg   [11:0] vote_at_rho_theta_reg_V_10_fu_518;
reg   [11:0] vote_at_rho_theta_reg_V_9_fu_522;
reg   [11:0] vote_at_rho_theta_reg_V_8_fu_526;
reg   [11:0] vote_at_rho_theta_reg_V_7_fu_530;
reg   [11:0] vote_at_rho_theta_reg_V_6_fu_534;
reg   [11:0] vote_at_rho_theta_reg_V_5_fu_538;
reg   [11:0] vote_at_rho_theta_reg_V_4_fu_542;
reg   [11:0] vote_at_rho_theta_reg_V_3_fu_546;
reg   [11:0] vote_at_rho_theta_reg_V_2_fu_550;
reg   [11:0] vote_at_rho_theta_reg_V_1_fu_554;
reg   [11:0] vote_at_rho_theta_reg_V_39_fu_558;
reg   [11:0] vote_at_rho_theta_reg_V_40_fu_562;
reg   [11:0] vote_at_rho_theta_reg_V_41_fu_566;
reg   [11:0] vote_at_rho_theta_reg_V_42_fu_570;
reg   [11:0] vote_at_rho_theta_reg_V_43_fu_574;
reg   [11:0] vote_at_rho_theta_reg_V_44_fu_578;
reg   [11:0] vote_at_rho_theta_reg_V_45_fu_582;
reg   [11:0] vote_at_rho_theta_reg_V_46_fu_586;
reg   [11:0] vote_at_rho_theta_reg_V_47_fu_590;
reg   [11:0] vote_at_rho_theta_reg_V_48_fu_594;
reg   [11:0] vote_at_rho_theta_reg_V_49_fu_598;
reg   [11:0] vote_at_rho_theta_reg_V_50_fu_602;
reg   [11:0] vote_at_rho_theta_reg_V_51_fu_606;
reg   [11:0] vote_at_rho_theta_reg_V_52_fu_610;
reg   [11:0] vote_at_rho_theta_reg_V_53_fu_614;
reg   [11:0] vote_at_rho_theta_reg_V_54_fu_618;
reg   [11:0] vote_at_rho_theta_reg_V_55_fu_622;
reg   [11:0] vote_at_rho_theta_reg_V_56_fu_626;
reg   [11:0] vote_at_rho_theta_reg_V_57_fu_630;
reg   [11:0] vote_at_rho_theta_reg_V_58_fu_634;
reg   [11:0] vote_at_rho_theta_reg_V_59_fu_638;
reg   [11:0] vote_at_rho_theta_reg_V_60_fu_642;
wire   [8:0] sub_i_i_fu_5114_p2;
wire   [7:0] tmp_fu_5183_p4;
wire   [0:0] icmp_ln487_fu_5192_p2;
wire   [0:0] cond2_1_not_fu_5858_p2;
wire   [0:0] cond2_2_not_fu_5870_p2;
wire   [0:0] cond2_3_not_fu_5882_p2;
wire   [0:0] cond2_4_not_fu_5894_p2;
wire   [0:0] cond2_5_not_fu_5906_p2;
wire   [0:0] cond2_6_not_fu_5918_p2;
wire   [0:0] cond2_7_not_fu_5930_p2;
wire   [0:0] cond2_8_not_fu_5942_p2;
wire   [0:0] cond2_9_not_fu_5954_p2;
wire   [0:0] cond2_10_not_fu_5966_p2;
wire   [0:0] cond2_11_not_fu_5978_p2;
wire   [0:0] cond2_12_not_fu_5990_p2;
wire   [0:0] cond2_13_not_fu_6002_p2;
wire   [0:0] cond2_14_not_fu_6014_p2;
wire   [0:0] cond2_15_not_fu_6026_p2;
wire   [0:0] cond2_16_not_fu_6038_p2;
wire   [0:0] cond2_17_not_fu_6050_p2;
wire   [0:0] cond2_18_not_fu_6062_p2;
wire   [0:0] cond2_19_not_fu_6074_p2;
wire   [0:0] cond2_20_not_fu_6086_p2;
wire   [0:0] cond2_21_not_fu_6098_p2;
wire   [0:0] cond2_22_not_fu_6110_p2;
wire   [0:0] cond2_23_not_fu_6122_p2;
wire   [0:0] cond2_24_not_fu_6134_p2;
wire   [0:0] cond2_25_not_fu_6146_p2;
wire   [0:0] cond2_26_not_fu_6158_p2;
wire   [0:0] cond2_27_not_fu_6170_p2;
wire   [0:0] cond2_28_not_fu_6182_p2;
wire   [0:0] cond2_29_not_fu_6194_p2;
wire   [0:0] cond2_30_not_fu_6206_p2;
wire   [0:0] cond2_31_not_fu_6218_p2;
wire   [0:0] cond2_32_not_fu_6230_p2;
wire   [0:0] cond2_33_not_fu_6242_p2;
wire   [0:0] cond2_34_not_fu_6254_p2;
wire   [0:0] cond2_35_not_fu_6266_p2;
wire   [0:0] cond2_36_not_fu_6278_p2;
wire   [0:0] cond2_37_not_fu_6290_p2;
wire   [0:0] cond2_38_not_fu_6302_p2;
wire   [0:0] cond2_39_not_fu_6314_p2;
wire   [0:0] cond2_40_not_fu_6326_p2;
wire   [0:0] cond2_41_not_fu_6338_p2;
wire   [0:0] cond2_42_not_fu_6350_p2;
wire   [0:0] cond2_43_not_fu_6362_p2;
wire   [0:0] cond2_44_not_fu_6374_p2;
wire   [0:0] cond2_45_not_fu_6386_p2;
wire   [0:0] cond2_46_not_fu_6398_p2;
wire   [0:0] cond2_47_not_fu_6410_p2;
wire   [0:0] cond2_48_not_fu_6422_p2;
wire   [0:0] cond2_49_not_fu_6434_p2;
wire   [0:0] cond2_50_not_fu_6446_p2;
wire   [0:0] cond2_51_not_fu_6458_p2;
wire   [0:0] cond2_52_not_fu_6470_p2;
wire   [0:0] cond2_53_not_fu_6482_p2;
wire   [0:0] cond2_54_not_fu_6494_p2;
wire   [0:0] cond2_55_not_fu_6506_p2;
wire   [0:0] cond2_56_not_fu_6518_p2;
wire   [0:0] cond2_57_not_fu_6530_p2;
wire   [0:0] cond2_58_not_fu_6542_p2;
wire   [0:0] cond2_59_not_fu_6554_p2;
wire   [0:0] cond2_60_not_fu_6566_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_thinningCompare_60_s_fu_3406_ap_start_reg = 1'b0;
end

reversi_accel_thinningCompare_60_s grp_thinningCompare_60_s_fu_3406(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_thinningCompare_60_s_fu_3406_ap_start),
    .ap_done(grp_thinningCompare_60_s_fu_3406_ap_done),
    .ap_idle(grp_thinningCompare_60_s_fu_3406_ap_idle),
    .ap_ready(grp_thinningCompare_60_s_fu_3406_ap_ready),
    .p_read1(vote_at_rho_theta_V_1_reg_8280),
    .p_read2(vote_at_rho_theta_V_2_reg_8286),
    .p_read3(vote_at_rho_theta_V_3_reg_8292),
    .p_read4(vote_at_rho_theta_V_4_reg_8298),
    .p_read5(vote_at_rho_theta_V_5_reg_8304),
    .p_read6(vote_at_rho_theta_V_6_reg_8310),
    .p_read7(vote_at_rho_theta_V_7_reg_8316),
    .p_read8(vote_at_rho_theta_V_8_reg_8322),
    .p_read9(vote_at_rho_theta_V_9_reg_8328),
    .p_read10(vote_at_rho_theta_V_10_reg_8334),
    .p_read11(vote_at_rho_theta_V_11_reg_8340),
    .p_read12(vote_at_rho_theta_V_12_reg_8346),
    .p_read13(vote_at_rho_theta_V_13_reg_8352),
    .p_read14(vote_at_rho_theta_V_14_reg_8358),
    .p_read15(vote_at_rho_theta_V_15_reg_8364),
    .p_read16(vote_at_rho_theta_V_16_reg_8370),
    .p_read17(vote_at_rho_theta_V_17_reg_8376),
    .p_read18(vote_at_rho_theta_V_18_reg_8382),
    .p_read19(vote_at_rho_theta_V_19_reg_8388),
    .p_read20(vote_at_rho_theta_V_20_reg_8394),
    .p_read21(vote_at_rho_theta_V_21_reg_8400),
    .p_read22(vote_at_rho_theta_V_22_reg_8406),
    .p_read23(vote_at_rho_theta_V_23_reg_8412),
    .p_read24(vote_at_rho_theta_V_24_reg_8418),
    .p_read25(vote_at_rho_theta_V_25_reg_8424),
    .p_read26(vote_at_rho_theta_V_26_reg_8430),
    .p_read27(vote_at_rho_theta_V_27_reg_8436),
    .p_read28(vote_at_rho_theta_V_28_reg_8442),
    .p_read29(vote_at_rho_theta_V_29_reg_8448),
    .p_read30(vote_at_rho_theta_V_30_reg_8454),
    .p_read31(vote_at_rho_theta_V_31_reg_8460),
    .p_read32(vote_at_rho_theta_V_32_reg_8466),
    .p_read33(vote_at_rho_theta_V_33_reg_8472),
    .p_read34(vote_at_rho_theta_V_34_reg_8478),
    .p_read35(vote_at_rho_theta_V_35_reg_8484),
    .p_read36(vote_at_rho_theta_V_36_reg_8490),
    .p_read37(vote_at_rho_theta_V_37_reg_8496),
    .p_read38(vote_at_rho_theta_V_38_reg_8502),
    .p_read39(vote_at_rho_theta_V_39_reg_8508),
    .p_read40(vote_at_rho_theta_V_40_reg_8514),
    .p_read41(vote_at_rho_theta_V_41_reg_8520),
    .p_read42(vote_at_rho_theta_V_42_reg_8526),
    .p_read43(vote_at_rho_theta_V_43_reg_8532),
    .p_read44(vote_at_rho_theta_V_44_reg_8538),
    .p_read45(vote_at_rho_theta_V_45_reg_8544),
    .p_read46(vote_at_rho_theta_V_46_reg_8550),
    .p_read47(vote_at_rho_theta_V_47_reg_8556),
    .p_read48(vote_at_rho_theta_V_48_reg_8562),
    .p_read49(vote_at_rho_theta_V_49_reg_8568),
    .p_read50(vote_at_rho_theta_V_50_reg_8574),
    .p_read51(vote_at_rho_theta_V_51_reg_8580),
    .p_read52(vote_at_rho_theta_V_52_reg_8586),
    .p_read53(vote_at_rho_theta_V_53_reg_8592),
    .p_read54(vote_at_rho_theta_V_54_reg_8598),
    .p_read55(vote_at_rho_theta_V_55_reg_8604),
    .p_read56(vote_at_rho_theta_V_56_reg_8610),
    .p_read57(vote_at_rho_theta_V_57_reg_8616),
    .p_read58(vote_at_rho_theta_V_58_reg_8622),
    .p_read59(vote_at_rho_theta_V_59_reg_8628),
    .p_read60(vote_at_rho_theta_V_60_reg_8634),
    .p_read62(vote_at_rho_theta_reg_V_1_fu_554),
    .p_read63(vote_at_rho_theta_reg_V_2_fu_550),
    .p_read64(vote_at_rho_theta_reg_V_3_fu_546),
    .p_read65(vote_at_rho_theta_reg_V_4_fu_542),
    .p_read66(vote_at_rho_theta_reg_V_5_fu_538),
    .p_read67(vote_at_rho_theta_reg_V_6_fu_534),
    .p_read68(vote_at_rho_theta_reg_V_7_fu_530),
    .p_read69(vote_at_rho_theta_reg_V_8_fu_526),
    .p_read70(vote_at_rho_theta_reg_V_9_fu_522),
    .p_read71(vote_at_rho_theta_reg_V_10_fu_518),
    .p_read72(vote_at_rho_theta_reg_V_11_fu_514),
    .p_read73(vote_at_rho_theta_reg_V_12_fu_510),
    .p_read74(vote_at_rho_theta_reg_V_13_fu_506),
    .p_read75(vote_at_rho_theta_reg_V_14_fu_502),
    .p_read76(vote_at_rho_theta_reg_V_15_fu_498),
    .p_read77(vote_at_rho_theta_reg_V_16_fu_494),
    .p_read78(vote_at_rho_theta_reg_V_17_fu_490),
    .p_read79(vote_at_rho_theta_reg_V_18_fu_486),
    .p_read80(vote_at_rho_theta_reg_V_19_fu_482),
    .p_read81(vote_at_rho_theta_reg_V_20_fu_478),
    .p_read82(vote_at_rho_theta_reg_V_21_fu_474),
    .p_read83(vote_at_rho_theta_reg_V_22_fu_470),
    .p_read84(vote_at_rho_theta_reg_V_23_fu_466),
    .p_read85(vote_at_rho_theta_reg_V_24_fu_462),
    .p_read86(vote_at_rho_theta_reg_V_25_fu_458),
    .p_read87(vote_at_rho_theta_reg_V_26_fu_454),
    .p_read88(vote_at_rho_theta_reg_V_27_fu_450),
    .p_read89(vote_at_rho_theta_reg_V_28_fu_446),
    .p_read90(vote_at_rho_theta_reg_V_29_fu_442),
    .p_read91(vote_at_rho_theta_reg_V_30_fu_438),
    .p_read92(vote_at_rho_theta_reg_V_31_fu_434),
    .p_read93(vote_at_rho_theta_reg_V_32_fu_430),
    .p_read94(vote_at_rho_theta_reg_V_33_fu_426),
    .p_read95(vote_at_rho_theta_reg_V_34_fu_422),
    .p_read96(vote_at_rho_theta_reg_V_35_fu_418),
    .p_read97(vote_at_rho_theta_reg_V_36_fu_414),
    .p_read98(vote_at_rho_theta_reg_V_37_fu_410),
    .p_read99(vote_at_rho_theta_reg_V_38_fu_406),
    .p_read100(vote_at_rho_theta_reg_V_39_fu_558),
    .p_read101(vote_at_rho_theta_reg_V_40_fu_562),
    .p_read102(vote_at_rho_theta_reg_V_41_fu_566),
    .p_read103(vote_at_rho_theta_reg_V_42_fu_570),
    .p_read104(vote_at_rho_theta_reg_V_43_fu_574),
    .p_read105(vote_at_rho_theta_reg_V_44_fu_578),
    .p_read106(vote_at_rho_theta_reg_V_45_fu_582),
    .p_read107(vote_at_rho_theta_reg_V_46_fu_586),
    .p_read108(vote_at_rho_theta_reg_V_47_fu_590),
    .p_read109(vote_at_rho_theta_reg_V_48_fu_594),
    .p_read110(vote_at_rho_theta_reg_V_49_fu_598),
    .p_read111(vote_at_rho_theta_reg_V_50_fu_602),
    .p_read112(vote_at_rho_theta_reg_V_51_fu_606),
    .p_read113(vote_at_rho_theta_reg_V_52_fu_610),
    .p_read114(vote_at_rho_theta_reg_V_53_fu_614),
    .p_read115(vote_at_rho_theta_reg_V_54_fu_618),
    .p_read116(vote_at_rho_theta_reg_V_55_fu_622),
    .p_read117(vote_at_rho_theta_reg_V_56_fu_626),
    .p_read118(vote_at_rho_theta_reg_V_57_fu_630),
    .p_read119(vote_at_rho_theta_reg_V_58_fu_634),
    .p_read120(vote_at_rho_theta_reg_V_59_fu_638),
    .p_read121(vote_at_rho_theta_reg_V_60_fu_642),
    .p_read122(cond2_1_1_fu_162),
    .p_read123(cond2_2_1_fu_166),
    .p_read124(cond2_3_1_fu_170),
    .p_read125(cond2_4_1_fu_174),
    .p_read126(cond2_5_1_fu_178),
    .p_read127(cond2_6_1_fu_182),
    .p_read128(cond2_7_1_fu_186),
    .p_read129(cond2_8_1_fu_190),
    .p_read130(cond2_9_1_fu_194),
    .p_read131(cond2_10_1_fu_198),
    .p_read132(cond2_11_1_fu_202),
    .p_read133(cond2_12_1_fu_206),
    .p_read134(cond2_13_1_fu_210),
    .p_read135(cond2_14_1_fu_214),
    .p_read136(cond2_15_1_fu_218),
    .p_read137(cond2_16_1_fu_222),
    .p_read138(cond2_17_1_fu_226),
    .p_read139(cond2_18_1_fu_230),
    .p_read140(cond2_19_1_fu_234),
    .p_read141(cond2_20_1_fu_238),
    .p_read142(cond2_21_1_fu_242),
    .p_read143(cond2_22_1_fu_246),
    .p_read144(cond2_23_1_fu_250),
    .p_read145(cond2_24_1_fu_254),
    .p_read146(cond2_25_1_fu_258),
    .p_read147(cond2_26_1_fu_262),
    .p_read148(cond2_27_1_fu_266),
    .p_read149(cond2_28_1_fu_270),
    .p_read150(cond2_29_1_fu_274),
    .p_read151(cond2_30_1_fu_278),
    .p_read152(cond2_31_1_fu_282),
    .p_read153(cond2_32_1_fu_286),
    .p_read154(cond2_33_1_fu_290),
    .p_read155(cond2_34_1_fu_294),
    .p_read156(cond2_35_1_fu_298),
    .p_read157(cond2_36_1_fu_302),
    .p_read158(cond2_37_1_fu_306),
    .p_read159(cond2_38_1_fu_310),
    .p_read160(cond2_39_1_fu_314),
    .p_read161(cond2_40_1_fu_318),
    .p_read162(cond2_41_1_fu_322),
    .p_read163(cond2_42_1_fu_326),
    .p_read164(cond2_43_1_fu_330),
    .p_read165(cond2_44_1_fu_334),
    .p_read166(cond2_45_1_fu_338),
    .p_read167(cond2_46_1_fu_342),
    .p_read168(cond2_47_1_fu_346),
    .p_read169(cond2_48_1_fu_350),
    .p_read170(cond2_49_1_fu_354),
    .p_read171(cond2_50_1_fu_358),
    .p_read172(cond2_51_1_fu_362),
    .p_read173(cond2_52_1_fu_366),
    .p_read174(cond2_53_1_fu_370),
    .p_read175(cond2_54_1_fu_374),
    .p_read176(cond2_55_1_fu_378),
    .p_read177(cond2_56_1_fu_382),
    .p_read178(cond2_57_1_fu_386),
    .p_read179(cond2_58_1_fu_390),
    .p_read180(cond2_59_1_fu_394),
    .p_read181(cond2_60_1_fu_398),
    .p_read182(four_conds_reg_1_0_reg_3394),
    .p_read183(four_conds_reg_2_0_reg_3382),
    .p_read184(four_conds_reg_3_0_reg_3370),
    .p_read185(four_conds_reg_4_0_reg_3358),
    .p_read186(four_conds_reg_5_0_reg_3346),
    .p_read187(four_conds_reg_6_0_reg_3334),
    .p_read188(four_conds_reg_7_0_reg_3322),
    .p_read189(four_conds_reg_8_0_reg_3310),
    .p_read190(four_conds_reg_9_0_reg_3298),
    .p_read191(four_conds_reg_10_0_reg_3286),
    .p_read192(four_conds_reg_11_0_reg_3274),
    .p_read193(four_conds_reg_12_0_reg_3262),
    .p_read194(four_conds_reg_13_0_reg_3250),
    .p_read195(four_conds_reg_14_0_reg_3238),
    .p_read196(four_conds_reg_15_0_reg_3226),
    .p_read197(four_conds_reg_16_0_reg_3214),
    .p_read198(four_conds_reg_17_0_reg_3202),
    .p_read199(four_conds_reg_18_0_reg_3190),
    .p_read200(four_conds_reg_19_0_reg_3178),
    .p_read201(four_conds_reg_20_0_reg_3166),
    .p_read202(four_conds_reg_21_0_reg_3154),
    .p_read203(four_conds_reg_22_0_reg_3142),
    .p_read204(four_conds_reg_23_0_reg_3130),
    .p_read205(four_conds_reg_24_0_reg_3118),
    .p_read206(four_conds_reg_25_0_reg_3106),
    .p_read207(four_conds_reg_26_0_reg_3094),
    .p_read208(four_conds_reg_27_0_reg_3082),
    .p_read209(four_conds_reg_28_0_reg_3070),
    .p_read210(four_conds_reg_29_0_reg_3058),
    .p_read211(four_conds_reg_30_0_reg_3046),
    .p_read212(four_conds_reg_31_0_reg_3034),
    .p_read213(four_conds_reg_32_0_reg_3022),
    .p_read214(four_conds_reg_33_0_reg_3010),
    .p_read215(four_conds_reg_34_0_reg_2998),
    .p_read216(four_conds_reg_35_0_reg_2986),
    .p_read217(four_conds_reg_36_0_reg_2974),
    .p_read218(four_conds_reg_37_0_reg_2962),
    .p_read219(four_conds_reg_38_0_reg_2950),
    .p_read220(four_conds_reg_39_0_reg_2938),
    .p_read221(four_conds_reg_40_0_reg_2926),
    .p_read222(four_conds_reg_41_0_reg_2914),
    .p_read223(four_conds_reg_42_0_reg_2902),
    .p_read224(four_conds_reg_43_0_reg_2890),
    .p_read225(four_conds_reg_44_0_reg_2878),
    .p_read226(four_conds_reg_45_0_reg_2866),
    .p_read227(four_conds_reg_46_0_reg_2854),
    .p_read228(four_conds_reg_47_0_reg_2842),
    .p_read229(four_conds_reg_48_0_reg_2830),
    .p_read230(four_conds_reg_49_0_reg_2818),
    .p_read231(four_conds_reg_50_0_reg_2806),
    .p_read232(four_conds_reg_51_0_reg_2794),
    .p_read233(four_conds_reg_52_0_reg_2782),
    .p_read234(four_conds_reg_53_0_reg_2770),
    .p_read235(four_conds_reg_54_0_reg_2758),
    .p_read236(four_conds_reg_55_0_reg_2746),
    .p_read237(four_conds_reg_56_0_reg_2734),
    .p_read238(four_conds_reg_57_0_reg_2722),
    .p_read239(four_conds_reg_58_0_reg_2710),
    .p_read240(four_conds_reg_59_0_reg_2698),
    .p_read241(four_conds_reg_60_0_reg_2686),
    .ap_return_0(grp_thinningCompare_60_s_fu_3406_ap_return_0),
    .ap_return_1(grp_thinningCompare_60_s_fu_3406_ap_return_1),
    .ap_return_2(grp_thinningCompare_60_s_fu_3406_ap_return_2),
    .ap_return_3(grp_thinningCompare_60_s_fu_3406_ap_return_3),
    .ap_return_4(grp_thinningCompare_60_s_fu_3406_ap_return_4),
    .ap_return_5(grp_thinningCompare_60_s_fu_3406_ap_return_5),
    .ap_return_6(grp_thinningCompare_60_s_fu_3406_ap_return_6),
    .ap_return_7(grp_thinningCompare_60_s_fu_3406_ap_return_7),
    .ap_return_8(grp_thinningCompare_60_s_fu_3406_ap_return_8),
    .ap_return_9(grp_thinningCompare_60_s_fu_3406_ap_return_9),
    .ap_return_10(grp_thinningCompare_60_s_fu_3406_ap_return_10),
    .ap_return_11(grp_thinningCompare_60_s_fu_3406_ap_return_11),
    .ap_return_12(grp_thinningCompare_60_s_fu_3406_ap_return_12),
    .ap_return_13(grp_thinningCompare_60_s_fu_3406_ap_return_13),
    .ap_return_14(grp_thinningCompare_60_s_fu_3406_ap_return_14),
    .ap_return_15(grp_thinningCompare_60_s_fu_3406_ap_return_15),
    .ap_return_16(grp_thinningCompare_60_s_fu_3406_ap_return_16),
    .ap_return_17(grp_thinningCompare_60_s_fu_3406_ap_return_17),
    .ap_return_18(grp_thinningCompare_60_s_fu_3406_ap_return_18),
    .ap_return_19(grp_thinningCompare_60_s_fu_3406_ap_return_19),
    .ap_return_20(grp_thinningCompare_60_s_fu_3406_ap_return_20),
    .ap_return_21(grp_thinningCompare_60_s_fu_3406_ap_return_21),
    .ap_return_22(grp_thinningCompare_60_s_fu_3406_ap_return_22),
    .ap_return_23(grp_thinningCompare_60_s_fu_3406_ap_return_23),
    .ap_return_24(grp_thinningCompare_60_s_fu_3406_ap_return_24),
    .ap_return_25(grp_thinningCompare_60_s_fu_3406_ap_return_25),
    .ap_return_26(grp_thinningCompare_60_s_fu_3406_ap_return_26),
    .ap_return_27(grp_thinningCompare_60_s_fu_3406_ap_return_27),
    .ap_return_28(grp_thinningCompare_60_s_fu_3406_ap_return_28),
    .ap_return_29(grp_thinningCompare_60_s_fu_3406_ap_return_29),
    .ap_return_30(grp_thinningCompare_60_s_fu_3406_ap_return_30),
    .ap_return_31(grp_thinningCompare_60_s_fu_3406_ap_return_31),
    .ap_return_32(grp_thinningCompare_60_s_fu_3406_ap_return_32),
    .ap_return_33(grp_thinningCompare_60_s_fu_3406_ap_return_33),
    .ap_return_34(grp_thinningCompare_60_s_fu_3406_ap_return_34),
    .ap_return_35(grp_thinningCompare_60_s_fu_3406_ap_return_35),
    .ap_return_36(grp_thinningCompare_60_s_fu_3406_ap_return_36),
    .ap_return_37(grp_thinningCompare_60_s_fu_3406_ap_return_37),
    .ap_return_38(grp_thinningCompare_60_s_fu_3406_ap_return_38),
    .ap_return_39(grp_thinningCompare_60_s_fu_3406_ap_return_39),
    .ap_return_40(grp_thinningCompare_60_s_fu_3406_ap_return_40),
    .ap_return_41(grp_thinningCompare_60_s_fu_3406_ap_return_41),
    .ap_return_42(grp_thinningCompare_60_s_fu_3406_ap_return_42),
    .ap_return_43(grp_thinningCompare_60_s_fu_3406_ap_return_43),
    .ap_return_44(grp_thinningCompare_60_s_fu_3406_ap_return_44),
    .ap_return_45(grp_thinningCompare_60_s_fu_3406_ap_return_45),
    .ap_return_46(grp_thinningCompare_60_s_fu_3406_ap_return_46),
    .ap_return_47(grp_thinningCompare_60_s_fu_3406_ap_return_47),
    .ap_return_48(grp_thinningCompare_60_s_fu_3406_ap_return_48),
    .ap_return_49(grp_thinningCompare_60_s_fu_3406_ap_return_49),
    .ap_return_50(grp_thinningCompare_60_s_fu_3406_ap_return_50),
    .ap_return_51(grp_thinningCompare_60_s_fu_3406_ap_return_51),
    .ap_return_52(grp_thinningCompare_60_s_fu_3406_ap_return_52),
    .ap_return_53(grp_thinningCompare_60_s_fu_3406_ap_return_53),
    .ap_return_54(grp_thinningCompare_60_s_fu_3406_ap_return_54),
    .ap_return_55(grp_thinningCompare_60_s_fu_3406_ap_return_55),
    .ap_return_56(grp_thinningCompare_60_s_fu_3406_ap_return_56),
    .ap_return_57(grp_thinningCompare_60_s_fu_3406_ap_return_57),
    .ap_return_58(grp_thinningCompare_60_s_fu_3406_ap_return_58),
    .ap_return_59(grp_thinningCompare_60_s_fu_3406_ap_return_59),
    .ap_return_60(grp_thinningCompare_60_s_fu_3406_ap_return_60),
    .ap_return_61(grp_thinningCompare_60_s_fu_3406_ap_return_61),
    .ap_return_62(grp_thinningCompare_60_s_fu_3406_ap_return_62),
    .ap_return_63(grp_thinningCompare_60_s_fu_3406_ap_return_63),
    .ap_return_64(grp_thinningCompare_60_s_fu_3406_ap_return_64),
    .ap_return_65(grp_thinningCompare_60_s_fu_3406_ap_return_65),
    .ap_return_66(grp_thinningCompare_60_s_fu_3406_ap_return_66),
    .ap_return_67(grp_thinningCompare_60_s_fu_3406_ap_return_67),
    .ap_return_68(grp_thinningCompare_60_s_fu_3406_ap_return_68),
    .ap_return_69(grp_thinningCompare_60_s_fu_3406_ap_return_69),
    .ap_return_70(grp_thinningCompare_60_s_fu_3406_ap_return_70),
    .ap_return_71(grp_thinningCompare_60_s_fu_3406_ap_return_71),
    .ap_return_72(grp_thinningCompare_60_s_fu_3406_ap_return_72),
    .ap_return_73(grp_thinningCompare_60_s_fu_3406_ap_return_73),
    .ap_return_74(grp_thinningCompare_60_s_fu_3406_ap_return_74),
    .ap_return_75(grp_thinningCompare_60_s_fu_3406_ap_return_75),
    .ap_return_76(grp_thinningCompare_60_s_fu_3406_ap_return_76),
    .ap_return_77(grp_thinningCompare_60_s_fu_3406_ap_return_77),
    .ap_return_78(grp_thinningCompare_60_s_fu_3406_ap_return_78),
    .ap_return_79(grp_thinningCompare_60_s_fu_3406_ap_return_79),
    .ap_return_80(grp_thinningCompare_60_s_fu_3406_ap_return_80),
    .ap_return_81(grp_thinningCompare_60_s_fu_3406_ap_return_81),
    .ap_return_82(grp_thinningCompare_60_s_fu_3406_ap_return_82),
    .ap_return_83(grp_thinningCompare_60_s_fu_3406_ap_return_83),
    .ap_return_84(grp_thinningCompare_60_s_fu_3406_ap_return_84),
    .ap_return_85(grp_thinningCompare_60_s_fu_3406_ap_return_85),
    .ap_return_86(grp_thinningCompare_60_s_fu_3406_ap_return_86),
    .ap_return_87(grp_thinningCompare_60_s_fu_3406_ap_return_87),
    .ap_return_88(grp_thinningCompare_60_s_fu_3406_ap_return_88),
    .ap_return_89(grp_thinningCompare_60_s_fu_3406_ap_return_89),
    .ap_return_90(grp_thinningCompare_60_s_fu_3406_ap_return_90),
    .ap_return_91(grp_thinningCompare_60_s_fu_3406_ap_return_91),
    .ap_return_92(grp_thinningCompare_60_s_fu_3406_ap_return_92),
    .ap_return_93(grp_thinningCompare_60_s_fu_3406_ap_return_93),
    .ap_return_94(grp_thinningCompare_60_s_fu_3406_ap_return_94),
    .ap_return_95(grp_thinningCompare_60_s_fu_3406_ap_return_95),
    .ap_return_96(grp_thinningCompare_60_s_fu_3406_ap_return_96),
    .ap_return_97(grp_thinningCompare_60_s_fu_3406_ap_return_97),
    .ap_return_98(grp_thinningCompare_60_s_fu_3406_ap_return_98),
    .ap_return_99(grp_thinningCompare_60_s_fu_3406_ap_return_99),
    .ap_return_100(grp_thinningCompare_60_s_fu_3406_ap_return_100),
    .ap_return_101(grp_thinningCompare_60_s_fu_3406_ap_return_101),
    .ap_return_102(grp_thinningCompare_60_s_fu_3406_ap_return_102),
    .ap_return_103(grp_thinningCompare_60_s_fu_3406_ap_return_103),
    .ap_return_104(grp_thinningCompare_60_s_fu_3406_ap_return_104),
    .ap_return_105(grp_thinningCompare_60_s_fu_3406_ap_return_105),
    .ap_return_106(grp_thinningCompare_60_s_fu_3406_ap_return_106),
    .ap_return_107(grp_thinningCompare_60_s_fu_3406_ap_return_107),
    .ap_return_108(grp_thinningCompare_60_s_fu_3406_ap_return_108),
    .ap_return_109(grp_thinningCompare_60_s_fu_3406_ap_return_109),
    .ap_return_110(grp_thinningCompare_60_s_fu_3406_ap_return_110),
    .ap_return_111(grp_thinningCompare_60_s_fu_3406_ap_return_111),
    .ap_return_112(grp_thinningCompare_60_s_fu_3406_ap_return_112),
    .ap_return_113(grp_thinningCompare_60_s_fu_3406_ap_return_113),
    .ap_return_114(grp_thinningCompare_60_s_fu_3406_ap_return_114),
    .ap_return_115(grp_thinningCompare_60_s_fu_3406_ap_return_115),
    .ap_return_116(grp_thinningCompare_60_s_fu_3406_ap_return_116),
    .ap_return_117(grp_thinningCompare_60_s_fu_3406_ap_return_117),
    .ap_return_118(grp_thinningCompare_60_s_fu_3406_ap_return_118),
    .ap_return_119(grp_thinningCompare_60_s_fu_3406_ap_return_119)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_thinningCompare_60_s_fu_3406_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_thinningCompare_60_s_fu_3406_ap_start_reg <= 1'b1;
        end else if ((grp_thinningCompare_60_s_fu_3406_ap_ready == 1'b1)) begin
            grp_thinningCompare_60_s_fu_3406_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_10_0_reg_3286 <= grp_thinningCompare_60_s_fu_3406_ap_return_69;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_10_0_reg_3286 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_11_0_reg_3274 <= grp_thinningCompare_60_s_fu_3406_ap_return_70;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_11_0_reg_3274 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_12_0_reg_3262 <= grp_thinningCompare_60_s_fu_3406_ap_return_71;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_12_0_reg_3262 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_13_0_reg_3250 <= grp_thinningCompare_60_s_fu_3406_ap_return_72;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_13_0_reg_3250 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_14_0_reg_3238 <= grp_thinningCompare_60_s_fu_3406_ap_return_73;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_14_0_reg_3238 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_15_0_reg_3226 <= grp_thinningCompare_60_s_fu_3406_ap_return_74;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_15_0_reg_3226 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_16_0_reg_3214 <= grp_thinningCompare_60_s_fu_3406_ap_return_75;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_16_0_reg_3214 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_17_0_reg_3202 <= grp_thinningCompare_60_s_fu_3406_ap_return_76;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_17_0_reg_3202 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_18_0_reg_3190 <= grp_thinningCompare_60_s_fu_3406_ap_return_77;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_18_0_reg_3190 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_19_0_reg_3178 <= grp_thinningCompare_60_s_fu_3406_ap_return_78;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_19_0_reg_3178 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_1_0_reg_3394 <= grp_thinningCompare_60_s_fu_3406_ap_return_60;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_1_0_reg_3394 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_20_0_reg_3166 <= grp_thinningCompare_60_s_fu_3406_ap_return_79;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_20_0_reg_3166 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_21_0_reg_3154 <= grp_thinningCompare_60_s_fu_3406_ap_return_80;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_21_0_reg_3154 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_22_0_reg_3142 <= grp_thinningCompare_60_s_fu_3406_ap_return_81;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_22_0_reg_3142 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_23_0_reg_3130 <= grp_thinningCompare_60_s_fu_3406_ap_return_82;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_23_0_reg_3130 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_24_0_reg_3118 <= grp_thinningCompare_60_s_fu_3406_ap_return_83;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_24_0_reg_3118 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_25_0_reg_3106 <= grp_thinningCompare_60_s_fu_3406_ap_return_84;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_25_0_reg_3106 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_26_0_reg_3094 <= grp_thinningCompare_60_s_fu_3406_ap_return_85;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_26_0_reg_3094 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_27_0_reg_3082 <= grp_thinningCompare_60_s_fu_3406_ap_return_86;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_27_0_reg_3082 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_28_0_reg_3070 <= grp_thinningCompare_60_s_fu_3406_ap_return_87;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_28_0_reg_3070 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_29_0_reg_3058 <= grp_thinningCompare_60_s_fu_3406_ap_return_88;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_29_0_reg_3058 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_2_0_reg_3382 <= grp_thinningCompare_60_s_fu_3406_ap_return_61;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_2_0_reg_3382 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_30_0_reg_3046 <= grp_thinningCompare_60_s_fu_3406_ap_return_89;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_30_0_reg_3046 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_31_0_reg_3034 <= grp_thinningCompare_60_s_fu_3406_ap_return_90;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_31_0_reg_3034 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_32_0_reg_3022 <= grp_thinningCompare_60_s_fu_3406_ap_return_91;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_32_0_reg_3022 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_33_0_reg_3010 <= grp_thinningCompare_60_s_fu_3406_ap_return_92;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_33_0_reg_3010 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_34_0_reg_2998 <= grp_thinningCompare_60_s_fu_3406_ap_return_93;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_34_0_reg_2998 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_35_0_reg_2986 <= grp_thinningCompare_60_s_fu_3406_ap_return_94;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_35_0_reg_2986 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_36_0_reg_2974 <= grp_thinningCompare_60_s_fu_3406_ap_return_95;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_36_0_reg_2974 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_37_0_reg_2962 <= grp_thinningCompare_60_s_fu_3406_ap_return_96;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_37_0_reg_2962 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_38_0_reg_2950 <= grp_thinningCompare_60_s_fu_3406_ap_return_97;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_38_0_reg_2950 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_39_0_reg_2938 <= grp_thinningCompare_60_s_fu_3406_ap_return_98;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_39_0_reg_2938 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_3_0_reg_3370 <= grp_thinningCompare_60_s_fu_3406_ap_return_62;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_3_0_reg_3370 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_40_0_reg_2926 <= grp_thinningCompare_60_s_fu_3406_ap_return_99;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_40_0_reg_2926 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_41_0_reg_2914 <= grp_thinningCompare_60_s_fu_3406_ap_return_100;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_41_0_reg_2914 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_42_0_reg_2902 <= grp_thinningCompare_60_s_fu_3406_ap_return_101;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_42_0_reg_2902 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_43_0_reg_2890 <= grp_thinningCompare_60_s_fu_3406_ap_return_102;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_43_0_reg_2890 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_44_0_reg_2878 <= grp_thinningCompare_60_s_fu_3406_ap_return_103;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_44_0_reg_2878 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_45_0_reg_2866 <= grp_thinningCompare_60_s_fu_3406_ap_return_104;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_45_0_reg_2866 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_46_0_reg_2854 <= grp_thinningCompare_60_s_fu_3406_ap_return_105;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_46_0_reg_2854 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_47_0_reg_2842 <= grp_thinningCompare_60_s_fu_3406_ap_return_106;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_47_0_reg_2842 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_48_0_reg_2830 <= grp_thinningCompare_60_s_fu_3406_ap_return_107;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_48_0_reg_2830 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_49_0_reg_2818 <= grp_thinningCompare_60_s_fu_3406_ap_return_108;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_49_0_reg_2818 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_4_0_reg_3358 <= grp_thinningCompare_60_s_fu_3406_ap_return_63;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_4_0_reg_3358 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_50_0_reg_2806 <= grp_thinningCompare_60_s_fu_3406_ap_return_109;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_50_0_reg_2806 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_51_0_reg_2794 <= grp_thinningCompare_60_s_fu_3406_ap_return_110;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_51_0_reg_2794 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_52_0_reg_2782 <= grp_thinningCompare_60_s_fu_3406_ap_return_111;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_52_0_reg_2782 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_53_0_reg_2770 <= grp_thinningCompare_60_s_fu_3406_ap_return_112;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_53_0_reg_2770 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_54_0_reg_2758 <= grp_thinningCompare_60_s_fu_3406_ap_return_113;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_54_0_reg_2758 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_55_0_reg_2746 <= grp_thinningCompare_60_s_fu_3406_ap_return_114;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_55_0_reg_2746 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_56_0_reg_2734 <= grp_thinningCompare_60_s_fu_3406_ap_return_115;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_56_0_reg_2734 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_57_0_reg_2722 <= grp_thinningCompare_60_s_fu_3406_ap_return_116;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_57_0_reg_2722 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_58_0_reg_2710 <= grp_thinningCompare_60_s_fu_3406_ap_return_117;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_58_0_reg_2710 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_59_0_reg_2698 <= grp_thinningCompare_60_s_fu_3406_ap_return_118;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_59_0_reg_2698 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_5_0_reg_3346 <= grp_thinningCompare_60_s_fu_3406_ap_return_64;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_5_0_reg_3346 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_60_0_reg_2686 <= grp_thinningCompare_60_s_fu_3406_ap_return_119;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_60_0_reg_2686 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_6_0_reg_3334 <= grp_thinningCompare_60_s_fu_3406_ap_return_65;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_6_0_reg_3334 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_7_0_reg_3322 <= grp_thinningCompare_60_s_fu_3406_ap_return_66;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_7_0_reg_3322 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_8_0_reg_3310 <= grp_thinningCompare_60_s_fu_3406_ap_return_67;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_8_0_reg_3310 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        four_conds_reg_9_0_reg_3298 <= grp_thinningCompare_60_s_fu_3406_ap_return_68;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        four_conds_reg_9_0_reg_3298 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_10_reg_2086 <= phitmp30663_fu_6452_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_10_reg_2086 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_11_reg_2098 <= phitmp30662_fu_6440_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_11_reg_2098 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_12_reg_2110 <= phitmp30661_fu_6428_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_12_reg_2110 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_13_reg_2122 <= phitmp30660_fu_6416_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_13_reg_2122 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_14_reg_2134 <= phitmp30659_fu_6404_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_14_reg_2134 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_15_reg_2146 <= phitmp30658_fu_6392_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_15_reg_2146 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_16_reg_2158 <= phitmp30657_fu_6380_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_16_reg_2158 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_17_reg_2170 <= phitmp30656_fu_6368_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_17_reg_2170 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_18_reg_2182 <= phitmp30655_fu_6356_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_18_reg_2182 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_19_reg_2194 <= phitmp30654_fu_6344_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_19_reg_2194 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_1_reg_1978 <= phitmp30672_fu_6560_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_1_reg_1978 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_20_reg_2206 <= phitmp30653_fu_6332_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_20_reg_2206 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_21_reg_2218 <= phitmp30652_fu_6320_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_21_reg_2218 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_22_reg_2230 <= phitmp30651_fu_6308_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_22_reg_2230 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_23_reg_2242 <= phitmp30650_fu_6296_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_23_reg_2242 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_24_reg_2254 <= phitmp30649_fu_6284_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_24_reg_2254 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_25_reg_2266 <= phitmp30648_fu_6272_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_25_reg_2266 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_26_reg_2278 <= phitmp30647_fu_6260_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_26_reg_2278 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_27_reg_2290 <= phitmp30646_fu_6248_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_27_reg_2290 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_28_reg_2302 <= phitmp30645_fu_6236_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_28_reg_2302 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_29_reg_2314 <= phitmp30644_fu_6224_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_29_reg_2314 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_2_reg_1990 <= phitmp30671_fu_6548_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_2_reg_1990 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_30_reg_2326 <= phitmp30643_fu_6212_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_30_reg_2326 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_31_reg_2338 <= phitmp30642_fu_6200_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_31_reg_2338 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_32_reg_2350 <= phitmp30641_fu_6188_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_32_reg_2350 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_33_reg_2362 <= phitmp30640_fu_6176_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_33_reg_2362 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_34_reg_2374 <= phitmp30639_fu_6164_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_34_reg_2374 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_35_reg_2386 <= phitmp30638_fu_6152_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_35_reg_2386 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_36_reg_2398 <= phitmp30637_fu_6140_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_36_reg_2398 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_37_reg_2410 <= phitmp30636_fu_6128_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_37_reg_2410 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_38_reg_2422 <= phitmp30635_fu_6116_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_38_reg_2422 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_39_reg_2434 <= phitmp30634_fu_6104_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_39_reg_2434 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_3_reg_2002 <= phitmp30670_fu_6536_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_3_reg_2002 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_40_reg_2446 <= phitmp30633_fu_6092_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_40_reg_2446 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_41_reg_2458 <= phitmp30632_fu_6080_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_41_reg_2458 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_42_reg_2470 <= phitmp30631_fu_6068_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_42_reg_2470 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_43_reg_2482 <= phitmp30630_fu_6056_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_43_reg_2482 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_44_reg_2494 <= phitmp30629_fu_6044_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_44_reg_2494 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_45_reg_2506 <= phitmp30628_fu_6032_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_45_reg_2506 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_46_reg_2518 <= phitmp30627_fu_6020_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_46_reg_2518 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_47_reg_2530 <= phitmp30626_fu_6008_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_47_reg_2530 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_48_reg_2542 <= phitmp30625_fu_5996_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_48_reg_2542 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_49_reg_2554 <= phitmp30624_fu_5984_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_49_reg_2554 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_4_reg_2014 <= phitmp30669_fu_6524_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_4_reg_2014 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_50_reg_2566 <= phitmp30623_fu_5972_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_50_reg_2566 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_51_reg_2578 <= phitmp30622_fu_5960_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_51_reg_2578 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_52_reg_2590 <= phitmp30621_fu_5948_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_52_reg_2590 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_53_reg_2602 <= phitmp30620_fu_5936_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_53_reg_2602 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_54_reg_2614 <= phitmp30619_fu_5924_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_54_reg_2614 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_55_reg_2626 <= phitmp30618_fu_5912_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_55_reg_2626 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_56_reg_2638 <= phitmp30617_fu_5900_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_56_reg_2638 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_57_reg_2650 <= phitmp30616_fu_5888_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_57_reg_2650 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_58_reg_2662 <= phitmp30615_fu_5876_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_58_reg_2662 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_59_reg_2674 <= phitmp_fu_5864_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_59_reg_2674 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_5_reg_2026 <= phitmp30668_fu_6512_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_5_reg_2026 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_6_reg_2038 <= phitmp30667_fu_6500_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_6_reg_2038 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_7_reg_2050 <= phitmp30666_fu_6488_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_7_reg_2050 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_8_reg_2062 <= phitmp30665_fu_6476_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_8_reg_2062 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_9_reg_2074 <= phitmp30664_fu_6464_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_9_reg_2074 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln487_reg_1966 <= phitmp30673_fu_6572_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln487_reg_1966 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_V_fu_402 <= 9'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        r_V_fu_402 <= r_V_4_reg_7615;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_10_fu_518 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_10_fu_518 <= vote_at_rho_theta_V_10_reg_8334;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_11_fu_514 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_11_fu_514 <= vote_at_rho_theta_V_11_reg_8340;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_12_fu_510 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_12_fu_510 <= vote_at_rho_theta_V_12_reg_8346;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_13_fu_506 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_13_fu_506 <= vote_at_rho_theta_V_13_reg_8352;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_14_fu_502 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_14_fu_502 <= vote_at_rho_theta_V_14_reg_8358;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_15_fu_498 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_15_fu_498 <= vote_at_rho_theta_V_15_reg_8364;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_16_fu_494 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_16_fu_494 <= vote_at_rho_theta_V_16_reg_8370;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_17_fu_490 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_17_fu_490 <= vote_at_rho_theta_V_17_reg_8376;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_18_fu_486 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_18_fu_486 <= vote_at_rho_theta_V_18_reg_8382;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_19_fu_482 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_19_fu_482 <= vote_at_rho_theta_V_19_reg_8388;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_1_fu_554 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_1_fu_554 <= vote_at_rho_theta_V_1_reg_8280;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_20_fu_478 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_20_fu_478 <= vote_at_rho_theta_V_20_reg_8394;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_21_fu_474 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_21_fu_474 <= vote_at_rho_theta_V_21_reg_8400;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_22_fu_470 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_22_fu_470 <= vote_at_rho_theta_V_22_reg_8406;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_23_fu_466 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_23_fu_466 <= vote_at_rho_theta_V_23_reg_8412;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_24_fu_462 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_24_fu_462 <= vote_at_rho_theta_V_24_reg_8418;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_25_fu_458 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_25_fu_458 <= vote_at_rho_theta_V_25_reg_8424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_26_fu_454 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_26_fu_454 <= vote_at_rho_theta_V_26_reg_8430;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_27_fu_450 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_27_fu_450 <= vote_at_rho_theta_V_27_reg_8436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_28_fu_446 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_28_fu_446 <= vote_at_rho_theta_V_28_reg_8442;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_29_fu_442 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_29_fu_442 <= vote_at_rho_theta_V_29_reg_8448;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_2_fu_550 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_2_fu_550 <= vote_at_rho_theta_V_2_reg_8286;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_30_fu_438 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_30_fu_438 <= vote_at_rho_theta_V_30_reg_8454;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_31_fu_434 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_31_fu_434 <= vote_at_rho_theta_V_31_reg_8460;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_32_fu_430 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_32_fu_430 <= vote_at_rho_theta_V_32_reg_8466;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_33_fu_426 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_33_fu_426 <= vote_at_rho_theta_V_33_reg_8472;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_34_fu_422 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_34_fu_422 <= vote_at_rho_theta_V_34_reg_8478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_35_fu_418 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_35_fu_418 <= vote_at_rho_theta_V_35_reg_8484;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_36_fu_414 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_36_fu_414 <= vote_at_rho_theta_V_36_reg_8490;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_37_fu_410 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_37_fu_410 <= vote_at_rho_theta_V_37_reg_8496;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_38_fu_406 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_38_fu_406 <= vote_at_rho_theta_V_38_reg_8502;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_39_fu_558 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_39_fu_558 <= vote_at_rho_theta_V_39_reg_8508;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_3_fu_546 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_3_fu_546 <= vote_at_rho_theta_V_3_reg_8292;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_40_fu_562 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_40_fu_562 <= vote_at_rho_theta_V_40_reg_8514;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_41_fu_566 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_41_fu_566 <= vote_at_rho_theta_V_41_reg_8520;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_42_fu_570 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_42_fu_570 <= vote_at_rho_theta_V_42_reg_8526;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_43_fu_574 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_43_fu_574 <= vote_at_rho_theta_V_43_reg_8532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_44_fu_578 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_44_fu_578 <= vote_at_rho_theta_V_44_reg_8538;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_45_fu_582 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_45_fu_582 <= vote_at_rho_theta_V_45_reg_8544;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_46_fu_586 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_46_fu_586 <= vote_at_rho_theta_V_46_reg_8550;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_47_fu_590 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_47_fu_590 <= vote_at_rho_theta_V_47_reg_8556;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_48_fu_594 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_48_fu_594 <= vote_at_rho_theta_V_48_reg_8562;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_49_fu_598 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_49_fu_598 <= vote_at_rho_theta_V_49_reg_8568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_4_fu_542 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_4_fu_542 <= vote_at_rho_theta_V_4_reg_8298;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_50_fu_602 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_50_fu_602 <= vote_at_rho_theta_V_50_reg_8574;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_51_fu_606 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_51_fu_606 <= vote_at_rho_theta_V_51_reg_8580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_52_fu_610 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_52_fu_610 <= vote_at_rho_theta_V_52_reg_8586;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_53_fu_614 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_53_fu_614 <= vote_at_rho_theta_V_53_reg_8592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_54_fu_618 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_54_fu_618 <= vote_at_rho_theta_V_54_reg_8598;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_55_fu_622 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_55_fu_622 <= vote_at_rho_theta_V_55_reg_8604;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_56_fu_626 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_56_fu_626 <= vote_at_rho_theta_V_56_reg_8610;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_57_fu_630 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_57_fu_630 <= vote_at_rho_theta_V_57_reg_8616;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_58_fu_634 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_58_fu_634 <= vote_at_rho_theta_V_58_reg_8622;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_59_fu_638 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_59_fu_638 <= vote_at_rho_theta_V_59_reg_8628;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_5_fu_538 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_5_fu_538 <= vote_at_rho_theta_V_5_reg_8304;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_60_fu_642 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_60_fu_642 <= vote_at_rho_theta_V_60_reg_8634;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_6_fu_534 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_6_fu_534 <= vote_at_rho_theta_V_6_reg_8310;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_7_fu_530 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_7_fu_530 <= vote_at_rho_theta_V_7_reg_8316;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_8_fu_526 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_8_fu_526 <= vote_at_rho_theta_V_8_reg_8322;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vote_at_rho_theta_reg_V_9_fu_522 <= 12'd0;
    end else if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vote_at_rho_theta_reg_V_9_fu_522 <= vote_at_rho_theta_V_9_reg_8328;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        cond2_10_1_fu_198 <= grp_thinningCompare_60_s_fu_3406_ap_return_9;
        cond2_11_1_fu_202 <= grp_thinningCompare_60_s_fu_3406_ap_return_10;
        cond2_12_1_fu_206 <= grp_thinningCompare_60_s_fu_3406_ap_return_11;
        cond2_13_1_fu_210 <= grp_thinningCompare_60_s_fu_3406_ap_return_12;
        cond2_14_1_fu_214 <= grp_thinningCompare_60_s_fu_3406_ap_return_13;
        cond2_15_1_fu_218 <= grp_thinningCompare_60_s_fu_3406_ap_return_14;
        cond2_16_1_fu_222 <= grp_thinningCompare_60_s_fu_3406_ap_return_15;
        cond2_17_1_fu_226 <= grp_thinningCompare_60_s_fu_3406_ap_return_16;
        cond2_18_1_fu_230 <= grp_thinningCompare_60_s_fu_3406_ap_return_17;
        cond2_19_1_fu_234 <= grp_thinningCompare_60_s_fu_3406_ap_return_18;
        cond2_1_1_fu_162 <= grp_thinningCompare_60_s_fu_3406_ap_return_0;
        cond2_20_1_fu_238 <= grp_thinningCompare_60_s_fu_3406_ap_return_19;
        cond2_21_1_fu_242 <= grp_thinningCompare_60_s_fu_3406_ap_return_20;
        cond2_22_1_fu_246 <= grp_thinningCompare_60_s_fu_3406_ap_return_21;
        cond2_23_1_fu_250 <= grp_thinningCompare_60_s_fu_3406_ap_return_22;
        cond2_24_1_fu_254 <= grp_thinningCompare_60_s_fu_3406_ap_return_23;
        cond2_25_1_fu_258 <= grp_thinningCompare_60_s_fu_3406_ap_return_24;
        cond2_26_1_fu_262 <= grp_thinningCompare_60_s_fu_3406_ap_return_25;
        cond2_27_1_fu_266 <= grp_thinningCompare_60_s_fu_3406_ap_return_26;
        cond2_28_1_fu_270 <= grp_thinningCompare_60_s_fu_3406_ap_return_27;
        cond2_29_1_fu_274 <= grp_thinningCompare_60_s_fu_3406_ap_return_28;
        cond2_2_1_fu_166 <= grp_thinningCompare_60_s_fu_3406_ap_return_1;
        cond2_30_1_fu_278 <= grp_thinningCompare_60_s_fu_3406_ap_return_29;
        cond2_31_1_fu_282 <= grp_thinningCompare_60_s_fu_3406_ap_return_30;
        cond2_32_1_fu_286 <= grp_thinningCompare_60_s_fu_3406_ap_return_31;
        cond2_33_1_fu_290 <= grp_thinningCompare_60_s_fu_3406_ap_return_32;
        cond2_34_1_fu_294 <= grp_thinningCompare_60_s_fu_3406_ap_return_33;
        cond2_35_1_fu_298 <= grp_thinningCompare_60_s_fu_3406_ap_return_34;
        cond2_36_1_fu_302 <= grp_thinningCompare_60_s_fu_3406_ap_return_35;
        cond2_37_1_fu_306 <= grp_thinningCompare_60_s_fu_3406_ap_return_36;
        cond2_38_1_fu_310 <= grp_thinningCompare_60_s_fu_3406_ap_return_37;
        cond2_39_1_fu_314 <= grp_thinningCompare_60_s_fu_3406_ap_return_38;
        cond2_3_1_fu_170 <= grp_thinningCompare_60_s_fu_3406_ap_return_2;
        cond2_40_1_fu_318 <= grp_thinningCompare_60_s_fu_3406_ap_return_39;
        cond2_41_1_fu_322 <= grp_thinningCompare_60_s_fu_3406_ap_return_40;
        cond2_42_1_fu_326 <= grp_thinningCompare_60_s_fu_3406_ap_return_41;
        cond2_43_1_fu_330 <= grp_thinningCompare_60_s_fu_3406_ap_return_42;
        cond2_44_1_fu_334 <= grp_thinningCompare_60_s_fu_3406_ap_return_43;
        cond2_45_1_fu_338 <= grp_thinningCompare_60_s_fu_3406_ap_return_44;
        cond2_46_1_fu_342 <= grp_thinningCompare_60_s_fu_3406_ap_return_45;
        cond2_47_1_fu_346 <= grp_thinningCompare_60_s_fu_3406_ap_return_46;
        cond2_48_1_fu_350 <= grp_thinningCompare_60_s_fu_3406_ap_return_47;
        cond2_49_1_fu_354 <= grp_thinningCompare_60_s_fu_3406_ap_return_48;
        cond2_4_1_fu_174 <= grp_thinningCompare_60_s_fu_3406_ap_return_3;
        cond2_50_1_fu_358 <= grp_thinningCompare_60_s_fu_3406_ap_return_49;
        cond2_51_1_fu_362 <= grp_thinningCompare_60_s_fu_3406_ap_return_50;
        cond2_52_1_fu_366 <= grp_thinningCompare_60_s_fu_3406_ap_return_51;
        cond2_53_1_fu_370 <= grp_thinningCompare_60_s_fu_3406_ap_return_52;
        cond2_54_1_fu_374 <= grp_thinningCompare_60_s_fu_3406_ap_return_53;
        cond2_55_1_fu_378 <= grp_thinningCompare_60_s_fu_3406_ap_return_54;
        cond2_56_1_fu_382 <= grp_thinningCompare_60_s_fu_3406_ap_return_55;
        cond2_57_1_fu_386 <= grp_thinningCompare_60_s_fu_3406_ap_return_56;
        cond2_58_1_fu_390 <= grp_thinningCompare_60_s_fu_3406_ap_return_57;
        cond2_59_1_fu_394 <= grp_thinningCompare_60_s_fu_3406_ap_return_58;
        cond2_5_1_fu_178 <= grp_thinningCompare_60_s_fu_3406_ap_return_4;
        cond2_60_1_fu_398 <= grp_thinningCompare_60_s_fu_3406_ap_return_59;
        cond2_6_1_fu_182 <= grp_thinningCompare_60_s_fu_3406_ap_return_5;
        cond2_7_1_fu_186 <= grp_thinningCompare_60_s_fu_3406_ap_return_6;
        cond2_8_1_fu_190 <= grp_thinningCompare_60_s_fu_3406_ap_return_7;
        cond2_9_1_fu_194 <= grp_thinningCompare_60_s_fu_3406_ap_return_8;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_V_4_reg_7615 <= r_V_4_fu_4084_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        vote_at_rho_theta_V_10_reg_8334 <= accumulator9_q0;
        vote_at_rho_theta_V_11_reg_8340 <= accumulator10_q0;
        vote_at_rho_theta_V_12_reg_8346 <= accumulator11_q0;
        vote_at_rho_theta_V_13_reg_8352 <= accumulator12_q0;
        vote_at_rho_theta_V_14_reg_8358 <= accumulator13_q0;
        vote_at_rho_theta_V_15_reg_8364 <= accumulator14_q0;
        vote_at_rho_theta_V_16_reg_8370 <= accumulator15_q0;
        vote_at_rho_theta_V_17_reg_8376 <= accumulator16_q0;
        vote_at_rho_theta_V_18_reg_8382 <= accumulator17_q0;
        vote_at_rho_theta_V_19_reg_8388 <= accumulator18_q0;
        vote_at_rho_theta_V_1_reg_8280 <= accumulator_q0;
        vote_at_rho_theta_V_20_reg_8394 <= accumulator19_q0;
        vote_at_rho_theta_V_21_reg_8400 <= accumulator20_q0;
        vote_at_rho_theta_V_22_reg_8406 <= accumulator21_q0;
        vote_at_rho_theta_V_23_reg_8412 <= accumulator22_q0;
        vote_at_rho_theta_V_24_reg_8418 <= accumulator23_q0;
        vote_at_rho_theta_V_25_reg_8424 <= accumulator24_q0;
        vote_at_rho_theta_V_26_reg_8430 <= accumulator25_q0;
        vote_at_rho_theta_V_27_reg_8436 <= accumulator26_q0;
        vote_at_rho_theta_V_28_reg_8442 <= accumulator27_q0;
        vote_at_rho_theta_V_29_reg_8448 <= accumulator28_q0;
        vote_at_rho_theta_V_2_reg_8286 <= accumulator1_q0;
        vote_at_rho_theta_V_30_reg_8454 <= accumulator29_q0;
        vote_at_rho_theta_V_31_reg_8460 <= accumulator30_q0;
        vote_at_rho_theta_V_32_reg_8466 <= accumulator31_q0;
        vote_at_rho_theta_V_33_reg_8472 <= accumulator32_q0;
        vote_at_rho_theta_V_34_reg_8478 <= accumulator33_q0;
        vote_at_rho_theta_V_35_reg_8484 <= accumulator34_q0;
        vote_at_rho_theta_V_36_reg_8490 <= accumulator35_q0;
        vote_at_rho_theta_V_37_reg_8496 <= accumulator36_q0;
        vote_at_rho_theta_V_38_reg_8502 <= accumulator37_q0;
        vote_at_rho_theta_V_39_reg_8508 <= accumulator38_q0;
        vote_at_rho_theta_V_3_reg_8292 <= accumulator2_q0;
        vote_at_rho_theta_V_40_reg_8514 <= accumulator39_q0;
        vote_at_rho_theta_V_41_reg_8520 <= accumulator40_q0;
        vote_at_rho_theta_V_42_reg_8526 <= accumulator41_q0;
        vote_at_rho_theta_V_43_reg_8532 <= accumulator42_q0;
        vote_at_rho_theta_V_44_reg_8538 <= accumulator43_q0;
        vote_at_rho_theta_V_45_reg_8544 <= accumulator44_q0;
        vote_at_rho_theta_V_46_reg_8550 <= accumulator45_q0;
        vote_at_rho_theta_V_47_reg_8556 <= accumulator46_q0;
        vote_at_rho_theta_V_48_reg_8562 <= accumulator47_q0;
        vote_at_rho_theta_V_49_reg_8568 <= accumulator48_q0;
        vote_at_rho_theta_V_4_reg_8298 <= accumulator3_q0;
        vote_at_rho_theta_V_50_reg_8574 <= accumulator49_q0;
        vote_at_rho_theta_V_51_reg_8580 <= accumulator50_q0;
        vote_at_rho_theta_V_52_reg_8586 <= accumulator51_q0;
        vote_at_rho_theta_V_53_reg_8592 <= accumulator52_q0;
        vote_at_rho_theta_V_54_reg_8598 <= accumulator53_q0;
        vote_at_rho_theta_V_55_reg_8604 <= accumulator54_q0;
        vote_at_rho_theta_V_56_reg_8610 <= accumulator55_q0;
        vote_at_rho_theta_V_57_reg_8616 <= accumulator56_q0;
        vote_at_rho_theta_V_58_reg_8622 <= accumulator57_q0;
        vote_at_rho_theta_V_59_reg_8628 <= accumulator58_q0;
        vote_at_rho_theta_V_5_reg_8304 <= accumulator4_q0;
        vote_at_rho_theta_V_60_reg_8634 <= accumulator59_q0;
        vote_at_rho_theta_V_6_reg_8310 <= accumulator5_q0;
        vote_at_rho_theta_V_7_reg_8316 <= accumulator6_q0;
        vote_at_rho_theta_V_8_reg_8322 <= accumulator7_q0;
        vote_at_rho_theta_V_9_reg_8328 <= accumulator8_q0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator10_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator10_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator10_ce0 = 1'b1;
    end else begin
        accumulator10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_10_fu_5558_p2 == 1'd0))) begin
        accumulator10_we0 = 1'b1;
    end else begin
        accumulator10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator11_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator11_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator11_ce0 = 1'b1;
    end else begin
        accumulator11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_11_fu_5564_p2 == 1'd0))) begin
        accumulator11_we0 = 1'b1;
    end else begin
        accumulator11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator12_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator12_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator12_ce0 = 1'b1;
    end else begin
        accumulator12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_12_fu_5570_p2 == 1'd0))) begin
        accumulator12_we0 = 1'b1;
    end else begin
        accumulator12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator13_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator13_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator13_ce0 = 1'b1;
    end else begin
        accumulator13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_13_fu_5576_p2 == 1'd0))) begin
        accumulator13_we0 = 1'b1;
    end else begin
        accumulator13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator14_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator14_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator14_ce0 = 1'b1;
    end else begin
        accumulator14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_14_fu_5582_p2 == 1'd0))) begin
        accumulator14_we0 = 1'b1;
    end else begin
        accumulator14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator15_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator15_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator15_ce0 = 1'b1;
    end else begin
        accumulator15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_15_fu_5588_p2 == 1'd0))) begin
        accumulator15_we0 = 1'b1;
    end else begin
        accumulator15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator16_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator16_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator16_ce0 = 1'b1;
    end else begin
        accumulator16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_16_fu_5594_p2 == 1'd0))) begin
        accumulator16_we0 = 1'b1;
    end else begin
        accumulator16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator17_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator17_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator17_ce0 = 1'b1;
    end else begin
        accumulator17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_17_fu_5600_p2 == 1'd0))) begin
        accumulator17_we0 = 1'b1;
    end else begin
        accumulator17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator18_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator18_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator18_ce0 = 1'b1;
    end else begin
        accumulator18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_18_fu_5606_p2 == 1'd0))) begin
        accumulator18_we0 = 1'b1;
    end else begin
        accumulator18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator19_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator19_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator19_ce0 = 1'b1;
    end else begin
        accumulator19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_19_fu_5612_p2 == 1'd0))) begin
        accumulator19_we0 = 1'b1;
    end else begin
        accumulator19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator1_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator1_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator1_ce0 = 1'b1;
    end else begin
        accumulator1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_1_fu_5504_p2 == 1'd0))) begin
        accumulator1_we0 = 1'b1;
    end else begin
        accumulator1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator20_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator20_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator20_ce0 = 1'b1;
    end else begin
        accumulator20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_20_fu_5618_p2 == 1'd0))) begin
        accumulator20_we0 = 1'b1;
    end else begin
        accumulator20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator21_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator21_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator21_ce0 = 1'b1;
    end else begin
        accumulator21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_21_fu_5624_p2 == 1'd0))) begin
        accumulator21_we0 = 1'b1;
    end else begin
        accumulator21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator22_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator22_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator22_ce0 = 1'b1;
    end else begin
        accumulator22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_22_fu_5630_p2 == 1'd0))) begin
        accumulator22_we0 = 1'b1;
    end else begin
        accumulator22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator23_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator23_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator23_ce0 = 1'b1;
    end else begin
        accumulator23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_23_fu_5636_p2 == 1'd0))) begin
        accumulator23_we0 = 1'b1;
    end else begin
        accumulator23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator24_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator24_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator24_ce0 = 1'b1;
    end else begin
        accumulator24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_24_fu_5642_p2 == 1'd0))) begin
        accumulator24_we0 = 1'b1;
    end else begin
        accumulator24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator25_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator25_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator25_ce0 = 1'b1;
    end else begin
        accumulator25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_25_fu_5648_p2 == 1'd0))) begin
        accumulator25_we0 = 1'b1;
    end else begin
        accumulator25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator26_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator26_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator26_ce0 = 1'b1;
    end else begin
        accumulator26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_26_fu_5654_p2 == 1'd0))) begin
        accumulator26_we0 = 1'b1;
    end else begin
        accumulator26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator27_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator27_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator27_ce0 = 1'b1;
    end else begin
        accumulator27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_27_fu_5660_p2 == 1'd0))) begin
        accumulator27_we0 = 1'b1;
    end else begin
        accumulator27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator28_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator28_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator28_ce0 = 1'b1;
    end else begin
        accumulator28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_28_fu_5666_p2 == 1'd0))) begin
        accumulator28_we0 = 1'b1;
    end else begin
        accumulator28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator29_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator29_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator29_ce0 = 1'b1;
    end else begin
        accumulator29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_29_fu_5672_p2 == 1'd0))) begin
        accumulator29_we0 = 1'b1;
    end else begin
        accumulator29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator2_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator2_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator2_ce0 = 1'b1;
    end else begin
        accumulator2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_2_fu_5510_p2 == 1'd0))) begin
        accumulator2_we0 = 1'b1;
    end else begin
        accumulator2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator30_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator30_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator30_ce0 = 1'b1;
    end else begin
        accumulator30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_30_fu_5678_p2 == 1'd0))) begin
        accumulator30_we0 = 1'b1;
    end else begin
        accumulator30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator31_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator31_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator31_ce0 = 1'b1;
    end else begin
        accumulator31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_31_fu_5684_p2 == 1'd0))) begin
        accumulator31_we0 = 1'b1;
    end else begin
        accumulator31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator32_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator32_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator32_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator32_ce0 = 1'b1;
    end else begin
        accumulator32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_32_fu_5690_p2 == 1'd0))) begin
        accumulator32_we0 = 1'b1;
    end else begin
        accumulator32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator33_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator33_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator33_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator33_ce0 = 1'b1;
    end else begin
        accumulator33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_33_fu_5696_p2 == 1'd0))) begin
        accumulator33_we0 = 1'b1;
    end else begin
        accumulator33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator34_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator34_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator34_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator34_ce0 = 1'b1;
    end else begin
        accumulator34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_34_fu_5702_p2 == 1'd0))) begin
        accumulator34_we0 = 1'b1;
    end else begin
        accumulator34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator35_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator35_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator35_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator35_ce0 = 1'b1;
    end else begin
        accumulator35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_35_fu_5708_p2 == 1'd0))) begin
        accumulator35_we0 = 1'b1;
    end else begin
        accumulator35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator36_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator36_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator36_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator36_ce0 = 1'b1;
    end else begin
        accumulator36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_36_fu_5714_p2 == 1'd0))) begin
        accumulator36_we0 = 1'b1;
    end else begin
        accumulator36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator37_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator37_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator37_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator37_ce0 = 1'b1;
    end else begin
        accumulator37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_37_fu_5720_p2 == 1'd0))) begin
        accumulator37_we0 = 1'b1;
    end else begin
        accumulator37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator38_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator38_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator38_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator38_ce0 = 1'b1;
    end else begin
        accumulator38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_38_fu_5726_p2 == 1'd0))) begin
        accumulator38_we0 = 1'b1;
    end else begin
        accumulator38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator39_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator39_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator39_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator39_ce0 = 1'b1;
    end else begin
        accumulator39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_39_fu_5732_p2 == 1'd0))) begin
        accumulator39_we0 = 1'b1;
    end else begin
        accumulator39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator3_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator3_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator3_ce0 = 1'b1;
    end else begin
        accumulator3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_3_fu_5516_p2 == 1'd0))) begin
        accumulator3_we0 = 1'b1;
    end else begin
        accumulator3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator40_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator40_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator40_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator40_ce0 = 1'b1;
    end else begin
        accumulator40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_40_fu_5738_p2 == 1'd0))) begin
        accumulator40_we0 = 1'b1;
    end else begin
        accumulator40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator41_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator41_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator41_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator41_ce0 = 1'b1;
    end else begin
        accumulator41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_41_fu_5744_p2 == 1'd0))) begin
        accumulator41_we0 = 1'b1;
    end else begin
        accumulator41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator42_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator42_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator42_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator42_ce0 = 1'b1;
    end else begin
        accumulator42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_42_fu_5750_p2 == 1'd0))) begin
        accumulator42_we0 = 1'b1;
    end else begin
        accumulator42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator43_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator43_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator43_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator43_ce0 = 1'b1;
    end else begin
        accumulator43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_43_fu_5756_p2 == 1'd0))) begin
        accumulator43_we0 = 1'b1;
    end else begin
        accumulator43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator44_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator44_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator44_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator44_ce0 = 1'b1;
    end else begin
        accumulator44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_44_fu_5762_p2 == 1'd0))) begin
        accumulator44_we0 = 1'b1;
    end else begin
        accumulator44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator45_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator45_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator45_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator45_ce0 = 1'b1;
    end else begin
        accumulator45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_45_fu_5768_p2 == 1'd0))) begin
        accumulator45_we0 = 1'b1;
    end else begin
        accumulator45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator46_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator46_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator46_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator46_ce0 = 1'b1;
    end else begin
        accumulator46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_46_fu_5774_p2 == 1'd0))) begin
        accumulator46_we0 = 1'b1;
    end else begin
        accumulator46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator47_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator47_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator47_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator47_ce0 = 1'b1;
    end else begin
        accumulator47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_47_fu_5780_p2 == 1'd0))) begin
        accumulator47_we0 = 1'b1;
    end else begin
        accumulator47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator48_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator48_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator48_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator48_ce0 = 1'b1;
    end else begin
        accumulator48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_48_fu_5786_p2 == 1'd0))) begin
        accumulator48_we0 = 1'b1;
    end else begin
        accumulator48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator49_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator49_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator49_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator49_ce0 = 1'b1;
    end else begin
        accumulator49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_49_fu_5792_p2 == 1'd0))) begin
        accumulator49_we0 = 1'b1;
    end else begin
        accumulator49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator4_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator4_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator4_ce0 = 1'b1;
    end else begin
        accumulator4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_4_fu_5522_p2 == 1'd0))) begin
        accumulator4_we0 = 1'b1;
    end else begin
        accumulator4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator50_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator50_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator50_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator50_ce0 = 1'b1;
    end else begin
        accumulator50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_50_fu_5798_p2 == 1'd0))) begin
        accumulator50_we0 = 1'b1;
    end else begin
        accumulator50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator51_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator51_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator51_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator51_ce0 = 1'b1;
    end else begin
        accumulator51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_51_fu_5804_p2 == 1'd0))) begin
        accumulator51_we0 = 1'b1;
    end else begin
        accumulator51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator52_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator52_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator52_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator52_ce0 = 1'b1;
    end else begin
        accumulator52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_52_fu_5810_p2 == 1'd0))) begin
        accumulator52_we0 = 1'b1;
    end else begin
        accumulator52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator53_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator53_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator53_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator53_ce0 = 1'b1;
    end else begin
        accumulator53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_53_fu_5816_p2 == 1'd0))) begin
        accumulator53_we0 = 1'b1;
    end else begin
        accumulator53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator54_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator54_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator54_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator54_ce0 = 1'b1;
    end else begin
        accumulator54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_54_fu_5822_p2 == 1'd0))) begin
        accumulator54_we0 = 1'b1;
    end else begin
        accumulator54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator55_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator55_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator55_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator55_ce0 = 1'b1;
    end else begin
        accumulator55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_55_fu_5828_p2 == 1'd0))) begin
        accumulator55_we0 = 1'b1;
    end else begin
        accumulator55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator56_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator56_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator56_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator56_ce0 = 1'b1;
    end else begin
        accumulator56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_56_fu_5834_p2 == 1'd0))) begin
        accumulator56_we0 = 1'b1;
    end else begin
        accumulator56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator57_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator57_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator57_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator57_ce0 = 1'b1;
    end else begin
        accumulator57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_57_fu_5840_p2 == 1'd0))) begin
        accumulator57_we0 = 1'b1;
    end else begin
        accumulator57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator58_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator58_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator58_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator58_ce0 = 1'b1;
    end else begin
        accumulator58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_58_fu_5846_p2 == 1'd0))) begin
        accumulator58_we0 = 1'b1;
    end else begin
        accumulator58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator59_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator59_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator59_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator59_ce0 = 1'b1;
    end else begin
        accumulator59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_59_fu_5852_p2 == 1'd0))) begin
        accumulator59_we0 = 1'b1;
    end else begin
        accumulator59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator5_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator5_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator5_ce0 = 1'b1;
    end else begin
        accumulator5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_5_fu_5528_p2 == 1'd0))) begin
        accumulator5_we0 = 1'b1;
    end else begin
        accumulator5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator6_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator6_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator6_ce0 = 1'b1;
    end else begin
        accumulator6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_6_fu_5534_p2 == 1'd0))) begin
        accumulator6_we0 = 1'b1;
    end else begin
        accumulator6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator7_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator7_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator7_ce0 = 1'b1;
    end else begin
        accumulator7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_7_fu_5540_p2 == 1'd0))) begin
        accumulator7_we0 = 1'b1;
    end else begin
        accumulator7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator8_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator8_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator8_ce0 = 1'b1;
    end else begin
        accumulator8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_8_fu_5546_p2 == 1'd0))) begin
        accumulator8_we0 = 1'b1;
    end else begin
        accumulator8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator9_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator9_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator9_ce0 = 1'b1;
    end else begin
        accumulator9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_9_fu_5552_p2 == 1'd0))) begin
        accumulator9_we0 = 1'b1;
    end else begin
        accumulator9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        accumulator_address0 = conv_i133_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accumulator_address0 = conv_i221_fu_4090_p1;
    end else begin
        accumulator_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        accumulator_ce0 = 1'b1;
    end else begin
        accumulator_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (or_ln487_fu_5198_p2 == 1'd0))) begin
        accumulator_we0 = 1'b1;
    end else begin
        accumulator_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1057_fu_4078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_fu_4078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln1057_fu_4078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_thinningCompare_60_s_fu_3406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accumulator10_d0 = 12'd0;

assign accumulator11_d0 = 12'd0;

assign accumulator12_d0 = 12'd0;

assign accumulator13_d0 = 12'd0;

assign accumulator14_d0 = 12'd0;

assign accumulator15_d0 = 12'd0;

assign accumulator16_d0 = 12'd0;

assign accumulator17_d0 = 12'd0;

assign accumulator18_d0 = 12'd0;

assign accumulator19_d0 = 12'd0;

assign accumulator1_d0 = 12'd0;

assign accumulator20_d0 = 12'd0;

assign accumulator21_d0 = 12'd0;

assign accumulator22_d0 = 12'd0;

assign accumulator23_d0 = 12'd0;

assign accumulator24_d0 = 12'd0;

assign accumulator25_d0 = 12'd0;

assign accumulator26_d0 = 12'd0;

assign accumulator27_d0 = 12'd0;

assign accumulator28_d0 = 12'd0;

assign accumulator29_d0 = 12'd0;

assign accumulator2_d0 = 12'd0;

assign accumulator30_d0 = 12'd0;

assign accumulator31_d0 = 12'd0;

assign accumulator32_d0 = 12'd0;

assign accumulator33_d0 = 12'd0;

assign accumulator34_d0 = 12'd0;

assign accumulator35_d0 = 12'd0;

assign accumulator36_d0 = 12'd0;

assign accumulator37_d0 = 12'd0;

assign accumulator38_d0 = 12'd0;

assign accumulator39_d0 = 12'd0;

assign accumulator3_d0 = 12'd0;

assign accumulator40_d0 = 12'd0;

assign accumulator41_d0 = 12'd0;

assign accumulator42_d0 = 12'd0;

assign accumulator43_d0 = 12'd0;

assign accumulator44_d0 = 12'd0;

assign accumulator45_d0 = 12'd0;

assign accumulator46_d0 = 12'd0;

assign accumulator47_d0 = 12'd0;

assign accumulator48_d0 = 12'd0;

assign accumulator49_d0 = 12'd0;

assign accumulator4_d0 = 12'd0;

assign accumulator50_d0 = 12'd0;

assign accumulator51_d0 = 12'd0;

assign accumulator52_d0 = 12'd0;

assign accumulator53_d0 = 12'd0;

assign accumulator54_d0 = 12'd0;

assign accumulator55_d0 = 12'd0;

assign accumulator56_d0 = 12'd0;

assign accumulator57_d0 = 12'd0;

assign accumulator58_d0 = 12'd0;

assign accumulator59_d0 = 12'd0;

assign accumulator5_d0 = 12'd0;

assign accumulator6_d0 = 12'd0;

assign accumulator7_d0 = 12'd0;

assign accumulator8_d0 = 12'd0;

assign accumulator9_d0 = 12'd0;

assign accumulator_d0 = 12'd0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign cond2_10_not_fu_5966_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_9 ^ 1'd1);

assign cond2_11_not_fu_5978_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_10 ^ 1'd1);

assign cond2_12_not_fu_5990_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_11 ^ 1'd1);

assign cond2_13_not_fu_6002_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_12 ^ 1'd1);

assign cond2_14_not_fu_6014_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_13 ^ 1'd1);

assign cond2_15_not_fu_6026_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_14 ^ 1'd1);

assign cond2_16_not_fu_6038_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_15 ^ 1'd1);

assign cond2_17_not_fu_6050_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_16 ^ 1'd1);

assign cond2_18_not_fu_6062_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_17 ^ 1'd1);

assign cond2_19_not_fu_6074_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_18 ^ 1'd1);

assign cond2_1_not_fu_5858_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_0 ^ 1'd1);

assign cond2_20_not_fu_6086_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_19 ^ 1'd1);

assign cond2_21_not_fu_6098_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_20 ^ 1'd1);

assign cond2_22_not_fu_6110_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_21 ^ 1'd1);

assign cond2_23_not_fu_6122_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_22 ^ 1'd1);

assign cond2_24_not_fu_6134_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_23 ^ 1'd1);

assign cond2_25_not_fu_6146_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_24 ^ 1'd1);

assign cond2_26_not_fu_6158_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_25 ^ 1'd1);

assign cond2_27_not_fu_6170_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_26 ^ 1'd1);

assign cond2_28_not_fu_6182_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_27 ^ 1'd1);

assign cond2_29_not_fu_6194_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_28 ^ 1'd1);

assign cond2_2_not_fu_5870_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_1 ^ 1'd1);

assign cond2_30_not_fu_6206_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_29 ^ 1'd1);

assign cond2_31_not_fu_6218_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_30 ^ 1'd1);

assign cond2_32_not_fu_6230_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_31 ^ 1'd1);

assign cond2_33_not_fu_6242_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_32 ^ 1'd1);

assign cond2_34_not_fu_6254_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_33 ^ 1'd1);

assign cond2_35_not_fu_6266_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_34 ^ 1'd1);

assign cond2_36_not_fu_6278_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_35 ^ 1'd1);

assign cond2_37_not_fu_6290_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_36 ^ 1'd1);

assign cond2_38_not_fu_6302_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_37 ^ 1'd1);

assign cond2_39_not_fu_6314_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_38 ^ 1'd1);

assign cond2_3_not_fu_5882_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_2 ^ 1'd1);

assign cond2_40_not_fu_6326_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_39 ^ 1'd1);

assign cond2_41_not_fu_6338_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_40 ^ 1'd1);

assign cond2_42_not_fu_6350_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_41 ^ 1'd1);

assign cond2_43_not_fu_6362_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_42 ^ 1'd1);

assign cond2_44_not_fu_6374_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_43 ^ 1'd1);

assign cond2_45_not_fu_6386_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_44 ^ 1'd1);

assign cond2_46_not_fu_6398_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_45 ^ 1'd1);

assign cond2_47_not_fu_6410_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_46 ^ 1'd1);

assign cond2_48_not_fu_6422_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_47 ^ 1'd1);

assign cond2_49_not_fu_6434_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_48 ^ 1'd1);

assign cond2_4_not_fu_5894_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_3 ^ 1'd1);

assign cond2_50_not_fu_6446_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_49 ^ 1'd1);

assign cond2_51_not_fu_6458_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_50 ^ 1'd1);

assign cond2_52_not_fu_6470_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_51 ^ 1'd1);

assign cond2_53_not_fu_6482_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_52 ^ 1'd1);

assign cond2_54_not_fu_6494_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_53 ^ 1'd1);

assign cond2_55_not_fu_6506_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_54 ^ 1'd1);

assign cond2_56_not_fu_6518_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_55 ^ 1'd1);

assign cond2_57_not_fu_6530_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_56 ^ 1'd1);

assign cond2_58_not_fu_6542_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_57 ^ 1'd1);

assign cond2_59_not_fu_6554_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_58 ^ 1'd1);

assign cond2_5_not_fu_5906_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_4 ^ 1'd1);

assign cond2_60_not_fu_6566_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_59 ^ 1'd1);

assign cond2_6_not_fu_5918_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_5 ^ 1'd1);

assign cond2_7_not_fu_5930_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_6 ^ 1'd1);

assign cond2_8_not_fu_5942_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_7 ^ 1'd1);

assign cond2_9_not_fu_5954_p2 = (grp_thinningCompare_60_s_fu_3406_ap_return_8 ^ 1'd1);

assign conv_i133_fu_5119_p1 = sub_i_i_fu_5114_p2;

assign conv_i221_fu_4090_p1 = r_V_fu_402;

assign grp_thinningCompare_60_s_fu_3406_ap_start = grp_thinningCompare_60_s_fu_3406_ap_start_reg;

assign icmp_ln1057_fu_4078_p2 = ((r_V_fu_402 == 9'd484) ? 1'b1 : 1'b0);

assign icmp_ln487_fu_5192_p2 = ((tmp_fu_5183_p4 == 8'd0) ? 1'b1 : 1'b0);

assign or_ln487_10_fu_5558_p2 = (phi_ln487_49_reg_2554 | icmp_ln487_fu_5192_p2);

assign or_ln487_11_fu_5564_p2 = (phi_ln487_48_reg_2542 | icmp_ln487_fu_5192_p2);

assign or_ln487_12_fu_5570_p2 = (phi_ln487_47_reg_2530 | icmp_ln487_fu_5192_p2);

assign or_ln487_13_fu_5576_p2 = (phi_ln487_46_reg_2518 | icmp_ln487_fu_5192_p2);

assign or_ln487_14_fu_5582_p2 = (phi_ln487_45_reg_2506 | icmp_ln487_fu_5192_p2);

assign or_ln487_15_fu_5588_p2 = (phi_ln487_44_reg_2494 | icmp_ln487_fu_5192_p2);

assign or_ln487_16_fu_5594_p2 = (phi_ln487_43_reg_2482 | icmp_ln487_fu_5192_p2);

assign or_ln487_17_fu_5600_p2 = (phi_ln487_42_reg_2470 | icmp_ln487_fu_5192_p2);

assign or_ln487_18_fu_5606_p2 = (phi_ln487_41_reg_2458 | icmp_ln487_fu_5192_p2);

assign or_ln487_19_fu_5612_p2 = (phi_ln487_40_reg_2446 | icmp_ln487_fu_5192_p2);

assign or_ln487_1_fu_5504_p2 = (phi_ln487_58_reg_2662 | icmp_ln487_fu_5192_p2);

assign or_ln487_20_fu_5618_p2 = (phi_ln487_39_reg_2434 | icmp_ln487_fu_5192_p2);

assign or_ln487_21_fu_5624_p2 = (phi_ln487_38_reg_2422 | icmp_ln487_fu_5192_p2);

assign or_ln487_22_fu_5630_p2 = (phi_ln487_37_reg_2410 | icmp_ln487_fu_5192_p2);

assign or_ln487_23_fu_5636_p2 = (phi_ln487_36_reg_2398 | icmp_ln487_fu_5192_p2);

assign or_ln487_24_fu_5642_p2 = (phi_ln487_35_reg_2386 | icmp_ln487_fu_5192_p2);

assign or_ln487_25_fu_5648_p2 = (phi_ln487_34_reg_2374 | icmp_ln487_fu_5192_p2);

assign or_ln487_26_fu_5654_p2 = (phi_ln487_33_reg_2362 | icmp_ln487_fu_5192_p2);

assign or_ln487_27_fu_5660_p2 = (phi_ln487_32_reg_2350 | icmp_ln487_fu_5192_p2);

assign or_ln487_28_fu_5666_p2 = (phi_ln487_31_reg_2338 | icmp_ln487_fu_5192_p2);

assign or_ln487_29_fu_5672_p2 = (phi_ln487_30_reg_2326 | icmp_ln487_fu_5192_p2);

assign or_ln487_2_fu_5510_p2 = (phi_ln487_57_reg_2650 | icmp_ln487_fu_5192_p2);

assign or_ln487_30_fu_5678_p2 = (phi_ln487_29_reg_2314 | icmp_ln487_fu_5192_p2);

assign or_ln487_31_fu_5684_p2 = (phi_ln487_28_reg_2302 | icmp_ln487_fu_5192_p2);

assign or_ln487_32_fu_5690_p2 = (phi_ln487_27_reg_2290 | icmp_ln487_fu_5192_p2);

assign or_ln487_33_fu_5696_p2 = (phi_ln487_26_reg_2278 | icmp_ln487_fu_5192_p2);

assign or_ln487_34_fu_5702_p2 = (phi_ln487_25_reg_2266 | icmp_ln487_fu_5192_p2);

assign or_ln487_35_fu_5708_p2 = (phi_ln487_24_reg_2254 | icmp_ln487_fu_5192_p2);

assign or_ln487_36_fu_5714_p2 = (phi_ln487_23_reg_2242 | icmp_ln487_fu_5192_p2);

assign or_ln487_37_fu_5720_p2 = (phi_ln487_22_reg_2230 | icmp_ln487_fu_5192_p2);

assign or_ln487_38_fu_5726_p2 = (phi_ln487_21_reg_2218 | icmp_ln487_fu_5192_p2);

assign or_ln487_39_fu_5732_p2 = (phi_ln487_20_reg_2206 | icmp_ln487_fu_5192_p2);

assign or_ln487_3_fu_5516_p2 = (phi_ln487_56_reg_2638 | icmp_ln487_fu_5192_p2);

assign or_ln487_40_fu_5738_p2 = (phi_ln487_19_reg_2194 | icmp_ln487_fu_5192_p2);

assign or_ln487_41_fu_5744_p2 = (phi_ln487_18_reg_2182 | icmp_ln487_fu_5192_p2);

assign or_ln487_42_fu_5750_p2 = (phi_ln487_17_reg_2170 | icmp_ln487_fu_5192_p2);

assign or_ln487_43_fu_5756_p2 = (phi_ln487_16_reg_2158 | icmp_ln487_fu_5192_p2);

assign or_ln487_44_fu_5762_p2 = (phi_ln487_15_reg_2146 | icmp_ln487_fu_5192_p2);

assign or_ln487_45_fu_5768_p2 = (phi_ln487_14_reg_2134 | icmp_ln487_fu_5192_p2);

assign or_ln487_46_fu_5774_p2 = (phi_ln487_13_reg_2122 | icmp_ln487_fu_5192_p2);

assign or_ln487_47_fu_5780_p2 = (phi_ln487_12_reg_2110 | icmp_ln487_fu_5192_p2);

assign or_ln487_48_fu_5786_p2 = (phi_ln487_11_reg_2098 | icmp_ln487_fu_5192_p2);

assign or_ln487_49_fu_5792_p2 = (phi_ln487_10_reg_2086 | icmp_ln487_fu_5192_p2);

assign or_ln487_4_fu_5522_p2 = (phi_ln487_55_reg_2626 | icmp_ln487_fu_5192_p2);

assign or_ln487_50_fu_5798_p2 = (phi_ln487_9_reg_2074 | icmp_ln487_fu_5192_p2);

assign or_ln487_51_fu_5804_p2 = (phi_ln487_8_reg_2062 | icmp_ln487_fu_5192_p2);

assign or_ln487_52_fu_5810_p2 = (phi_ln487_7_reg_2050 | icmp_ln487_fu_5192_p2);

assign or_ln487_53_fu_5816_p2 = (phi_ln487_6_reg_2038 | icmp_ln487_fu_5192_p2);

assign or_ln487_54_fu_5822_p2 = (phi_ln487_5_reg_2026 | icmp_ln487_fu_5192_p2);

assign or_ln487_55_fu_5828_p2 = (phi_ln487_4_reg_2014 | icmp_ln487_fu_5192_p2);

assign or_ln487_56_fu_5834_p2 = (phi_ln487_3_reg_2002 | icmp_ln487_fu_5192_p2);

assign or_ln487_57_fu_5840_p2 = (phi_ln487_2_reg_1990 | icmp_ln487_fu_5192_p2);

assign or_ln487_58_fu_5846_p2 = (phi_ln487_1_reg_1978 | icmp_ln487_fu_5192_p2);

assign or_ln487_59_fu_5852_p2 = (phi_ln487_reg_1966 | icmp_ln487_fu_5192_p2);

assign or_ln487_5_fu_5528_p2 = (phi_ln487_54_reg_2614 | icmp_ln487_fu_5192_p2);

assign or_ln487_6_fu_5534_p2 = (phi_ln487_53_reg_2602 | icmp_ln487_fu_5192_p2);

assign or_ln487_7_fu_5540_p2 = (phi_ln487_52_reg_2590 | icmp_ln487_fu_5192_p2);

assign or_ln487_8_fu_5546_p2 = (phi_ln487_51_reg_2578 | icmp_ln487_fu_5192_p2);

assign or_ln487_9_fu_5552_p2 = (phi_ln487_50_reg_2566 | icmp_ln487_fu_5192_p2);

assign or_ln487_fu_5198_p2 = (phi_ln487_59_reg_2674 | icmp_ln487_fu_5192_p2);

assign phitmp30615_fu_5876_p2 = (four_conds_reg_2_0_reg_3382 & cond2_2_not_fu_5870_p2);

assign phitmp30616_fu_5888_p2 = (four_conds_reg_3_0_reg_3370 & cond2_3_not_fu_5882_p2);

assign phitmp30617_fu_5900_p2 = (four_conds_reg_4_0_reg_3358 & cond2_4_not_fu_5894_p2);

assign phitmp30618_fu_5912_p2 = (four_conds_reg_5_0_reg_3346 & cond2_5_not_fu_5906_p2);

assign phitmp30619_fu_5924_p2 = (four_conds_reg_6_0_reg_3334 & cond2_6_not_fu_5918_p2);

assign phitmp30620_fu_5936_p2 = (four_conds_reg_7_0_reg_3322 & cond2_7_not_fu_5930_p2);

assign phitmp30621_fu_5948_p2 = (four_conds_reg_8_0_reg_3310 & cond2_8_not_fu_5942_p2);

assign phitmp30622_fu_5960_p2 = (four_conds_reg_9_0_reg_3298 & cond2_9_not_fu_5954_p2);

assign phitmp30623_fu_5972_p2 = (four_conds_reg_10_0_reg_3286 & cond2_10_not_fu_5966_p2);

assign phitmp30624_fu_5984_p2 = (four_conds_reg_11_0_reg_3274 & cond2_11_not_fu_5978_p2);

assign phitmp30625_fu_5996_p2 = (four_conds_reg_12_0_reg_3262 & cond2_12_not_fu_5990_p2);

assign phitmp30626_fu_6008_p2 = (four_conds_reg_13_0_reg_3250 & cond2_13_not_fu_6002_p2);

assign phitmp30627_fu_6020_p2 = (four_conds_reg_14_0_reg_3238 & cond2_14_not_fu_6014_p2);

assign phitmp30628_fu_6032_p2 = (four_conds_reg_15_0_reg_3226 & cond2_15_not_fu_6026_p2);

assign phitmp30629_fu_6044_p2 = (four_conds_reg_16_0_reg_3214 & cond2_16_not_fu_6038_p2);

assign phitmp30630_fu_6056_p2 = (four_conds_reg_17_0_reg_3202 & cond2_17_not_fu_6050_p2);

assign phitmp30631_fu_6068_p2 = (four_conds_reg_18_0_reg_3190 & cond2_18_not_fu_6062_p2);

assign phitmp30632_fu_6080_p2 = (four_conds_reg_19_0_reg_3178 & cond2_19_not_fu_6074_p2);

assign phitmp30633_fu_6092_p2 = (four_conds_reg_20_0_reg_3166 & cond2_20_not_fu_6086_p2);

assign phitmp30634_fu_6104_p2 = (four_conds_reg_21_0_reg_3154 & cond2_21_not_fu_6098_p2);

assign phitmp30635_fu_6116_p2 = (four_conds_reg_22_0_reg_3142 & cond2_22_not_fu_6110_p2);

assign phitmp30636_fu_6128_p2 = (four_conds_reg_23_0_reg_3130 & cond2_23_not_fu_6122_p2);

assign phitmp30637_fu_6140_p2 = (four_conds_reg_24_0_reg_3118 & cond2_24_not_fu_6134_p2);

assign phitmp30638_fu_6152_p2 = (four_conds_reg_25_0_reg_3106 & cond2_25_not_fu_6146_p2);

assign phitmp30639_fu_6164_p2 = (four_conds_reg_26_0_reg_3094 & cond2_26_not_fu_6158_p2);

assign phitmp30640_fu_6176_p2 = (four_conds_reg_27_0_reg_3082 & cond2_27_not_fu_6170_p2);

assign phitmp30641_fu_6188_p2 = (four_conds_reg_28_0_reg_3070 & cond2_28_not_fu_6182_p2);

assign phitmp30642_fu_6200_p2 = (four_conds_reg_29_0_reg_3058 & cond2_29_not_fu_6194_p2);

assign phitmp30643_fu_6212_p2 = (four_conds_reg_30_0_reg_3046 & cond2_30_not_fu_6206_p2);

assign phitmp30644_fu_6224_p2 = (four_conds_reg_31_0_reg_3034 & cond2_31_not_fu_6218_p2);

assign phitmp30645_fu_6236_p2 = (four_conds_reg_32_0_reg_3022 & cond2_32_not_fu_6230_p2);

assign phitmp30646_fu_6248_p2 = (four_conds_reg_33_0_reg_3010 & cond2_33_not_fu_6242_p2);

assign phitmp30647_fu_6260_p2 = (four_conds_reg_34_0_reg_2998 & cond2_34_not_fu_6254_p2);

assign phitmp30648_fu_6272_p2 = (four_conds_reg_35_0_reg_2986 & cond2_35_not_fu_6266_p2);

assign phitmp30649_fu_6284_p2 = (four_conds_reg_36_0_reg_2974 & cond2_36_not_fu_6278_p2);

assign phitmp30650_fu_6296_p2 = (four_conds_reg_37_0_reg_2962 & cond2_37_not_fu_6290_p2);

assign phitmp30651_fu_6308_p2 = (four_conds_reg_38_0_reg_2950 & cond2_38_not_fu_6302_p2);

assign phitmp30652_fu_6320_p2 = (four_conds_reg_39_0_reg_2938 & cond2_39_not_fu_6314_p2);

assign phitmp30653_fu_6332_p2 = (four_conds_reg_40_0_reg_2926 & cond2_40_not_fu_6326_p2);

assign phitmp30654_fu_6344_p2 = (four_conds_reg_41_0_reg_2914 & cond2_41_not_fu_6338_p2);

assign phitmp30655_fu_6356_p2 = (four_conds_reg_42_0_reg_2902 & cond2_42_not_fu_6350_p2);

assign phitmp30656_fu_6368_p2 = (four_conds_reg_43_0_reg_2890 & cond2_43_not_fu_6362_p2);

assign phitmp30657_fu_6380_p2 = (four_conds_reg_44_0_reg_2878 & cond2_44_not_fu_6374_p2);

assign phitmp30658_fu_6392_p2 = (four_conds_reg_45_0_reg_2866 & cond2_45_not_fu_6386_p2);

assign phitmp30659_fu_6404_p2 = (four_conds_reg_46_0_reg_2854 & cond2_46_not_fu_6398_p2);

assign phitmp30660_fu_6416_p2 = (four_conds_reg_47_0_reg_2842 & cond2_47_not_fu_6410_p2);

assign phitmp30661_fu_6428_p2 = (four_conds_reg_48_0_reg_2830 & cond2_48_not_fu_6422_p2);

assign phitmp30662_fu_6440_p2 = (four_conds_reg_49_0_reg_2818 & cond2_49_not_fu_6434_p2);

assign phitmp30663_fu_6452_p2 = (four_conds_reg_50_0_reg_2806 & cond2_50_not_fu_6446_p2);

assign phitmp30664_fu_6464_p2 = (four_conds_reg_51_0_reg_2794 & cond2_51_not_fu_6458_p2);

assign phitmp30665_fu_6476_p2 = (four_conds_reg_52_0_reg_2782 & cond2_52_not_fu_6470_p2);

assign phitmp30666_fu_6488_p2 = (four_conds_reg_53_0_reg_2770 & cond2_53_not_fu_6482_p2);

assign phitmp30667_fu_6500_p2 = (four_conds_reg_54_0_reg_2758 & cond2_54_not_fu_6494_p2);

assign phitmp30668_fu_6512_p2 = (four_conds_reg_55_0_reg_2746 & cond2_55_not_fu_6506_p2);

assign phitmp30669_fu_6524_p2 = (four_conds_reg_56_0_reg_2734 & cond2_56_not_fu_6518_p2);

assign phitmp30670_fu_6536_p2 = (four_conds_reg_57_0_reg_2722 & cond2_57_not_fu_6530_p2);

assign phitmp30671_fu_6548_p2 = (four_conds_reg_58_0_reg_2710 & cond2_58_not_fu_6542_p2);

assign phitmp30672_fu_6560_p2 = (four_conds_reg_59_0_reg_2698 & cond2_59_not_fu_6554_p2);

assign phitmp30673_fu_6572_p2 = (four_conds_reg_60_0_reg_2686 & cond2_60_not_fu_6566_p2);

assign phitmp_fu_5864_p2 = (four_conds_reg_1_0_reg_3394 & cond2_1_not_fu_5858_p2);

assign r_V_4_fu_4084_p2 = (r_V_fu_402 + 9'd1);

assign sub_i_i_fu_5114_p2 = ($signed(r_V_fu_402) + $signed(9'd510));

assign tmp_fu_5183_p4 = {{r_V_fu_402[8:1]}};

endmodule //reversi_accel_xfThinning_1024_1024_0_1_1_60u_483_s
