{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748442647964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748442647969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 16:30:47 2025 " "Processing started: Wed May 28 16:30:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748442647969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442647969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442647969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748442648467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748442648467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/unite_traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/unite_traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unite_Traitement-rtl " "Found design unit 1: Unite_Traitement-rtl" {  } { { "../src/UNITE_TRAITEMENT.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656019 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unite_Traitement " "Found entity 1: Unite_Traitement" {  } { { "../src/UNITE_TRAITEMENT.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/unite_gestion_instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/unite_gestion_instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unite_Gestion_Instructions-rtl " "Found design unit 1: Unite_Gestion_Instructions-rtl" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656024 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unite_Gestion_Instructions " "Found entity 1: Unite_Gestion_Instructions" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/sign_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/sign_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extension-rtl " "Found design unit 1: sign_extension-rtl" {  } { { "../src/sign_extension.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/sign_extension.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656024 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "../src/sign_extension.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/sign_extension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG-COMB " "Found design unit 1: SEVEN_SEG-COMB" {  } { { "../src/SEVEN_SEG.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/SEVEN_SEG.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656024 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "../src/SEVEN_SEG.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/SEVEN_SEG.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/register_psr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/register_psr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_PSR-rtl " "Found design unit 1: register_PSR-rtl" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656034 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_PSR " "Found entity 1: register_PSR" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banc_Registres-rtl " "Found design unit 1: Banc_Registres-rtl" {  } { { "../src/register.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banc_Registres " "Found entity 1: Banc_Registres" {  } { { "../src/register.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/reg_aff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/reg_aff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegAff-rtl " "Found design unit 1: RegAff-rtl" {  } { { "../src/reg_aff.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/reg_aff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656034 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegAff " "Found entity 1: RegAff" {  } { { "../src/reg_aff.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/reg_aff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656034 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/multiplexeur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/multiplexeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexeur-rtl " "Found design unit 1: Multiplexeur-rtl" {  } { { "../src/multiplexeur.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/multiplexeur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexeur " "Found entity 1: Multiplexeur" {  } { { "../src/multiplexeur.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/multiplexeur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "../src/memory.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656050 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/memory.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-RTL " "Found design unit 1: instruction_memory-RTL" {  } { { "../src/instruction_memory.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/instruction_memory.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656050 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../src/instruction_memory.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/instruction_memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/instruction_decryptor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/instruction_decryptor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decryptor-rtl " "Found design unit 1: instruction_decryptor-rtl" {  } { { "../src/instruction_decryptor.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/instruction_decryptor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656050 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decryptor " "Found entity 1: instruction_decryptor" {  } { { "../src/instruction_decryptor.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/instruction_decryptor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656066 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/command_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/command_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_register-rtl " "Found design unit 1: command_register-rtl" {  } { { "../src/command_register.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/command_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656066 ""} { "Info" "ISGN_ENTITY_NAME" "1 command_register " "Found entity 1: command_register" {  } { { "../src/command_register.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/command_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "../src/alu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656066 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/alu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748442656066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748442656124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unite_Gestion_Instructions Unite_Gestion_Instructions:U_Gestion " "Elaborating entity \"Unite_Gestion_Instructions\" for hierarchy \"Unite_Gestion_Instructions:U_Gestion\"" {  } { { "../src/cpu.vhd" "U_Gestion" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexeur Unite_Gestion_Instructions:U_Gestion\|Multiplexeur:U_Multiplexeur_PC " "Elaborating entity \"Multiplexeur\" for hierarchy \"Unite_Gestion_Instructions:U_Gestion\|Multiplexeur:U_Multiplexeur_PC\"" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "U_Multiplexeur_PC" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory Unite_Gestion_Instructions:U_Gestion\|instruction_memory:U_Instruction_Memory " "Elaborating entity \"instruction_memory\" for hierarchy \"Unite_Gestion_Instructions:U_Gestion\|instruction_memory:U_Instruction_Memory\"" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "U_Instruction_Memory" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension Unite_Gestion_Instructions:U_Gestion\|sign_extension:U_Sign_Extension_Offset " "Elaborating entity \"sign_extension\" for hierarchy \"Unite_Gestion_Instructions:U_Gestion\|sign_extension:U_Sign_Extension_Offset\"" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "U_Sign_Extension_Offset" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Unite_Gestion_Instructions:U_Gestion\|PC:U_PC " "Elaborating entity \"PC\" for hierarchy \"Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\"" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "U_PC" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decryptor instruction_decryptor:U_Decodeur " "Elaborating entity \"instruction_decryptor\" for hierarchy \"instruction_decryptor:U_Decodeur\"" {  } { { "../src/cpu.vhd" "U_Decodeur" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexeur Multiplexeur:U_Multiplexeur " "Elaborating entity \"Multiplexeur\" for hierarchy \"Multiplexeur:U_Multiplexeur\"" {  } { { "../src/cpu.vhd" "U_Multiplexeur" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unite_Traitement Unite_Traitement:U_Traitement " "Elaborating entity \"Unite_Traitement\" for hierarchy \"Unite_Traitement:U_Traitement\"" {  } { { "../src/cpu.vhd" "U_Traitement" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banc_Registres Unite_Traitement:U_Traitement\|Banc_Registres:U_Registre " "Elaborating entity \"Banc_Registres\" for hierarchy \"Unite_Traitement:U_Traitement\|Banc_Registres:U_Registre\"" {  } { { "../src/UNITE_TRAITEMENT.vhd" "U_Registre" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Unite_Traitement:U_Traitement\|ALU:U_ALU " "Elaborating entity \"ALU\" for hierarchy \"Unite_Traitement:U_Traitement\|ALU:U_ALU\"" {  } { { "../src/UNITE_TRAITEMENT.vhd" "U_ALU" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F alu.vhd(19) " "Verilog HDL or VHDL warning at alu.vhd(19): object \"F\" assigned a value but never read" {  } { { "../src/alu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/alu.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748442656161 "|cpu|Unite_Traitement:U_Traitement|ALU:U_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension Unite_Traitement:U_Traitement\|sign_extension:U_Sign_Extension " "Elaborating entity \"sign_extension\" for hierarchy \"Unite_Traitement:U_Traitement\|sign_extension:U_Sign_Extension\"" {  } { { "../src/UNITE_TRAITEMENT.vhd" "U_Sign_Extension" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory Unite_Traitement:U_Traitement\|memory:U_Memory " "Elaborating entity \"memory\" for hierarchy \"Unite_Traitement:U_Traitement\|memory:U_Memory\"" {  } { { "../src/UNITE_TRAITEMENT.vhd" "U_Memory" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_PSR register_PSR:U_RegisterPSR " "Elaborating entity \"register_PSR\" for hierarchy \"register_PSR:U_RegisterPSR\"" {  } { { "../src/cpu.vhd" "U_RegisterPSR" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656192 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PSR_temp register_PSR.vhd(15) " "VHDL Process Statement warning at register_PSR.vhd(15): inferring latch(es) for signal or variable \"PSR_temp\", which holds its previous value in one or more paths through the process" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1748442656192 "|cpu|register_PSR:U_RegisterPSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_temp\[28\] register_PSR.vhd(15) " "Inferred latch for \"PSR_temp\[28\]\" at register_PSR.vhd(15)" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656192 "|cpu|register_PSR:U_RegisterPSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_temp\[29\] register_PSR.vhd(15) " "Inferred latch for \"PSR_temp\[29\]\" at register_PSR.vhd(15)" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656192 "|cpu|register_PSR:U_RegisterPSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_temp\[30\] register_PSR.vhd(15) " "Inferred latch for \"PSR_temp\[30\]\" at register_PSR.vhd(15)" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656192 "|cpu|register_PSR:U_RegisterPSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_temp\[31\] register_PSR.vhd(15) " "Inferred latch for \"PSR_temp\[31\]\" at register_PSR.vhd(15)" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442656192 "|cpu|register_PSR:U_RegisterPSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegAff RegAff:U_Display_Register " "Elaborating entity \"RegAff\" for hierarchy \"RegAff:U_Display_Register\"" {  } { { "../src/cpu.vhd" "U_Display_Register" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEG SEVEN_SEG:\\seven_seg:0:seven_seg_inst " "Elaborating entity \"SEVEN_SEG\" for hierarchy \"SEVEN_SEG:\\seven_seg:0:seven_seg_inst\"" {  } { { "../src/cpu.vhd" "\\seven_seg:0:seven_seg_inst" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442656192 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Unite_Gestion_Instructions:U_Gestion\|instruction_memory:U_Instruction_Memory\|mem " "RAM logic \"Unite_Gestion_Instructions:U_Gestion\|instruction_memory:U_Instruction_Memory\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/instruction_memory.vhd" "mem" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/instruction_memory.vhd" 29 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748442656729 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1748442656729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_PSR:U_RegisterPSR\|PSR_temp\[31\] " "Latch register_PSR:U_RegisterPSR\|PSR_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[4\] " "Ports D and ENA on the latch are fed by the same signal Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[4\]" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748442658585 ""}  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748442658585 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/register.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register.vhd" 40 -1 0 } } { "../src/memory.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/memory.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1748442658594 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1748442658594 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748442659684 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748442661279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748442661574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748442661574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4399 " "Implemented 4399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748442661769 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748442661769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4355 " "Implemented 4355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748442661769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748442661768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748442661785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 16:31:01 2025 " "Processing ended: Wed May 28 16:31:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748442661785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748442661785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748442661785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748442661785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1748442662899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748442662904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 16:31:02 2025 " "Processing started: Wed May 28 16:31:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748442662904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1748442662904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1748442662904 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1748442663038 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1748442663039 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1748442663039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1748442663134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1748442663135 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1748442663155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748442663187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748442663187 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748442663349 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1748442663358 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748442663640 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1748442663640 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 4797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748442663647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 4799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748442663647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 4801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748442663647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 4803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748442663647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 4805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748442663647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 4807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748442663647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748442663647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 4811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748442663647 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1748442663647 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748442663648 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748442663648 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748442663648 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748442663649 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1748442663650 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1748442664558 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1748442664561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1748442664561 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datab  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748442664581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748442664581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: dataa  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748442664581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: dataa  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748442664581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748442664581 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1748442664581 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1748442664595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1748442664596 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1748442664596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748442664777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[1\] " "Destination node Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[1\]" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 2581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748442664777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[2\] " "Destination node Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[2\]" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 2580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748442664777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[3\] " "Destination node Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[3\]" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 2579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748442664777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[4\] " "Destination node Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[4\]" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 2578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748442664777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[5\] " "Destination node Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[5\]" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 2577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748442664777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1748442664777 ""}  } { { "../src/cpu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 0 { 0 ""} 0 4790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748442664777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748442665251 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748442665251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748442665251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748442665251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748442665267 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1748442665284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1748442665284 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748442665284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748442665284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1748442665284 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748442665284 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748442665548 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1748442665554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748442666537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748442667039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748442667070 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748442673893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748442673893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748442674686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 3.8% " "4e+03 ns of routing delay (approximately 3.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1748442677948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1748442679063 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748442679063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1748443011752 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748443011752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:36 " "Fitter routing operations ending: elapsed time is 00:05:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748443011757 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.05 " "Total time spent on timing analysis during the Fitter is 4.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1748443011972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748443011998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748443012904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748443012906 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748443014073 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748443015078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/output_files/cpu.fit.smsg " "Generated suppressed messages file C:/Users/mleve/Desktop/VHDL/cpu_vhdl/fit/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748443015736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6672 " "Peak virtual memory: 6672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748443016385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 16:36:56 2025 " "Processing ended: Wed May 28 16:36:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748443016385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:54 " "Elapsed time: 00:05:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748443016385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:39 " "Total CPU time (on all processors): 00:06:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748443016385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748443016385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1748443017307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748443017307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 16:36:57 2025 " "Processing started: Wed May 28 16:36:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748443017307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1748443017307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1748443017307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1748443017608 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1748443019084 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1748443019176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748443019864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 16:36:59 2025 " "Processing ended: Wed May 28 16:36:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748443019864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748443019864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748443019864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1748443019864 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1748443020462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1748443020945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748443020953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 16:37:00 2025 " "Processing started: Wed May 28 16:37:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748443020953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748443020953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748443020953 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748443021081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748443021433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748443021433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443021462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443021462 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1748443021701 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1748443021749 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443021749 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748443021765 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " "create_clock -period 1.000 -name Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748443021765 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748443021765 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443021781 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443021781 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443021781 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443021781 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443021781 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748443021781 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1748443021781 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748443021781 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748443021781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748443021797 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1748443021844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748443021876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.857 " "Worst-case setup slack is -15.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.857          -27756.363 CLK  " "  -15.857          -27756.363 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.125             -11.125 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "  -11.125             -11.125 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443021876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.651 " "Worst-case hold slack is 0.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 CLK  " "    0.651               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "    0.675               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443021908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443021924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443021924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3277.602 CLK  " "   -3.000           -3277.602 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -1.472 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "   -0.213              -1.472 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443021924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443021924 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748443021987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748443022004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748443023260 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443023400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443023400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443023400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443023400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443023400 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748443023400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748443023401 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748443023496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.679 " "Worst-case setup slack is -14.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.679          -25609.857 CLK  " "  -14.679          -25609.857 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.282             -10.282 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "  -10.282             -10.282 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443023497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.557 " "Worst-case hold slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "    0.557               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 CLK  " "    0.606               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443023537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443023539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443023542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3277.602 CLK  " "   -3.000           -3277.602 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -1.042 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "   -0.182              -1.042 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443023544 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748443023603 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443023786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443023786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443023786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443023786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443023786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748443023786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748443023786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748443023821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.374 " "Worst-case setup slack is -6.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.374          -10904.997 CLK  " "   -6.374          -10904.997 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.654              -4.654 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "   -4.654              -4.654 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443023823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 CLK  " "    0.063               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "    0.209               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443023862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443023865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443023867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2409.496 CLK  " "   -3.000           -2409.496 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "    0.056               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443023870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443023870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748443024577 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748443024581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5003 " "Peak virtual memory: 5003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748443024637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 16:37:04 2025 " "Processing ended: Wed May 28 16:37:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748443024637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748443024637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748443024637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748443024637 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748443025296 ""}
