{
  "family": "MK53DZ10",
  "architecture": "arm-cortex-m4",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MK53DZ10": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFL_FlashConfig",
              "base": "0x00000400"
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            },
            "FEPROT": {
              "offset": "0x0E",
              "size": 8,
              "description": "Non-volatile EERAM Protection Register"
            },
            "FDPROT": {
              "offset": "0x0F",
              "size": 8,
              "description": "Non-volatile D-Flash Protection Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT": {
                "bit": 0,
                "description": "no description available"
              },
              "EZPORT_DIS": {
                "bit": 1,
                "description": "no description available"
              }
            },
            "FEPROT": {
              "EPROT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FDPROT": {
              "DPROT": {
                "bit": 0,
                "description": "D-Flash Region Protect",
                "width": 8
              }
            }
          }
        },
        "AIPS0": {
          "instances": [
            {
              "name": "AIPS0",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRC": {
              "offset": "0x28",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL5": {
                "bit": 8,
                "description": "Master privilege level"
              },
              "MTW5": {
                "bit": 9,
                "description": "Master trusted for writes"
              },
              "MTR5": {
                "bit": 10,
                "description": "Master trusted for read"
              },
              "MPL4": {
                "bit": 12,
                "description": "Master privilege level"
              },
              "MTW4": {
                "bit": 13,
                "description": "Master trusted for writes"
              },
              "MTR4": {
                "bit": 14,
                "description": "Master trusted for read"
              },
              "MPL3": {
                "bit": 16,
                "description": "Master privilege level"
              },
              "MTW3": {
                "bit": 17,
                "description": "Master trusted for writes"
              },
              "MTR3": {
                "bit": 18,
                "description": "Master trusted for read"
              },
              "MPL2": {
                "bit": 20,
                "description": "Master privilege level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master trusted for writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master trusted for read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master privilege level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master trusted for writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master trusted for read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master privilege level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master trusted for writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master trusted for read"
              }
            },
            "PACRA": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRB": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRC": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRD": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRE": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRF": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRG": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRH": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRI": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRJ": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRK": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRL": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRM": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRN": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRO": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRP": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            }
          }
        },
        "AIPS1": {
          "instances": [
            {
              "name": "AIPS1",
              "base": "0x40080000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRC": {
              "offset": "0x28",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL5": {
                "bit": 8,
                "description": "Master privilege level"
              },
              "MTW5": {
                "bit": 9,
                "description": "Master trusted for writes"
              },
              "MTR5": {
                "bit": 10,
                "description": "Master trusted for read"
              },
              "MPL4": {
                "bit": 12,
                "description": "Master privilege level"
              },
              "MTW4": {
                "bit": 13,
                "description": "Master trusted for writes"
              },
              "MTR4": {
                "bit": 14,
                "description": "Master trusted for read"
              },
              "MPL3": {
                "bit": 16,
                "description": "Master privilege level"
              },
              "MTW3": {
                "bit": 17,
                "description": "Master trusted for writes"
              },
              "MTR3": {
                "bit": 18,
                "description": "Master trusted for read"
              },
              "MPL2": {
                "bit": 20,
                "description": "Master privilege level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master trusted for writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master trusted for read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master privilege level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master trusted for writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master trusted for read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master privilege level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master trusted for writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master trusted for read"
              }
            },
            "PACRA": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRB": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRC": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRD": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRE": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRF": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRG": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRH": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRI": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRJ": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRK": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRL": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRM": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRN": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRO": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRP": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            }
          }
        },
        "AXBS": {
          "instances": [
            {
              "name": "AXBS",
              "base": "0x40004000"
            }
          ],
          "registers": {
            "PRS%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Priority Registers Slave"
            },
            "CRS%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "MGPCR%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Master General Purpose Control Register"
            }
          },
          "bits": {
            "PRS%s": {
              "M0": {
                "bit": 0,
                "description": "Master 0 priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M1": {
                "bit": 4,
                "description": "Master 1 priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M2": {
                "bit": 8,
                "description": "Master 2 priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M3": {
                "bit": 12,
                "description": "Master 3 priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M4": {
                "bit": 16,
                "description": "Master 4 priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M5": {
                "bit": 20,
                "description": "Master 5 priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              }
            },
            "CRS%s": {
              "PARK": {
                "bit": 0,
                "description": "Park",
                "width": 3
              },
              "PCTL": {
                "bit": 4,
                "description": "Parking control",
                "width": 2
              },
              "ARB": {
                "bit": 8,
                "description": "Arbitration mode",
                "width": 2
              },
              "HLP": {
                "bit": 30,
                "description": "Halt low priority"
              },
              "RO": {
                "bit": 31,
                "description": "Read only"
              }
            },
            "MGPCR%s": {
              "AULB": {
                "bit": 0,
                "description": "Arbitrates on undefined length bursts",
                "width": 3
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "DCHPRI%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Disabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Cancelled Channel Number",
                "width": 4
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Cancelled"
              },
              "VLD": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              },
              "ERQ8": {
                "bit": 8,
                "description": "Enable DMA Request 8"
              },
              "ERQ9": {
                "bit": 9,
                "description": "Enable DMA Request 9"
              },
              "ERQ10": {
                "bit": 10,
                "description": "Enable DMA Request 10"
              },
              "ERQ11": {
                "bit": 11,
                "description": "Enable DMA Request 11"
              },
              "ERQ12": {
                "bit": 12,
                "description": "Enable DMA Request 12"
              },
              "ERQ13": {
                "bit": 13,
                "description": "Enable DMA Request 13"
              },
              "ERQ14": {
                "bit": 14,
                "description": "Enable DMA Request 14"
              },
              "ERQ15": {
                "bit": 15,
                "description": "Enable DMA Request 15"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              },
              "EEI8": {
                "bit": 8,
                "description": "Enable Error Interrupt 8"
              },
              "EEI9": {
                "bit": 9,
                "description": "Enable Error Interrupt 9"
              },
              "EEI10": {
                "bit": 10,
                "description": "Enable Error Interrupt 10"
              },
              "EEI11": {
                "bit": 11,
                "description": "Enable Error Interrupt 11"
              },
              "EEI12": {
                "bit": 12,
                "description": "Enable Error Interrupt 12"
              },
              "EEI13": {
                "bit": 13,
                "description": "Enable Error Interrupt 13"
              },
              "EEI14": {
                "bit": 14,
                "description": "Enable Error Interrupt 14"
              },
              "EEI15": {
                "bit": 15,
                "description": "Enable Error Interrupt 15"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 4
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 4
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 4
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set enable request",
                "width": 4
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 4
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 4
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 4
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 4
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              },
              "INT8": {
                "bit": 8,
                "description": "Interrupt Request 8"
              },
              "INT9": {
                "bit": 9,
                "description": "Interrupt Request 9"
              },
              "INT10": {
                "bit": 10,
                "description": "Interrupt Request 10"
              },
              "INT11": {
                "bit": 11,
                "description": "Interrupt Request 11"
              },
              "INT12": {
                "bit": 12,
                "description": "Interrupt Request 12"
              },
              "INT13": {
                "bit": 13,
                "description": "Interrupt Request 13"
              },
              "INT14": {
                "bit": 14,
                "description": "Interrupt Request 14"
              },
              "INT15": {
                "bit": 15,
                "description": "Interrupt Request 15"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              },
              "ERR8": {
                "bit": 8,
                "description": "Error In Channel 8"
              },
              "ERR9": {
                "bit": 9,
                "description": "Error In Channel 9"
              },
              "ERR10": {
                "bit": 10,
                "description": "Error In Channel 10"
              },
              "ERR11": {
                "bit": 11,
                "description": "Error In Channel 11"
              },
              "ERR12": {
                "bit": 12,
                "description": "Error In Channel 12"
              },
              "ERR13": {
                "bit": 13,
                "description": "Error In Channel 13"
              },
              "ERR14": {
                "bit": 14,
                "description": "Error In Channel 14"
              },
              "ERR15": {
                "bit": 15,
                "description": "Error In Channel 15"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              },
              "HRS8": {
                "bit": 8,
                "description": "Hardware Request Status Channel 8"
              },
              "HRS9": {
                "bit": 9,
                "description": "Hardware Request Status Channel 9"
              },
              "HRS10": {
                "bit": 10,
                "description": "Hardware Request Status Channel 10"
              },
              "HRS11": {
                "bit": 11,
                "description": "Hardware Request Status Channel 11"
              },
              "HRS12": {
                "bit": 12,
                "description": "Hardware Request Status Channel 12"
              },
              "HRS13": {
                "bit": 13,
                "description": "Hardware Request Status Channel 13"
              },
              "HRS14": {
                "bit": 14,
                "description": "Hardware Request Status Channel 14"
              },
              "HRS15": {
                "bit": 15,
                "description": "Hardware Request Status Channel 15"
              }
            },
            "DCHPRI%s": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination Data Transfer Size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo.",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes"
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "FB": {
          "instances": [
            {
              "name": "FB",
              "base": "0x4000C000"
            }
          ],
          "registers": {
            "CSAR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Chip select address register"
            },
            "CSMR%s": {
              "offset": "0x04",
              "size": 32,
              "description": "Chip select mask register"
            },
            "CSCR%s": {
              "offset": "0x08",
              "size": 32,
              "description": "Chip select control register"
            },
            "CSPMCR": {
              "offset": "0x60",
              "size": 32,
              "description": "Chip select port multiplexing control register"
            }
          },
          "bits": {
            "CSAR%s": {
              "BA": {
                "bit": 16,
                "description": "Base address",
                "width": 16
              }
            },
            "CSMR%s": {
              "V": {
                "bit": 0,
                "description": "Valid"
              },
              "WP": {
                "bit": 8,
                "description": "Write protect"
              },
              "BAM": {
                "bit": 16,
                "description": "Base address mask",
                "width": 16
              }
            },
            "CSCR%s": {
              "BSTW": {
                "bit": 3,
                "description": "Burst-write enable"
              },
              "BSTR": {
                "bit": 4,
                "description": "Burst-read enable"
              },
              "BEM": {
                "bit": 5,
                "description": "Byte-enable mode"
              },
              "PS": {
                "bit": 6,
                "description": "Port size",
                "width": 2
              },
              "AA": {
                "bit": 8,
                "description": "Auto-acknowledge enable"
              },
              "BLS": {
                "bit": 9,
                "description": "Byte-lane shift"
              },
              "WS": {
                "bit": 10,
                "description": "Wait states",
                "width": 6
              },
              "WRAH": {
                "bit": 16,
                "description": "Write address hold or deselect",
                "width": 2
              },
              "RDAH": {
                "bit": 18,
                "description": "Read address hold or deselect",
                "width": 2
              },
              "ASET": {
                "bit": 20,
                "description": "Address setup",
                "width": 2
              },
              "EXTS": {
                "bit": 22,
                "description": "no description available"
              },
              "SWSEN": {
                "bit": 23,
                "description": "Secondary wait state enable"
              },
              "SWS": {
                "bit": 26,
                "description": "Secondary wait states",
                "width": 6
              }
            },
            "CSPMCR": {
              "GROUP5": {
                "bit": 12,
                "description": "FlexBus signal group 5 multiplex control",
                "width": 4
              },
              "GROUP4": {
                "bit": 16,
                "description": "FlexBus signal group 4 multiplex control",
                "width": 4
              },
              "GROUP3": {
                "bit": 20,
                "description": "FlexBus signal group 3 multiplex control",
                "width": 4
              },
              "GROUP2": {
                "bit": 24,
                "description": "FlexBus signal group 2 multiplex control",
                "width": 4
              },
              "GROUP1": {
                "bit": 28,
                "description": "FlexBus signal group 1 multiplex control",
                "width": 4
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0x4000D000"
            }
          ],
          "registers": {
            "CESR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control/Error Status Register"
            },
            "EAR%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Error Address Register, Slave Port n"
            },
            "EDR%s": {
              "offset": "0x14",
              "size": 32,
              "description": "Error Detail Register, Slave Port n"
            },
            "RGD%s_WORD0": {
              "offset": "0x400",
              "size": 32,
              "description": "Region Descriptor n, Word 0"
            },
            "RGD%s_WORD1": {
              "offset": "0x404",
              "size": 32,
              "description": "Region Descriptor n, Word 1"
            },
            "RGD%s_WORD2": {
              "offset": "0x408",
              "size": 32,
              "description": "Region Descriptor n, Word 2"
            },
            "RGD%s_WORD3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Region Descriptor n, Word 3"
            },
            "RGDAAC%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Region Descriptor Alternate Access Control n"
            }
          },
          "bits": {
            "CESR": {
              "VLD": {
                "bit": 0,
                "description": "Valid (global enable/disable for the MPU)"
              },
              "NRGD": {
                "bit": 8,
                "description": "Number of region descriptors",
                "width": 4
              },
              "NSP": {
                "bit": 12,
                "description": "Number of slave ports",
                "width": 4
              },
              "HRL": {
                "bit": 16,
                "description": "Hardware revision level",
                "width": 4
              },
              "SPERR": {
                "bit": 27,
                "description": "Slave port n error",
                "width": 5
              }
            },
            "EAR%s": {
              "EADDR": {
                "bit": 0,
                "description": "Error address",
                "width": 32
              }
            },
            "EDR%s": {
              "ERW": {
                "bit": 0,
                "description": "Error read/write"
              },
              "EATTR": {
                "bit": 1,
                "description": "Error attributes",
                "width": 3
              },
              "EMN": {
                "bit": 4,
                "description": "Error master number",
                "width": 4
              },
              "EACD": {
                "bit": 16,
                "description": "Error access control detail",
                "width": 16
              }
            },
            "RGD%s_WORD0": {
              "SRTADDR": {
                "bit": 5,
                "description": "Start address",
                "width": 27
              }
            },
            "RGD%s_WORD1": {
              "ENDADDR": {
                "bit": 5,
                "description": "End address",
                "width": 27
              }
            },
            "RGD%s_WORD2": {
              "M0UM": {
                "bit": 0,
                "description": "Bus master 0 user mode access control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus master 0 supervisor mode access control",
                "width": 2
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus master 1 user mode access control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus master 1 supervisor mode access control",
                "width": 2
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus master 2 user mode access control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus master 2 supervisor mode access control",
                "width": 2
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus master 3 user mode access control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus master 3 supervisor mode access control",
                "width": 2
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus master 4 write enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus master 4 read enable."
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus master 5 write enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus master 5 read enable."
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus master 6 write enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus master 6 read enable."
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus master 7 write enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus master 7 read enable."
              }
            },
            "RGD%s_WORD3": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              }
            },
            "RGDAAC%s": {
              "M0UM": {
                "bit": 0,
                "description": "Bus master 0 user mode access control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus master 0 supervisor mode access control",
                "width": 2
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus master 1 user mode access control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus master 1 supervisor mode access control",
                "width": 2
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus master 2 user mode access control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus master 2 supervisor mode access control",
                "width": 2
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus master 3 user mode access control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus master 3 supervisor mode access control",
                "width": 2
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus master 4 write enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus master 4 read enable."
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus master 5 write enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus master 5 read enable."
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus master 6 write enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus master 6 read enable."
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus master 7 write enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus master 7 read enable."
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x4001F000"
            }
          ],
          "registers": {
            "PFAPR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Access Protection Register"
            },
            "PFB0CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Bank 0 Control Register"
            },
            "PFB1CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash Bank 1 Control Register"
            },
            "TAGVDW0S%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW1S%s": {
              "offset": "0x120",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW2S%s": {
              "offset": "0x140",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW3S%s": {
              "offset": "0x160",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "DATAW0S%sU": {
              "offset": "0x200",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW0S%sL": {
              "offset": "0x204",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            },
            "DATAW1S%sU": {
              "offset": "0x240",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW1S%sL": {
              "offset": "0x244",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            },
            "DATAW2S%sU": {
              "offset": "0x280",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW2S%sL": {
              "offset": "0x284",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            },
            "DATAW3S%sU": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW3S%sL": {
              "offset": "0x2C4",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            }
          },
          "bits": {
            "PFAPR": {
              "M0AP": {
                "bit": 0,
                "description": "Master 0 Access Protection",
                "width": 2
              },
              "M1AP": {
                "bit": 2,
                "description": "Master 1 Access Protection",
                "width": 2
              },
              "M2AP": {
                "bit": 4,
                "description": "Master 2 Access Protection",
                "width": 2
              },
              "M3AP": {
                "bit": 6,
                "description": "Master 3 Access Protection",
                "width": 2
              },
              "M4AP": {
                "bit": 8,
                "description": "Master 4 Access Protection",
                "width": 2
              },
              "M5AP": {
                "bit": 10,
                "description": "Master 5 Access Protection",
                "width": 2
              },
              "M6AP": {
                "bit": 12,
                "description": "Master 6 Access Protection",
                "width": 2
              },
              "M7AP": {
                "bit": 14,
                "description": "Master 7 Access Protection",
                "width": 2
              },
              "M0PFD": {
                "bit": 16,
                "description": "Master 0 Prefetch Disable"
              },
              "M1PFD": {
                "bit": 17,
                "description": "Master 1 Prefetch Disable"
              },
              "M2PFD": {
                "bit": 18,
                "description": "Master 2 Prefetch Disable"
              },
              "M3PFD": {
                "bit": 19,
                "description": "Master 3 Prefetch Disable"
              },
              "M4PFD": {
                "bit": 20,
                "description": "Master 4 Prefetch Disable"
              },
              "M5PFD": {
                "bit": 21,
                "description": "Master 5 Prefetch Disable"
              },
              "M6PFD": {
                "bit": 22,
                "description": "Master 6 Prefetch Disable"
              },
              "M7PFD": {
                "bit": 23,
                "description": "Master 7 Prefetch Disable"
              }
            },
            "PFB0CR": {
              "B0SEBE": {
                "bit": 0,
                "description": "Bank 0 Single Entry Buffer Enable"
              },
              "B0IPE": {
                "bit": 1,
                "description": "Bank 0 Instruction Prefetch Enable"
              },
              "B0DPE": {
                "bit": 2,
                "description": "Bank 0 Data Prefetch Enable"
              },
              "B0ICE": {
                "bit": 3,
                "description": "Bank 0 Instruction Cache Enable"
              },
              "B0DCE": {
                "bit": 4,
                "description": "Bank 0 Data Cache Enable"
              },
              "CRC": {
                "bit": 5,
                "description": "Cache Replacement Control",
                "width": 3
              },
              "B0MW": {
                "bit": 17,
                "description": "Bank 0 Memory Width",
                "width": 2
              },
              "S_B_INV": {
                "bit": 19,
                "description": "Invalidate Prefetch Speculation Buffer"
              },
              "CINV_WAY": {
                "bit": 20,
                "description": "Cache Invalidate Way x",
                "width": 4
              },
              "CLCK_WAY": {
                "bit": 24,
                "description": "Cache Lock Way x",
                "width": 4
              },
              "B0RWSC": {
                "bit": 28,
                "description": "Bank 0 Read Wait State Control",
                "width": 4
              }
            },
            "PFB1CR": {
              "B1SEBE": {
                "bit": 0,
                "description": "Bank 1 Single Entry Buffer Enable"
              },
              "B1IPE": {
                "bit": 1,
                "description": "Bank 1 Instruction Prefetch Enable"
              },
              "B1DPE": {
                "bit": 2,
                "description": "Bank 1 Data Prefetch Enable"
              },
              "B1ICE": {
                "bit": 3,
                "description": "Bank 1 Instruction Cache Enable"
              },
              "B1DCE": {
                "bit": 4,
                "description": "Bank 1 Data Cache Enable"
              },
              "B1MW": {
                "bit": 17,
                "description": "Bank 1 Memory Width",
                "width": 2
              },
              "B1RWSC": {
                "bit": 28,
                "description": "Bank 1 Read Wait State Control",
                "width": 4
              }
            },
            "TAGVDW0S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 13
              }
            },
            "TAGVDW1S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 13
              }
            },
            "TAGVDW2S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 13
              }
            },
            "TAGVDW3S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 13
              }
            },
            "DATAW0S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            }
          }
        },
        "FTFL": {
          "instances": [
            {
              "name": "FTFL",
              "base": "0x40020000",
              "irq": 18
            }
          ],
          "registers": {
            "FSTAT": {
              "offset": "0x00",
              "size": 8,
              "description": "Flash Status Register"
            },
            "FCNFG": {
              "offset": "0x01",
              "size": 8,
              "description": "Flash Configuration Register"
            },
            "FSEC": {
              "offset": "0x02",
              "size": 8,
              "description": "Flash Security Register"
            },
            "FOPT": {
              "offset": "0x03",
              "size": 8,
              "description": "Flash Option Register"
            },
            "FCCOB%s": {
              "offset": "0x04",
              "size": 8,
              "description": "Flash Common Command Object Registers"
            },
            "FPROT%s": {
              "offset": "0x10",
              "size": 8,
              "description": "Program Flash Protection Registers"
            },
            "FEPROT": {
              "offset": "0x16",
              "size": 8,
              "description": "EEPROM Protection Register"
            },
            "FDPROT": {
              "offset": "0x17",
              "size": 8,
              "description": "Data Flash Protection Register"
            }
          },
          "bits": {
            "FSTAT": {
              "MGSTAT0": {
                "bit": 0,
                "description": "Memory Controller Command Completion Status Flag"
              },
              "FPVIOL": {
                "bit": 4,
                "description": "Flash Protection Violation Flag"
              },
              "ACCERR": {
                "bit": 5,
                "description": "Flash Access Error Flag"
              },
              "RDCOLERR": {
                "bit": 6,
                "description": "FTFL Read Collision Error Flag"
              },
              "CCIF": {
                "bit": 7,
                "description": "Command Complete Interrupt Flag"
              }
            },
            "FCNFG": {
              "EEERDY": {
                "bit": 0,
                "description": "no description available"
              },
              "RAMRDY": {
                "bit": 1,
                "description": "RAM Ready"
              },
              "PFLSH": {
                "bit": 2,
                "description": "FTFL configuration"
              },
              "SWAP": {
                "bit": 3,
                "description": "Swap"
              },
              "ERSSUSP": {
                "bit": 4,
                "description": "Erase Suspend"
              },
              "ERSAREQ": {
                "bit": 5,
                "description": "Erase All Request"
              },
              "RDCOLLIE": {
                "bit": 6,
                "description": "Read Collision Error Interrupt Enable"
              },
              "CCIE": {
                "bit": 7,
                "description": "Command Complete Interrupt Enable"
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "Mass Erase Enable Bits",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "OPT": {
                "bit": 0,
                "description": "Nonvolatile Option",
                "width": 8
              }
            },
            "FCCOB%s": {
              "CCOBn": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FPROT%s": {
              "PROT": {
                "bit": 0,
                "description": "Program Flash Region Protect",
                "width": 8
              }
            },
            "FEPROT": {
              "EPROT": {
                "bit": 0,
                "description": "EEPROM Region Protect",
                "width": 8
              }
            },
            "FDPROT": {
              "DPROT": {
                "bit": 0,
                "description": "Data Flash Region Protect",
                "width": 8
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x4002C000",
              "irq": 26
            },
            {
              "name": "SPI1",
              "base": "0x4002D000",
              "irq": 27
            },
            {
              "name": "SPI2",
              "base": "0x400AC000",
              "irq": 28
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "DSPI Module Configuration Register"
            },
            "TCR": {
              "offset": "0x08",
              "size": 32,
              "description": "DSPI Transfer Count Register"
            },
            "CTAR%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "DSPI Clock and Transfer Attributes Register (In Master Mode)"
            },
            "CTAR_SLAVE": {
              "offset": "0x0C",
              "size": 32,
              "description": "DSPI Clock and Transfer Attributes Register (In Slave Mode)"
            },
            "SR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DSPI Status Register"
            },
            "RSER": {
              "offset": "0x30",
              "size": 32,
              "description": "DSPI DMA/Interrupt Request Select and Enable Register"
            },
            "PUSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "DSPI PUSH TX FIFO Register In Master Mode"
            },
            "PUSHR_SLAVE": {
              "offset": "0x34",
              "size": 32,
              "description": "DSPI PUSH TX FIFO Register In Slave Mode"
            },
            "POPR": {
              "offset": "0x38",
              "size": 32,
              "description": "DSPI POP RX FIFO Register"
            },
            "TXFR%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "DSPI Transmit FIFO Registers"
            },
            "RXFR%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "DSPI Receive FIFO Registers"
            }
          },
          "bits": {
            "MCR": {
              "HALT": {
                "bit": 0,
                "description": "Halt"
              },
              "SMPL_PT": {
                "bit": 8,
                "description": "Sample Point",
                "width": 2
              },
              "CLR_RXF": {
                "bit": 10,
                "description": "no description available"
              },
              "CLR_TXF": {
                "bit": 11,
                "description": "Clear TX FIFO"
              },
              "DIS_RXF": {
                "bit": 12,
                "description": "Disable Receive FIFO"
              },
              "DIS_TXF": {
                "bit": 13,
                "description": "Disable Transmit FIFO"
              },
              "MDIS": {
                "bit": 14,
                "description": "Module Disable"
              },
              "DOZE": {
                "bit": 15,
                "description": "Doze Enable"
              },
              "PCSIS": {
                "bit": 16,
                "description": "Peripheral Chip Select x Inactive State",
                "width": 6
              },
              "ROOE": {
                "bit": 24,
                "description": "Receive FIFO Overflow Overwrite Enable"
              },
              "PCSSE": {
                "bit": 25,
                "description": "Peripheral Chip Select Strobe Enable"
              },
              "MTFE": {
                "bit": 26,
                "description": "Modified Timing Format Enable"
              },
              "FRZ": {
                "bit": 27,
                "description": "Freeze"
              },
              "DCONF": {
                "bit": 28,
                "description": "DSPI Configuration",
                "width": 2
              },
              "CONT_SCKE": {
                "bit": 30,
                "description": "Continuous SCK Enable"
              },
              "MSTR": {
                "bit": 31,
                "description": "Master/Slave Mode Select"
              }
            },
            "TCR": {
              "SPI_TCNT": {
                "bit": 16,
                "description": "SPI Transfer Counter",
                "width": 16
              }
            },
            "CTAR%s": {
              "BR": {
                "bit": 0,
                "description": "Baud Rate Scaler",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Delay After Transfer Scaler",
                "width": 4
              },
              "ASC": {
                "bit": 8,
                "description": "After SCK Delay Scaler",
                "width": 4
              },
              "CSSCK": {
                "bit": 12,
                "description": "PCS to SCK Delay Scaler",
                "width": 4
              },
              "PBR": {
                "bit": 16,
                "description": "Baud Rate Prescaler",
                "width": 2
              },
              "PDT": {
                "bit": 18,
                "description": "Delay after Transfer Prescaler",
                "width": 2
              },
              "PASC": {
                "bit": 20,
                "description": "After SCK Delay Prescaler",
                "width": 2
              },
              "PCSSCK": {
                "bit": 22,
                "description": "PCS to SCK Delay Prescaler",
                "width": 2
              },
              "LSBFE": {
                "bit": 24,
                "description": "LBS First"
              },
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              },
              "DBR": {
                "bit": 31,
                "description": "Double Baud Rate"
              }
            },
            "CTAR_SLAVE": {
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 5
              }
            },
            "SR": {
              "POPNXTPTR": {
                "bit": 0,
                "description": "Pop Next Pointer",
                "width": 4
              },
              "RXCTR": {
                "bit": 4,
                "description": "RX FIFO Counter",
                "width": 4
              },
              "TXNXTPTR": {
                "bit": 8,
                "description": "Transmit Next Pointer",
                "width": 4
              },
              "TXCTR": {
                "bit": 12,
                "description": "TX FIFO Counter",
                "width": 4
              },
              "RFDF": {
                "bit": 17,
                "description": "Receive FIFO Drain Flag"
              },
              "RFOF": {
                "bit": 19,
                "description": "Receive FIFO Overflow Flag"
              },
              "TFFF": {
                "bit": 25,
                "description": "Transmit FIFO Fill Flag"
              },
              "TFUF": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Flag"
              },
              "EOQF": {
                "bit": 28,
                "description": "End of Queue Flag"
              },
              "TXRXS": {
                "bit": 30,
                "description": "TX and RX Status"
              },
              "TCF": {
                "bit": 31,
                "description": "Transfer Complete Flag"
              }
            },
            "RSER": {
              "RFDF_DIRS": {
                "bit": 16,
                "description": "Receive FIFO Drain DMA or Interrupt Request Select."
              },
              "RFDF_RE": {
                "bit": 17,
                "description": "Receive FIFO Drain Request Enable"
              },
              "RFOF_RE": {
                "bit": 19,
                "description": "Receive FIFO Overflow Request Enable"
              },
              "TFFF_DIRS": {
                "bit": 24,
                "description": "Transmit FIFO Fill DMA or Interrupt Request Select"
              },
              "TFFF_RE": {
                "bit": 25,
                "description": "Transmit FIFO Fill Request Enable"
              },
              "TFUF_RE": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Request Enable"
              },
              "EOQF_RE": {
                "bit": 28,
                "description": "DSPI Finished Request Enable"
              },
              "TCF_RE": {
                "bit": 31,
                "description": "Transmission Complete Request Enable"
              }
            },
            "PUSHR": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "PCS": {
                "bit": 16,
                "description": "no description available",
                "width": 6
              },
              "CTCNT": {
                "bit": 26,
                "description": "Clear Transfer Counter."
              },
              "EOQ": {
                "bit": 27,
                "description": "End Of Queue"
              },
              "CTAS": {
                "bit": 28,
                "description": "Clock and Transfer Attributes Select.",
                "width": 3
              },
              "CONT": {
                "bit": 31,
                "description": "Continuous Peripheral Chip Select Enable"
              }
            },
            "PUSHR_SLAVE": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 32
              }
            },
            "POPR": {
              "RXDATA": {
                "bit": 0,
                "description": "Received Data",
                "width": 32
              }
            },
            "TXFR%s": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "TXCMD_TXDATA": {
                "bit": 16,
                "description": "Transmit Command or Transmit Data",
                "width": 16
              }
            },
            "RXFR%s": {
              "RXDATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x4002F000",
              "irq": 79
            }
          ],
          "registers": {
            "TX0": {
              "offset": "0x00",
              "size": 32,
              "description": "I2S Transmit Data Registers 0"
            },
            "TX1": {
              "offset": "0x04",
              "size": 32,
              "description": "I2S Transmit Data Registers 1"
            },
            "RX0": {
              "offset": "0x08",
              "size": 32,
              "description": "I2S Receive Data Registers 0"
            },
            "RX1": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2S Receive Data Registers 1"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "I2S Control Register"
            },
            "ISR": {
              "offset": "0x14",
              "size": 32,
              "description": "I2S Interrupt Status Register"
            },
            "IER": {
              "offset": "0x18",
              "size": 32,
              "description": "I2S Interrupt Enable Register"
            },
            "TCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S Transmit Configuration Register"
            },
            "RCR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S Receive Configuration Register"
            },
            "TCCR": {
              "offset": "0x24",
              "size": 32,
              "description": "I2S Transmit Clock Control Registers"
            },
            "RCCR": {
              "offset": "0x28",
              "size": 32,
              "description": "I2S Receive Clock Control Registers"
            },
            "FCSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2S FIFO Control/Status Register"
            },
            "ACNT": {
              "offset": "0x38",
              "size": 32,
              "description": "I2S AC97 Control Register"
            },
            "ACADD": {
              "offset": "0x3C",
              "size": 32,
              "description": "I2S AC97 Command Address Register"
            },
            "ACDAT": {
              "offset": "0x40",
              "size": 32,
              "description": "I2S AC97 Command Data Register"
            },
            "ATAG": {
              "offset": "0x44",
              "size": 32,
              "description": "I2S AC97 Tag Register"
            },
            "TMSK": {
              "offset": "0x48",
              "size": 32,
              "description": "I2S Transmit Time Slot Mask Register"
            },
            "RMSK": {
              "offset": "0x4C",
              "size": 32,
              "description": "I2S Receive Time Slot Mask Register"
            },
            "ACCST": {
              "offset": "0x50",
              "size": 32,
              "description": "I2S AC97 Channel Status Register"
            },
            "ACCEN": {
              "offset": "0x54",
              "size": 32,
              "description": "I2S AC97 Channel Enable Register"
            },
            "ACCDIS": {
              "offset": "0x58",
              "size": 32,
              "description": "I2S AC97 Channel Disable Register"
            }
          },
          "bits": {
            "TX0": {
              "TX0": {
                "bit": 0,
                "description": "I2S transmit data",
                "width": 32
              }
            },
            "TX1": {
              "TX1": {
                "bit": 0,
                "description": "I2S transmit data",
                "width": 32
              }
            },
            "RX0": {
              "RX0": {
                "bit": 0,
                "description": "I2S Receive Data",
                "width": 32
              }
            },
            "RX1": {
              "RX1": {
                "bit": 0,
                "description": "I2S Receive Data",
                "width": 32
              }
            },
            "CR": {
              "I2SEN": {
                "bit": 0,
                "description": "I2S Enable."
              },
              "TE": {
                "bit": 1,
                "description": "Transmit Enable."
              },
              "RE": {
                "bit": 2,
                "description": "Receive Enable."
              },
              "NET": {
                "bit": 3,
                "description": "Network Mode."
              },
              "SYN": {
                "bit": 4,
                "description": "Synchronous Mode."
              },
              "I2SMODE": {
                "bit": 5,
                "description": "I2S Mode Select",
                "width": 2
              },
              "SYSCLKEN": {
                "bit": 7,
                "description": "System Clock (Oversampling Clock) Enable."
              },
              "TCHEN": {
                "bit": 8,
                "description": "Two-Channel Operation Enable."
              },
              "CLKIST": {
                "bit": 9,
                "description": "Clock Idle State."
              },
              "TFRCLKDIS": {
                "bit": 10,
                "description": "Transmit Frame Clock Disable."
              },
              "RFRCLKDIS": {
                "bit": 11,
                "description": "Receive Frame Clock Disable."
              },
              "SYNCTXFS": {
                "bit": 12,
                "description": "no description available"
              }
            },
            "ISR": {
              "TFE0": {
                "bit": 0,
                "description": "Transmit FIFO Empty 0."
              },
              "TFE1": {
                "bit": 1,
                "description": "Transmit FIFO Empty 1."
              },
              "RFF0": {
                "bit": 2,
                "description": "Receive FIFO Full 0."
              },
              "RFF1": {
                "bit": 3,
                "description": "Receive FIFO Full 1."
              },
              "RLS": {
                "bit": 4,
                "description": "Receive Last Time Slot."
              },
              "TLS": {
                "bit": 5,
                "description": "Transmit Last Time Slot."
              },
              "RFS": {
                "bit": 6,
                "description": "Receive Frame Sync."
              },
              "TFS": {
                "bit": 7,
                "description": "Transmit Frame Sync."
              },
              "TUE0": {
                "bit": 8,
                "description": "Transmitter Underrun Error 1."
              },
              "TUE1": {
                "bit": 9,
                "description": "Transmitter Underrun Error 1."
              },
              "ROE0": {
                "bit": 10,
                "description": "Receiver Overrun Error 0."
              },
              "ROE1": {
                "bit": 11,
                "description": "Receiver Overrun Error 1."
              },
              "TDE0": {
                "bit": 12,
                "description": "Transmit Data Register Empty 0."
              },
              "TDE1": {
                "bit": 13,
                "description": "Transmit Data Register Empty 1."
              },
              "RDR0": {
                "bit": 14,
                "description": "Receive Data Ready 0."
              },
              "RDR1": {
                "bit": 15,
                "description": "Receive Data Ready 1."
              },
              "RXT": {
                "bit": 16,
                "description": "Receive Tag Updated."
              },
              "CMDDU": {
                "bit": 17,
                "description": "Command Data Register Updated."
              },
              "CMDAU": {
                "bit": 18,
                "description": "Command Address Register Updated."
              },
              "TRFC": {
                "bit": 23,
                "description": "Transmit Frame Complete."
              },
              "RFRC": {
                "bit": 24,
                "description": "Receive Frame Complete."
              }
            },
            "IER": {
              "TFE0EN": {
                "bit": 0,
                "description": "Enable Bit."
              },
              "TFE1EN": {
                "bit": 1,
                "description": "Enable Bit."
              },
              "RFF0EN": {
                "bit": 2,
                "description": "Enable Bit."
              },
              "RFF1EN": {
                "bit": 3,
                "description": "Enable Bit."
              },
              "RLSEN": {
                "bit": 4,
                "description": "Enable Bit."
              },
              "TLSEN": {
                "bit": 5,
                "description": "Enable Bit."
              },
              "RFSEN": {
                "bit": 6,
                "description": "Enable Bit."
              },
              "TFSEN": {
                "bit": 7,
                "description": "Enable Bit."
              },
              "TUE0EN": {
                "bit": 8,
                "description": "Enable Bit."
              },
              "TUE1EN": {
                "bit": 9,
                "description": "Enable Bit."
              },
              "ROE0EN": {
                "bit": 10,
                "description": "Enable Bit."
              },
              "ROE1EN": {
                "bit": 11,
                "description": "Enable Bit."
              },
              "TDE0EN": {
                "bit": 12,
                "description": "Enable Bit."
              },
              "TDE1EN": {
                "bit": 13,
                "description": "Enable Bit."
              },
              "RDR0EN": {
                "bit": 14,
                "description": "Enable Bit."
              },
              "RDR1EN": {
                "bit": 15,
                "description": "Enable Bit."
              },
              "RXTEN": {
                "bit": 16,
                "description": "Enable Bit."
              },
              "CMDDUEN": {
                "bit": 17,
                "description": "Enable Bit."
              },
              "CMDAUEN": {
                "bit": 18,
                "description": "Enable Bit."
              },
              "TIE": {
                "bit": 19,
                "description": "Transmit Interrupt Enable."
              },
              "TDMAE": {
                "bit": 20,
                "description": "Transmit DMA Enable."
              },
              "RIE": {
                "bit": 21,
                "description": "Receive Interrupt Enable."
              },
              "RDMAE": {
                "bit": 22,
                "description": "Receive DMA Enable."
              },
              "TFRC_EN": {
                "bit": 23,
                "description": "Enable Bit."
              },
              "RFRC_EN": {
                "bit": 24,
                "description": "Enable Bit."
              }
            },
            "TCR": {
              "TEFS": {
                "bit": 0,
                "description": "Transmit Early Frame Sync."
              },
              "TFSL": {
                "bit": 1,
                "description": "Transmit Frame Sync Length."
              },
              "TFSI": {
                "bit": 2,
                "description": "Transmit Frame Sync Invert."
              },
              "TSCKP": {
                "bit": 3,
                "description": "Transmit Clock Polarity."
              },
              "TSHFD": {
                "bit": 4,
                "description": "Transmit Shift Direction."
              },
              "TXDIR": {
                "bit": 5,
                "description": "Transmit clock direction"
              },
              "TFDIR": {
                "bit": 6,
                "description": "Transmit Frame Direction."
              },
              "TFEN0": {
                "bit": 7,
                "description": "Transmit FIFO Enable 0."
              },
              "TFEN1": {
                "bit": 8,
                "description": "Transmit FIFO Enable 1."
              },
              "TXBIT0": {
                "bit": 9,
                "description": "Transmit Bit 0."
              }
            },
            "RCR": {
              "REFS": {
                "bit": 0,
                "description": "Receive Early Frame Sync."
              },
              "RFSL": {
                "bit": 1,
                "description": "Receive Frame Sync Length."
              },
              "RFSI": {
                "bit": 2,
                "description": "Receive Frame Sync Invert."
              },
              "RSCKP": {
                "bit": 3,
                "description": "Receive Clock Polarity."
              },
              "RSHFD": {
                "bit": 4,
                "description": "Receive Shift Direction."
              },
              "RXDIR": {
                "bit": 5,
                "description": "Receive Clock Direction."
              },
              "RFDIR": {
                "bit": 6,
                "description": "Receive Frame Direction."
              },
              "RFEN0": {
                "bit": 7,
                "description": "Receive FIFO Enable 0."
              },
              "RFEN1": {
                "bit": 8,
                "description": "Receive FIFO Enable 1."
              },
              "RXBIT0": {
                "bit": 9,
                "description": "Receive Bit 0."
              },
              "RXEXT": {
                "bit": 10,
                "description": "Receive Data Extension."
              }
            },
            "TCCR": {
              "PM": {
                "bit": 0,
                "description": "Prescaler Modulus Select.",
                "width": 8
              },
              "DC": {
                "bit": 8,
                "description": "Frame Rate Divider Control.",
                "width": 5
              },
              "WL": {
                "bit": 13,
                "description": "Word Length Control.",
                "width": 4
              },
              "PSR": {
                "bit": 17,
                "description": "Prescaler Range."
              },
              "DIV2": {
                "bit": 18,
                "description": "Divide By 2."
              }
            },
            "RCCR": {
              "PM": {
                "bit": 0,
                "description": "Prescaler Modulus Select.",
                "width": 8
              },
              "DC": {
                "bit": 8,
                "description": "Frame Rate Divider Control.",
                "width": 5
              },
              "WL": {
                "bit": 13,
                "description": "Word Length Control.",
                "width": 4
              },
              "PSR": {
                "bit": 17,
                "description": "Prescaler Range."
              },
              "DIV2": {
                "bit": 18,
                "description": "Divide By 2."
              }
            },
            "FCSR": {
              "TFWM0": {
                "bit": 0,
                "description": "Transmit FIFO Empty WaterMark 0.",
                "width": 4
              },
              "RFWM0": {
                "bit": 4,
                "description": "Receive FIFO Full WaterMark 0.",
                "width": 4
              },
              "TFCNT0": {
                "bit": 8,
                "description": "Transmit FIFO Counter 0.",
                "width": 4
              },
              "RFCNT0": {
                "bit": 12,
                "description": "Receive FIFO Counter 0.",
                "width": 4
              },
              "TFWM1": {
                "bit": 16,
                "description": "Transmit FIFO Empty WaterMark 1.",
                "width": 4
              },
              "RFWM1": {
                "bit": 20,
                "description": "Receive FIFO Full WaterMark 1.",
                "width": 4
              },
              "TFCNT1": {
                "bit": 24,
                "description": "Transmit FIFO Counter1.",
                "width": 4
              },
              "RFCNT1": {
                "bit": 28,
                "description": "Receive FIFO Counter1.",
                "width": 4
              }
            },
            "ACNT": {
              "AC97EN": {
                "bit": 0,
                "description": "AC97 Mode Enable."
              },
              "FV": {
                "bit": 1,
                "description": "Fixed/Variable Operation."
              },
              "TIF": {
                "bit": 2,
                "description": "Tag in FIFO."
              },
              "RD": {
                "bit": 3,
                "description": "Read Command."
              },
              "WR": {
                "bit": 4,
                "description": "Write Command."
              },
              "FRDIV": {
                "bit": 5,
                "description": "Frame Rate Divider.",
                "width": 6
              }
            },
            "ACADD": {
              "ACADD": {
                "bit": 0,
                "description": "AC97 Command Address.",
                "width": 19
              }
            },
            "ACDAT": {
              "ACDAT": {
                "bit": 0,
                "description": "AC97 Command Data.",
                "width": 20
              }
            },
            "ATAG": {
              "ATAG": {
                "bit": 0,
                "description": "AC97 Tag Value.",
                "width": 16
              }
            },
            "TMSK": {
              "TMSK": {
                "bit": 0,
                "description": "Transmit Mask.",
                "width": 32
              }
            },
            "RMSK": {
              "RMSK": {
                "bit": 0,
                "description": "Receive Mask.",
                "width": 32
              }
            },
            "ACCST": {
              "ACCST": {
                "bit": 0,
                "description": "AC97 Channel Status.",
                "width": 10
              }
            },
            "ACCEN": {
              "ACCEN": {
                "bit": 0,
                "description": "AC97 Channel Enable.",
                "width": 10
              }
            },
            "ACCDIS": {
              "ACCDIS": {
                "bit": 0,
                "description": "AC97 Channel Disable.",
                "width": 10
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40032000"
            }
          ],
          "registers": {
            "CRC": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data Register"
            },
            "CRCL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_CRCL register."
            },
            "CRCLL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_CRCLL register."
            },
            "CRCLU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_CRCLU register."
            },
            "CRCH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_CRCH register."
            },
            "CRCHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_CRCHL register."
            },
            "CRCHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_CRCHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial Register"
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control Register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "CRC": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "CRCL": {
              "CRCL": {
                "bit": 0,
                "description": "CRCL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "CRCLL": {
              "CRCLL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CRCLU": {
              "CRCLU": {
                "bit": 0,
                "description": "CRCLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CRCH": {
              "CRCH": {
                "bit": 0,
                "description": "CRCH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "CRCHL": {
              "CRCHL": {
                "bit": 0,
                "description": "CRCHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CRCHU": {
              "CRCHU": {
                "bit": 0,
                "description": "CRCHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low polynominal half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High polynominal half-word",
                "width": 16
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "TCRC": {
                "bit": 24,
                "description": "no description available"
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC data register as seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read of CRC data register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type of Transpose for Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type of Transpose for Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBDCD",
              "base": "0x40035000",
              "irq": 74
            },
            {
              "name": "USB0",
              "base": "0x40072000",
              "irq": 73
            }
          ],
          "registers": {
            "CONTROL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "CLOCK": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock Register"
            },
            "STATUS": {
              "offset": "0x08",
              "size": 32,
              "description": "Status Register"
            },
            "TIMER0": {
              "offset": "0x10",
              "size": 32,
              "description": "TIMER0 Register"
            },
            "TIMER1": {
              "offset": "0x14",
              "size": 32,
              "description": "no description available"
            },
            "TIMER2": {
              "offset": "0x18",
              "size": 32,
              "description": "no description available"
            }
          },
          "bits": {
            "CONTROL": {
              "IACK": {
                "bit": 0,
                "description": "Interrupt Acknowledge"
              },
              "IF": {
                "bit": 8,
                "description": "Interrupt Flag"
              },
              "IE": {
                "bit": 16,
                "description": "Interrupt Enable"
              },
              "START": {
                "bit": 24,
                "description": "Start Change Detection Sequence"
              },
              "SR": {
                "bit": 25,
                "description": "Software Reset"
              }
            },
            "CLOCK": {
              "CLOCK_UNIT": {
                "bit": 0,
                "description": "Unit of measurement encoding for Clock Speed"
              },
              "CLOCK_SPEED": {
                "bit": 2,
                "description": "Numerical Value of Clock Speed in Binary",
                "width": 10
              }
            },
            "STATUS": {
              "SEQ_RES": {
                "bit": 16,
                "description": "Charger Detection Sequence Results",
                "width": 2
              },
              "SEQ_STAT": {
                "bit": 18,
                "description": "Charger Detection Sequence Status",
                "width": 2
              },
              "ERR": {
                "bit": 20,
                "description": "Error Flag"
              },
              "TO": {
                "bit": 21,
                "description": "Timeout Flag"
              },
              "ACTIVE": {
                "bit": 22,
                "description": "Active Status Indicator"
              }
            },
            "TIMER0": {
              "TUNITCON": {
                "bit": 0,
                "description": "Unit Connection Timer Elapse (in ms)",
                "width": 12
              },
              "TSEQ_INIT": {
                "bit": 16,
                "description": "Sequence Initiation Time",
                "width": 10
              }
            },
            "TIMER1": {
              "TVDPSRC_ON": {
                "bit": 0,
                "description": "Time Period Comparator Enabled",
                "width": 10
              },
              "TDCD_DBNC": {
                "bit": 16,
                "description": "Time Period to Debounce D+ Signal",
                "width": 10
              }
            },
            "TIMER2": {
              "CHECK_DM": {
                "bit": 0,
                "description": "Time Before Check of D- Line",
                "width": 4
              },
              "TVDPSRC_CON": {
                "bit": 16,
                "description": "Time Period Before Enabling D+ Pullup",
                "width": 10
              }
            }
          }
        },
        "PDB0": {
          "instances": [
            {
              "name": "PDB0",
              "base": "0x40036000",
              "irq": 72
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control Register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus Register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter Register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay Register"
            },
            "CH%sC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control Register 1"
            },
            "CH%sS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status Register"
            },
            "CH%sDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 Register"
            },
            "CH%sDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 Register"
            },
            "DACINTC%s": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control Register"
            },
            "DACINT%s": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n Register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable Register"
            },
            "PODLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay Register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable."
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus.",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CH%sC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CH%sS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CH%sDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "DACINTC%s": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              }
            },
            "DACINT%s": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PODLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40037000",
              "irq": 68
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 85
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable"
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value Bits",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable Bit."
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable Bit."
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag."
              }
            }
          }
        },
        "FTM0": {
          "instances": [
            {
              "name": "FTM0",
              "base": "0x40038000",
              "irq": 62
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status and Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture and Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State for Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function for Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control and Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize the Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum loading point enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum loading point enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization by Synchronization (FTM Counter Synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels for n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement of Channel (n) for n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable for n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures for n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable for n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable for n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable for n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels for n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement of Channel (n) for n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable for n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures for n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable for n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable for n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable for n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels for n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement of Channel (n) for n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable for n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures for n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable for n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable for n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable for n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels for n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable for n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures for n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable for n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable for n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable for n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction in Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction in Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global time base enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global time base output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN register synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL register synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL register synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM1": {
          "instances": [
            {
              "name": "FTM1",
              "base": "0x40039000",
              "irq": 63
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status and Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture and Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State for Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function for Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control and Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize the Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum loading point enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum loading point enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization by Synchronization (FTM Counter Synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels for n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement of Channel (n) for n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable for n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures for n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable for n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable for n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable for n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels for n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement of Channel (n) for n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable for n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures for n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable for n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable for n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable for n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels for n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement of Channel (n) for n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable for n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures for n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable for n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable for n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable for n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels for n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable for n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures for n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable for n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable for n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable for n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction in Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction in Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global time base enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global time base output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN register synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL register synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL register synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM2": {
          "instances": [
            {
              "name": "FTM2",
              "base": "0x400B8000",
              "irq": 64
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status and Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture and Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State for Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function for Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control and Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize the Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum loading point enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum loading point enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization by Synchronization (FTM Counter Synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels for n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement of Channel (n) for n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable for n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures for n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable for n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable for n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable for n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels for n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement of Channel (n) for n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable for n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures for n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable for n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable for n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable for n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels for n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement of Channel (n) for n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable for n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures for n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable for n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable for n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable for n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels for n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable for n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures for n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable for n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable for n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable for n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction in Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction in Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global time base enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global time base output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN register synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL register synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL register synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 57
            },
            {
              "name": "ADC1",
              "base": "0x400BB000",
              "irq": 58
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC status and control registers 1"
            },
            "CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC configuration register 1"
            },
            "CFG2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Configuration register 2"
            },
            "R%s": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC data result register"
            },
            "CV%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Compare value registers"
            },
            "SC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Status and control register 2"
            },
            "SC3": {
              "offset": "0x24",
              "size": 32,
              "description": "Status and control register 3"
            },
            "OFS": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC offset correction register"
            },
            "PG": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC plus-side gain register"
            },
            "MG": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC minus-side gain register"
            },
            "CLPD": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLPS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLP4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLP3": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLP2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLP1": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "PGA": {
              "offset": "0x50",
              "size": 32,
              "description": "ADC PGA register"
            },
            "CLMD": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLMS": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLM4": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLM3": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLM2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLM1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLM0": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "DIFF": {
                "bit": 5,
                "description": "Differential mode enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion complete flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input clock select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample time configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock divide select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-power configuration"
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long sample time select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High speed configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous clock output enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux select"
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare value",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage reference selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare function range enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare function greater than enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare function enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion trigger select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware average select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware average enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous conversion enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration failed flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset error correction value",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-side gain",
                "width": 16
              }
            },
            "MG": {
              "MG": {
                "bit": 0,
                "description": "Minus-side gain",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "no description available",
                "width": 10
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "no description available",
                "width": 9
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "no description available",
                "width": 7
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              }
            },
            "PGA": {
              "PGAG": {
                "bit": 16,
                "description": "PGA gain setting",
                "width": 4
              },
              "PGALPb": {
                "bit": 20,
                "description": "PGA low-power mode control"
              },
              "PGAEN": {
                "bit": 23,
                "description": "PGA enable"
              }
            },
            "CLMD": {
              "CLMD": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              }
            },
            "CLMS": {
              "CLMS": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              }
            },
            "CLM4": {
              "CLM4": {
                "bit": 0,
                "description": "no description available",
                "width": 10
              }
            },
            "CLM3": {
              "CLM3": {
                "bit": 0,
                "description": "no description available",
                "width": 9
              }
            },
            "CLM2": {
              "CLM2": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CLM1": {
              "CLM1": {
                "bit": 0,
                "description": "no description available",
                "width": 7
              }
            },
            "CLM0": {
              "CLM0": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 66
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            },
            "WAR": {
              "offset": "0x800",
              "size": 32,
              "description": "RTC Write Access Register"
            },
            "RAR": {
              "offset": "0x804",
              "size": 32,
              "description": "RTC Read Access Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "SC16P": {
                "bit": 10,
                "description": "Oscillator 16pF load configure"
              },
              "SC8P": {
                "bit": 11,
                "description": "Oscillator 8pF load configure"
              },
              "SC4P": {
                "bit": 12,
                "description": "Oscillator 4pF load configure"
              },
              "SC2P": {
                "bit": 13,
                "description": "Oscillator 2pF load configure"
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              }
            },
            "LR": {
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              }
            },
            "WAR": {
              "TSRW": {
                "bit": 0,
                "description": "Time Seconds Register Write"
              },
              "TPRW": {
                "bit": 1,
                "description": "Time Prescaler Register Write"
              },
              "TARW": {
                "bit": 2,
                "description": "Time Alarm Register Write"
              },
              "TCRW": {
                "bit": 3,
                "description": "Time Compensation Register Write"
              },
              "CRW": {
                "bit": 4,
                "description": "Control Register Write"
              },
              "SRW": {
                "bit": 5,
                "description": "Status Register Write"
              },
              "LRW": {
                "bit": 6,
                "description": "Lock Register Write"
              },
              "IERW": {
                "bit": 7,
                "description": "Interrupt Enable Register Write"
              }
            },
            "RAR": {
              "TSRR": {
                "bit": 0,
                "description": "Time Seconds Register Read"
              },
              "TPRR": {
                "bit": 1,
                "description": "Time Prescaler Register Read"
              },
              "TARR": {
                "bit": 2,
                "description": "Time Alarm Register Read"
              },
              "TCRR": {
                "bit": 3,
                "description": "Time Compensation Register Read"
              },
              "CRR": {
                "bit": 4,
                "description": "Control Register Read"
              },
              "SRR": {
                "bit": 5,
                "description": "Status Register Read"
              },
              "LRR": {
                "bit": 6,
                "description": "Lock Register Read"
              },
              "IERR": {
                "bit": 7,
                "description": "Interrupt Enable Register Read"
              }
            }
          }
        },
        "RFVBAT": {
          "instances": [
            {
              "name": "RFVBAT",
              "base": "0x4003E000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "VBAT register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "RFSYS": {
          "instances": [
            {
              "name": "RFSYS",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "TSI0": {
          "instances": [
            {
              "name": "TSI0",
              "base": "0x40045000",
              "irq": 83
            }
          ],
          "registers": {
            "GENCS": {
              "offset": "0x00",
              "size": 32,
              "description": "General Control and Status Register"
            },
            "SCANC": {
              "offset": "0x04",
              "size": 32,
              "description": "SCAN control register"
            },
            "PEN": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin enable register"
            },
            "STATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status Register"
            },
            "CNTR%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Counter Register"
            },
            "THRESHLD%s": {
              "offset": "0x120",
              "size": 32,
              "description": "Channel n threshold register"
            }
          },
          "bits": {
            "GENCS": {
              "STPE": {
                "bit": 0,
                "description": "no description available"
              },
              "STM": {
                "bit": 1,
                "description": "Scan trigger mode"
              },
              "ESOR": {
                "bit": 4,
                "description": "End-of-scan or out-of-range interrupt select"
              },
              "ERIE": {
                "bit": 5,
                "description": "TSI error interrupt Enable"
              },
              "TSIIE": {
                "bit": 6,
                "description": "TSI interrupt enable"
              },
              "TSIEN": {
                "bit": 7,
                "description": "TSI module enable"
              },
              "SWTS": {
                "bit": 8,
                "description": "Software trigger start"
              },
              "SCNIP": {
                "bit": 9,
                "description": "Scan-in-progress status"
              },
              "OVRF": {
                "bit": 12,
                "description": "Overrun error flag"
              },
              "EXTERF": {
                "bit": 13,
                "description": "External electrode error occurred"
              },
              "OUTRGF": {
                "bit": 14,
                "description": "Out of Range Flag"
              },
              "EOSF": {
                "bit": 15,
                "description": "End of scan flag"
              },
              "PS": {
                "bit": 16,
                "description": "Electrode oscillator prescaler",
                "width": 3
              },
              "NSCN": {
                "bit": 19,
                "description": "Number of Consecutive Scans per Electrode",
                "width": 5
              },
              "LPSCNITV": {
                "bit": 24,
                "description": "TSI Low Power Mode Scan Interval",
                "width": 4
              },
              "LPCLKS": {
                "bit": 28,
                "description": "Low Power Mode Clock Source Selection"
              }
            },
            "SCANC": {
              "AMPSC": {
                "bit": 0,
                "description": "Active mode prescaler",
                "width": 3
              },
              "AMCLKS": {
                "bit": 3,
                "description": "Active mode clock source",
                "width": 2
              },
              "AMCLKDIV": {
                "bit": 5,
                "description": "Active mode clock divider"
              },
              "SMOD": {
                "bit": 8,
                "description": "Scan modulo",
                "width": 8
              },
              "DELVOL": {
                "bit": 16,
                "description": "Delta voltage select applied to analog oscillators",
                "width": 3
              },
              "EXTCHRG": {
                "bit": 19,
                "description": "External oscillator charge current select",
                "width": 5
              },
              "CAPTRM": {
                "bit": 24,
                "description": "Internal capacitance trim value",
                "width": 3
              },
              "REFCHRG": {
                "bit": 27,
                "description": "Reference oscillator charge current select",
                "width": 5
              }
            },
            "PEN": {
              "PEN0": {
                "bit": 0,
                "description": "TSI pin 0 enable"
              },
              "PEN1": {
                "bit": 1,
                "description": "TSI pin 1 enable"
              },
              "PEN2": {
                "bit": 2,
                "description": "TSI pin 2 enable"
              },
              "PEN3": {
                "bit": 3,
                "description": "TSI pin 3 enable"
              },
              "PEN4": {
                "bit": 4,
                "description": "TSI pin 4 enable"
              },
              "PEN5": {
                "bit": 5,
                "description": "TSI pin 5 enable"
              },
              "PEN6": {
                "bit": 6,
                "description": "TSI pin 6 enable"
              },
              "PEN7": {
                "bit": 7,
                "description": "TSI pin 7 enable"
              },
              "PEN8": {
                "bit": 8,
                "description": "TSI pin 8 enable"
              },
              "PEN9": {
                "bit": 9,
                "description": "TSI pin 9 enable"
              },
              "PEN10": {
                "bit": 10,
                "description": "TSI pin 10 enable"
              },
              "PEN11": {
                "bit": 11,
                "description": "TSI pin 11 enable"
              },
              "PEN12": {
                "bit": 12,
                "description": "TSI pin 12 enable"
              },
              "PEN13": {
                "bit": 13,
                "description": "TSI pin 13 enable"
              },
              "PEN14": {
                "bit": 14,
                "description": "TSI pin 14 enable"
              },
              "PEN15": {
                "bit": 15,
                "description": "TSI pin 15 enable"
              },
              "LPSP": {
                "bit": 16,
                "description": "Low-power scan pin",
                "width": 4
              }
            },
            "STATUS": {
              "ORNGF0": {
                "bit": 0,
                "description": "Touch Sensing Electrode Out-of-Range Flag 0"
              },
              "ORNGF1": {
                "bit": 1,
                "description": "Touch Sensing Electrode Out-of-Range Flag 1"
              },
              "ORNGF2": {
                "bit": 2,
                "description": "Touch Sensing Electrode Out-of-Range Flag 2"
              },
              "ORNGF3": {
                "bit": 3,
                "description": "Touch Sensing Electrode Out-of-Range Flag 3"
              },
              "ORNGF4": {
                "bit": 4,
                "description": "Touch Sensing Electrode Out-of-Range Flag 4"
              },
              "ORNGF5": {
                "bit": 5,
                "description": "Touch Sensing Electrode Out-of-Range Flag 5"
              },
              "ORNGF6": {
                "bit": 6,
                "description": "Touch Sensing Electrode Out-of-Range Flag 6"
              },
              "ORNGF7": {
                "bit": 7,
                "description": "Touch Sensing Electrode Out-of-Range Flag 7"
              },
              "ORNGF8": {
                "bit": 8,
                "description": "Touch Sensing Electrode Out-of-Range Flag 8"
              },
              "ORNGF9": {
                "bit": 9,
                "description": "Touch Sensing Electrode Out-of-Range Flag 9"
              },
              "ORNGF10": {
                "bit": 10,
                "description": "Touch Sensing Electrode Out-of-Range Flag 10"
              },
              "ORNGF11": {
                "bit": 11,
                "description": "Touch Sensing Electrode Out-of-Range Flag 11"
              },
              "ORNGF12": {
                "bit": 12,
                "description": "Touch Sensing Electrode Out-of-Range Flag 12"
              },
              "ORNGF13": {
                "bit": 13,
                "description": "Touch Sensing Electrode Out-of-Range Flag 13"
              },
              "ORNGF14": {
                "bit": 14,
                "description": "Touch Sensing Electrode Out-of-Range Flag 14"
              },
              "ORNGF15": {
                "bit": 15,
                "description": "Touch Sensing Electrode Out-of-Range Flag 15"
              },
              "ERROF0": {
                "bit": 16,
                "description": "TouchSensing Error Flag 0"
              },
              "ERROF1": {
                "bit": 17,
                "description": "TouchSensing Error Flag 1"
              },
              "ERROF2": {
                "bit": 18,
                "description": "TouchSensing Error Flag 2"
              },
              "ERROF3": {
                "bit": 19,
                "description": "TouchSensing Error Flag 3"
              },
              "ERROF4": {
                "bit": 20,
                "description": "TouchSensing Error Flag 4"
              },
              "ERROF5": {
                "bit": 21,
                "description": "TouchSensing Error Flag 5"
              },
              "ERROF6": {
                "bit": 22,
                "description": "TouchSensing Error Flag 6"
              },
              "ERROF7": {
                "bit": 23,
                "description": "TouchSensing Error Flag 7"
              },
              "ERROF8": {
                "bit": 24,
                "description": "TouchSensing Error Flag 8"
              },
              "ERROF9": {
                "bit": 25,
                "description": "TouchSensing Error Flag 9"
              },
              "ERROF10": {
                "bit": 26,
                "description": "TouchSensing Error Flag 10"
              },
              "ERROF11": {
                "bit": 27,
                "description": "TouchSensing Error Flag 11"
              },
              "ERROF12": {
                "bit": 28,
                "description": "TouchSensing Error Flag 12"
              },
              "ERROF13": {
                "bit": 29,
                "description": "TouchSensing Error Flag 13"
              },
              "ERROF14": {
                "bit": 30,
                "description": "TouchSensing Error Flag 14"
              },
              "ERROF15": {
                "bit": 31,
                "description": "TouchSensing Error Flag 15"
              }
            },
            "CNTR%s": {
              "CTN1": {
                "bit": 0,
                "description": "Touch sensing channel n-1 counter value.",
                "width": 16
              },
              "CTN": {
                "bit": 16,
                "description": "Touch sensing channel n counter value.",
                "width": 16
              }
            },
            "THRESHLD%s": {
              "HTHH": {
                "bit": 0,
                "description": "High threshold value",
                "width": 16
              },
              "LTHH": {
                "bit": 16,
                "description": "Low threshold value",
                "width": 16
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT2": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT4": {
              "offset": "0x100C",
              "size": 32,
              "description": "System Options Register 4"
            },
            "SOPT5": {
              "offset": "0x1010",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT6": {
              "offset": "0x1014",
              "size": 32,
              "description": "System Options Register 6"
            },
            "SOPT7": {
              "offset": "0x1018",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC1": {
              "offset": "0x1028",
              "size": 32,
              "description": "System Clock Gating Control Register 1"
            },
            "SCGC2": {
              "offset": "0x102C",
              "size": 32,
              "description": "System Clock Gating Control Register 2"
            },
            "SCGC3": {
              "offset": "0x1030",
              "size": 32,
              "description": "System Clock Gating Control Register 3"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "CLKDIV2": {
              "offset": "0x1048",
              "size": 32,
              "description": "System Clock Divider Register 2"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDH": {
              "offset": "0x1054",
              "size": 32,
              "description": "Unique Identification Register High"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            }
          },
          "bits": {
            "SOPT1": {
              "RAMSIZE": {
                "bit": 12,
                "description": "RAM size",
                "width": 4
              },
              "OSC32KSEL": {
                "bit": 19,
                "description": "32K oscillator clock select"
              },
              "MS": {
                "bit": 23,
                "description": "EzPort chip select pin state"
              },
              "USBSTBY": {
                "bit": 30,
                "description": "USB voltage regulator in standby mode"
              },
              "USBREGEN": {
                "bit": 31,
                "description": "USB voltage regulator enable"
              }
            },
            "SOPT2": {
              "MCGCLKSEL": {
                "bit": 0,
                "description": "MCG clock select"
              },
              "FBSL": {
                "bit": 8,
                "description": "FlexBus security level",
                "width": 2
              },
              "CMTUARTPAD": {
                "bit": 11,
                "description": "CMT/UART pad drive strength"
              },
              "TRACECLKSEL": {
                "bit": 12,
                "description": "Debug trace clock select"
              },
              "PLLFLLSEL": {
                "bit": 16,
                "description": "PLL/FLL clock select"
              },
              "USBSRC": {
                "bit": 18,
                "description": "USB clock source select"
              },
              "TIMESRC": {
                "bit": 20,
                "description": "IEEE 1588 timestamp clock source select",
                "width": 2
              },
              "I2SSRC": {
                "bit": 24,
                "description": "I2S master clock source select",
                "width": 2
              },
              "SDHCSRC": {
                "bit": 28,
                "description": "SDHC clock source select",
                "width": 2
              }
            },
            "SOPT4": {
              "FTM0FLT0": {
                "bit": 0,
                "description": "FTM0 Fault 0 Select"
              },
              "FTM0FLT1": {
                "bit": 1,
                "description": "FTM0 Fault 1 Select"
              },
              "FTM0FLT2": {
                "bit": 2,
                "description": "FTM0 Fault 2 Select"
              },
              "FTM1FLT0": {
                "bit": 4,
                "description": "FTM1 Fault 0 Select"
              },
              "FTM2FLT0": {
                "bit": 8,
                "description": "FTM2 Fault 0 Select"
              },
              "FTM1CH0SRC": {
                "bit": 18,
                "description": "FTM1 channel 0 input capture source select",
                "width": 2
              },
              "FTM2CH0SRC": {
                "bit": 20,
                "description": "FTM2 channel 0 input capture source select",
                "width": 2
              },
              "FTM0CLKSEL": {
                "bit": 24,
                "description": "FlexTimer 0 External Clock Pin Select"
              },
              "FTM1CLKSEL": {
                "bit": 25,
                "description": "FTM1 External Clock Pin Select"
              },
              "FTM2CLKSEL": {
                "bit": 26,
                "description": "FlexTimer 2 External Clock Pin Select"
              }
            },
            "SOPT5": {
              "UART0TXSRC": {
                "bit": 0,
                "description": "UART 0 transmit data source select",
                "width": 2
              },
              "UART0RXSRC": {
                "bit": 2,
                "description": "UART 0 receive data source select",
                "width": 2
              },
              "UARTTXSRC": {
                "bit": 4,
                "description": "UART 1 transmit data source select",
                "width": 2
              },
              "UART1RXSRC": {
                "bit": 6,
                "description": "UART 1 receive data source select",
                "width": 2
              }
            },
            "SOPT6": {
              "RSTFLTSEL": {
                "bit": 24,
                "description": "Reset pin filter select",
                "width": 5
              },
              "RSTFLTEN": {
                "bit": 29,
                "description": "Reset pin filter enable",
                "width": 3
              }
            },
            "SOPT7": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 trigger select",
                "width": 4
              },
              "ADC0PRETRGSEL": {
                "bit": 4,
                "description": "ADC0 pretrigger select"
              },
              "ADC0ALTTRGEN": {
                "bit": 7,
                "description": "ADC0 alternate trigger enable"
              },
              "ADC1TRGSEL": {
                "bit": 8,
                "description": "ADC1 trigger select",
                "width": 4
              },
              "ADC1PRETRGSEL": {
                "bit": 12,
                "description": "ADC1 pre-trigger select"
              },
              "ADC1ALTTRGEN": {
                "bit": 15,
                "description": "ADC1 alternate trigger enable"
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pincount identification",
                "width": 4
              },
              "FAMID": {
                "bit": 4,
                "description": "Kinetis family identification",
                "width": 3
              },
              "REVID": {
                "bit": 12,
                "description": "Device revision number",
                "width": 4
              }
            },
            "SCGC1": {
              "UART4": {
                "bit": 10,
                "description": "UART4 Clock Gate Control"
              },
              "UART5": {
                "bit": 11,
                "description": "UART5 Clock Gate Control"
              },
              "OPAMP": {
                "bit": 21,
                "description": "OPAMP Clock Gate Control"
              },
              "TRIAMP": {
                "bit": 24,
                "description": "TRIAMP Clock Gate Control"
              }
            },
            "SCGC2": {
              "ENET": {
                "bit": 0,
                "description": "ENET Clock Gate Control"
              },
              "DAC0": {
                "bit": 12,
                "description": "DAC0 Clock Gate Control"
              },
              "DAC1": {
                "bit": 13,
                "description": "DAC1 Clock Gate Control"
              }
            },
            "SCGC3": {
              "RNGB": {
                "bit": 0,
                "description": "RNGB Clock Gate Control"
              },
              "SPI2": {
                "bit": 12,
                "description": "SPI2 Clock Gate Control"
              },
              "SDHC": {
                "bit": 17,
                "description": "SDHC Clock Gate Control"
              },
              "FTM2": {
                "bit": 24,
                "description": "FTM2 Clock Gate Control"
              },
              "ADC1": {
                "bit": 27,
                "description": "ADC1 Clock Gate Control"
              },
              "SLCD": {
                "bit": 30,
                "description": "Segment LCD Clock Gate Control"
              }
            },
            "SCGC4": {
              "EWM": {
                "bit": 1,
                "description": "EWM Clock Gate Control"
              },
              "CMT": {
                "bit": 2,
                "description": "CMT Clock Gate Control"
              },
              "I2C0": {
                "bit": 6,
                "description": "I2C0 Clock Gate Control"
              },
              "I2C1": {
                "bit": 7,
                "description": "I2C1 Clock Gate Control"
              },
              "UART0": {
                "bit": 10,
                "description": "UART0 Clock Gate Control"
              },
              "UART1": {
                "bit": 11,
                "description": "UART1 Clock Gate Control"
              },
              "UART2": {
                "bit": 12,
                "description": "UART2 Clock Gate Control"
              },
              "UART3": {
                "bit": 13,
                "description": "UART3 Clock Gate Control"
              },
              "USBOTG": {
                "bit": 18,
                "description": "USB Clock Gate Control"
              },
              "CMP": {
                "bit": 19,
                "description": "Comparator Clock Gate Control"
              },
              "VREF": {
                "bit": 20,
                "description": "VREF Clock Gate Control"
              },
              "LLWU": {
                "bit": 28,
                "description": "LLWU Clock Gate Control"
              }
            },
            "SCGC5": {
              "LPTIMER": {
                "bit": 0,
                "description": "Low Power Timer Clock Gate Control"
              },
              "REGFILE": {
                "bit": 1,
                "description": "Register File Clock Gate Control"
              },
              "TSI": {
                "bit": 5,
                "description": "TSI Clock Gate Control"
              },
              "PORTA": {
                "bit": 9,
                "description": "Port A Clock Gate Control"
              },
              "PORTB": {
                "bit": 10,
                "description": "Port B Clock Gate Control"
              },
              "PORTC": {
                "bit": 11,
                "description": "Port C Clock Gate Control"
              },
              "PORTD": {
                "bit": 12,
                "description": "Port D Clock Gate Control"
              },
              "PORTE": {
                "bit": 13,
                "description": "Port E Clock Gate Control"
              }
            },
            "SCGC6": {
              "FTFL": {
                "bit": 0,
                "description": "Flash Memory Clock Gate Control"
              },
              "DMAMUX": {
                "bit": 1,
                "description": "DMA Mux Clock Gate Control"
              },
              "SPI0": {
                "bit": 12,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 13,
                "description": "SPI1 Clock Gate Control"
              },
              "I2S": {
                "bit": 15,
                "description": "I2S Clock Gate Control"
              },
              "CRC": {
                "bit": 18,
                "description": "CRC Clock Gate Control"
              },
              "USBDCD": {
                "bit": 21,
                "description": "USB DCD Clock Gate Control"
              },
              "PDB": {
                "bit": 22,
                "description": "PDB Clock Gate Control"
              },
              "PIT": {
                "bit": 23,
                "description": "PIT Clock Gate Control"
              },
              "FTM0": {
                "bit": 24,
                "description": "FTM0 Clock Gate Control"
              },
              "FTM1": {
                "bit": 25,
                "description": "FTM1 Clock Gate Control"
              },
              "ADC0": {
                "bit": 27,
                "description": "ADC0 Clock Gate Control"
              },
              "RTC": {
                "bit": 29,
                "description": "RTC Clock Gate Control"
              }
            },
            "SCGC7": {
              "FLEXBUS": {
                "bit": 0,
                "description": "FlexBus Clock Gate Control"
              },
              "DMA": {
                "bit": 1,
                "description": "DMA Clock Gate Control"
              },
              "MPU": {
                "bit": 2,
                "description": "MPU Clock Gate Control"
              }
            },
            "CLKDIV1": {
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 output divider value",
                "width": 4
              },
              "OUTDIV3": {
                "bit": 20,
                "description": "Clock 3 output divider value",
                "width": 4
              },
              "OUTDIV2": {
                "bit": 24,
                "description": "Clock 2 output divider value",
                "width": 4
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 output divider value",
                "width": 4
              }
            },
            "CLKDIV2": {
              "USBFRAC": {
                "bit": 0,
                "description": "USB clock divider fraction"
              },
              "USBDIV": {
                "bit": 1,
                "description": "USB clock divider divisor",
                "width": 3
              },
              "I2SFRAC": {
                "bit": 8,
                "description": "I2S clock divider fraction",
                "width": 8
              },
              "I2SDIV": {
                "bit": 20,
                "description": "I2S clock divider value",
                "width": 12
              }
            },
            "FCFG1": {
              "DEPART": {
                "bit": 8,
                "description": "FlexNVM partition",
                "width": 4
              },
              "EESIZE": {
                "bit": 16,
                "description": "EEPROM size",
                "width": 4
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program flash size",
                "width": 4
              },
              "NVMSIZE": {
                "bit": 28,
                "description": "FlexNVM size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR1": {
                "bit": 16,
                "description": "Max address block 1",
                "width": 6
              },
              "PFLSH": {
                "bit": 23,
                "description": "Program flash"
              },
              "MAXADDR0": {
                "bit": 24,
                "description": "Max address block 0",
                "width": 6
              },
              "SWAPPFLSH": {
                "bit": 31,
                "description": "Swap program flash"
              }
            },
            "UIDH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 87
            },
            {
              "name": "PORTB",
              "base": "0x4004A000",
              "irq": 88
            },
            {
              "name": "PORTC",
              "base": "0x4004B000",
              "irq": 89
            },
            {
              "name": "PORTD",
              "base": "0x4004C000",
              "irq": 90
            },
            {
              "name": "PORTE",
              "base": "0x4004D000",
              "irq": 91
            }
          ],
          "registers": {
            "PCR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            },
            "DFER": {
              "offset": "0xC0",
              "size": 32,
              "description": "Digital Filter Enable Register"
            },
            "DFCR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Digital Filter Clock Register"
            },
            "DFWR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Digital Filter Width Register"
            }
          },
          "bits": {
            "PCR%s": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            },
            "DFER": {
              "DFE": {
                "bit": 0,
                "description": "Digital Filter Enable",
                "width": 32
              }
            },
            "DFCR": {
              "CS": {
                "bit": 0,
                "description": "Clock Source"
              }
            },
            "DFWR": {
              "FILT": {
                "bit": 0,
                "description": "Filter Length",
                "width": 5
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x40052000",
              "irq": 22
            }
          ],
          "registers": {
            "STCTRLH": {
              "offset": "0x00",
              "size": 16,
              "description": "Watchdog Status and Control Register High"
            },
            "STCTRLL": {
              "offset": "0x02",
              "size": 16,
              "description": "Watchdog Status and Control Register Low"
            },
            "TOVALH": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Time-out Value Register High"
            },
            "TOVALL": {
              "offset": "0x06",
              "size": 16,
              "description": "Watchdog Time-out Value Register Low"
            },
            "WINH": {
              "offset": "0x08",
              "size": 16,
              "description": "Watchdog Window Register High"
            },
            "WINL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Watchdog Window Register Low"
            },
            "REFRESH": {
              "offset": "0x0C",
              "size": 16,
              "description": "Watchdog Refresh Register"
            },
            "UNLOCK": {
              "offset": "0x0E",
              "size": 16,
              "description": "Watchdog Unlock Register"
            },
            "TMROUTH": {
              "offset": "0x10",
              "size": 16,
              "description": "Watchdog Timer Output Register High"
            },
            "TMROUTL": {
              "offset": "0x12",
              "size": 16,
              "description": "Watchdog Timer Output Register Low"
            },
            "RSTCNT": {
              "offset": "0x14",
              "size": 16,
              "description": "Watchdog Reset Count Register"
            },
            "PRESC": {
              "offset": "0x16",
              "size": 16,
              "description": "Watchdog Prescaler Register"
            }
          },
          "bits": {
            "STCTRLH": {
              "WDOGEN": {
                "bit": 0,
                "description": "no description available"
              },
              "CLKSRC": {
                "bit": 1,
                "description": "no description available"
              },
              "IRQRSTEN": {
                "bit": 2,
                "description": "no description available"
              },
              "WINEN": {
                "bit": 3,
                "description": "no description available"
              },
              "ALLOWUPDATE": {
                "bit": 4,
                "description": "no description available"
              },
              "DBGEN": {
                "bit": 5,
                "description": "no description available"
              },
              "STOPEN": {
                "bit": 6,
                "description": "no description available"
              },
              "WAITEN": {
                "bit": 7,
                "description": "no description available"
              },
              "STNDBYEN": {
                "bit": 8,
                "description": "no description available"
              },
              "TESTWDOG": {
                "bit": 10,
                "description": "no description available"
              },
              "TESTSEL": {
                "bit": 11,
                "description": "no description available"
              },
              "BYTESEL": {
                "bit": 12,
                "description": "no description available",
                "width": 2
              },
              "DISTESTWDOG": {
                "bit": 14,
                "description": "no description available"
              }
            },
            "STCTRLL": {
              "INTFLG": {
                "bit": 15,
                "description": "no description available"
              }
            },
            "TOVALH": {
              "TOVALHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TOVALL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "WINH": {
              "WINHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "WINL": {
              "WINLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "REFRESH": {
              "WDOGREFRESH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "UNLOCK": {
              "WDOGUNLOCK": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TMROUTH": {
              "TIMEROUTHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TMROUTL": {
              "TIMEROUTLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "RSTCNT": {
              "RSTCNT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "PRESC": {
              "PRESCVAL": {
                "bit": 8,
                "description": "no description available",
                "width": 3
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x40061000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "CMT": {
          "instances": [
            {
              "name": "CMT",
              "base": "0x40062000",
              "irq": 65
            }
          ],
          "registers": {
            "CGH1": {
              "offset": "0x00",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 1"
            },
            "CGL1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 1"
            },
            "CGH2": {
              "offset": "0x02",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 2"
            },
            "CGL2": {
              "offset": "0x03",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 2"
            },
            "OC": {
              "offset": "0x04",
              "size": 8,
              "description": "CMT Output Control Register"
            },
            "MSC": {
              "offset": "0x05",
              "size": 8,
              "description": "CMT Modulator Status and Control Register"
            },
            "CMD1": {
              "offset": "0x06",
              "size": 8,
              "description": "CMT Modulator Data Register Mark High"
            },
            "CMD2": {
              "offset": "0x07",
              "size": 8,
              "description": "CMT Modulator Data Register Mark Low"
            },
            "CMD3": {
              "offset": "0x08",
              "size": 8,
              "description": "CMT Modulator Data Register Space High"
            },
            "CMD4": {
              "offset": "0x09",
              "size": 8,
              "description": "CMT Modulator Data Register Space Low"
            },
            "PPS": {
              "offset": "0x0A",
              "size": 8,
              "description": "CMT Primary Prescaler Register"
            },
            "DMA": {
              "offset": "0x0B",
              "size": 8,
              "description": "CMT Direct Memory Access"
            }
          },
          "bits": {
            "CGH1": {
              "PH": {
                "bit": 0,
                "description": "Primary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL1": {
              "PL": {
                "bit": 0,
                "description": "Primary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "CGH2": {
              "SH": {
                "bit": 0,
                "description": "Secondary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL2": {
              "SL": {
                "bit": 0,
                "description": "Secondary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "OC": {
              "IROPEN": {
                "bit": 5,
                "description": "IRO Pin Enable"
              },
              "CMTPOL": {
                "bit": 6,
                "description": "CMT Output Polarity"
              },
              "IROL": {
                "bit": 7,
                "description": "IRO Latch Control"
              }
            },
            "MSC": {
              "MCGEN": {
                "bit": 0,
                "description": "Modulator and Carrier Generator Enable"
              },
              "EOCIE": {
                "bit": 1,
                "description": "End of Cycle Interrupt Enable"
              },
              "FSK": {
                "bit": 2,
                "description": "FSK Mode Select"
              },
              "BASE": {
                "bit": 3,
                "description": "Baseband Enable"
              },
              "EXSPC": {
                "bit": 4,
                "description": "Extended Space Enable"
              },
              "CMTDIV": {
                "bit": 5,
                "description": "CMT Clock Divide Prescaler",
                "width": 2
              },
              "EOCF": {
                "bit": 7,
                "description": "End Of Cycle Status Flag"
              }
            },
            "CMD1": {
              "MB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMD2": {
              "MB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMD3": {
              "SB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMD4": {
              "SB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "PPS": {
              "PPSDIV": {
                "bit": 0,
                "description": "Primary Prescaler Divider",
                "width": 4
              }
            },
            "DMA": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000"
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control 1 Register"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control 2 Register"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "MCG Control 3 Register"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "MCG Control 4 Register"
            },
            "C5": {
              "offset": "0x04",
              "size": 8,
              "description": "MCG Control 5 Register"
            },
            "C6": {
              "offset": "0x05",
              "size": 8,
              "description": "MCG Control 6 Register"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "ATC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Auto Trim Control Register"
            },
            "ATCVH": {
              "offset": "0x0A",
              "size": 8,
              "description": "MCG Auto Trim Compare Value High Register"
            },
            "ATCVL": {
              "offset": "0x0B",
              "size": 8,
              "description": "MCG Auto Trim Compare Value Low Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "FRDIV": {
                "bit": 3,
                "description": "FLL External Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Internal Reference Clock Select"
              },
              "LP": {
                "bit": 1,
                "description": "Low Power Select"
              },
              "EREFS": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 4,
                "description": "Frequency Range Select",
                "width": 2
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "FCTRIM": {
                "bit": 1,
                "description": "Fast Internal Reference Clock Trim Setting",
                "width": 4
              },
              "DRST_DRS": {
                "bit": 5,
                "description": "DCO Range Select",
                "width": 2
              },
              "DMX32": {
                "bit": 7,
                "description": "DCO Maximum Frequency with 32.768 kHz Reference"
              }
            },
            "C5": {
              "PRDIV": {
                "bit": 0,
                "description": "PLL External Reference Divider",
                "width": 5
              },
              "PLLSTEN": {
                "bit": 5,
                "description": "PLL Stop Enable"
              },
              "PLLCLKEN": {
                "bit": 6,
                "description": "PLL Clock Enable"
              }
            },
            "C6": {
              "VDIV": {
                "bit": 0,
                "description": "VCO Divider",
                "width": 5
              },
              "CME": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              },
              "PLLS": {
                "bit": 6,
                "description": "PLL Select"
              },
              "LOLIE": {
                "bit": 7,
                "description": "Loss of Lock Interrrupt Enable"
              }
            },
            "S": {
              "IRCST": {
                "bit": 0,
                "description": "Internal Reference Clock Status"
              },
              "OSCINIT": {
                "bit": 1,
                "description": "OSC Initialization"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              },
              "PLLST": {
                "bit": 5,
                "description": "PLL Select Status"
              },
              "LOCK": {
                "bit": 6,
                "description": "Lock Status"
              },
              "LOLS": {
                "bit": 7,
                "description": "Loss of Lock Status"
              }
            },
            "ATC": {
              "ATMF": {
                "bit": 5,
                "description": "Automatic Trim machine Fail Flag"
              },
              "ATMS": {
                "bit": 6,
                "description": "Automatic Trim Machine Select"
              },
              "ATME": {
                "bit": 7,
                "description": "Automatic Trim Machine Enable"
              }
            },
            "ATCVH": {
              "ATCVH": {
                "bit": 0,
                "description": "ATM Compare Value High",
                "width": 8
              }
            },
            "ATCVL": {
              "ATCVL": {
                "bit": 0,
                "description": "ATM Compare Value Low",
                "width": 8
              }
            }
          }
        },
        "OSC": {
          "instances": [
            {
              "name": "OSC",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            }
          },
          "bits": {
            "CR": {
              "SC16P": {
                "bit": 0,
                "description": "Oscillator 16 pF Capacitor Load Configure"
              },
              "SC8P": {
                "bit": 1,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 2,
                "description": "Oscillator 4 pF Capacitor Load Configure"
              },
              "SC2P": {
                "bit": 3,
                "description": "Oscillator 2 pF Capacitor Load Configure"
              },
              "EREFSTEN": {
                "bit": 5,
                "description": "External Reference Stop Enable"
              },
              "ERCLKEN": {
                "bit": 7,
                "description": "External Reference Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40066000",
              "irq": 24
            },
            {
              "name": "I2C1",
              "base": "0x40067000",
              "irq": 25
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status Register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            }
          },
          "bits": {
            "A1": {
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "Clock rate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit acknowledge enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit mode select"
              },
              "MST": {
                "bit": 5,
                "description": "Master mode select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C interrupt enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave read/write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range address match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed as a slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer complete flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range address matching enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave baud rate control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High drive select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General call address enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C programmable filter factor",
                "width": 5
              }
            },
            "RA": {
              "RAD": {
                "bit": 1,
                "description": "Range slave address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 interrupt enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL high timeout flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL high timeout flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL low timeout flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout counter clock select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C address enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus alert response address enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK enable"
              }
            },
            "A2": {
              "SAD": {
                "bit": 1,
                "description": "SMBus address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x4006A000",
              "irq": 45
            },
            {
              "name": "UART1",
              "base": "0x4006B000",
              "irq": 47
            },
            {
              "name": "UART2",
              "base": "0x4006C000",
              "irq": 49
            },
            {
              "name": "UART3",
              "base": "0x4006D000",
              "irq": 51
            },
            {
              "name": "UART4",
              "base": "0x400EA000",
              "irq": 53
            },
            {
              "name": "UART5",
              "base": "0x400EB000",
              "irq": 55
            }
          ],
          "registers": {
            "BDH": {
              "offset": "0x00",
              "size": 8,
              "description": "UART Baud Rate Registers:High"
            },
            "BDL": {
              "offset": "0x01",
              "size": 8,
              "description": "UART Baud Rate Registers: Low"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "UART Control Register 1"
            },
            "C2": {
              "offset": "0x03",
              "size": 8,
              "description": "UART Control Register 2"
            },
            "S1": {
              "offset": "0x04",
              "size": 8,
              "description": "UART Status Register 1"
            },
            "S2": {
              "offset": "0x05",
              "size": 8,
              "description": "UART Status Register 2"
            },
            "C3": {
              "offset": "0x06",
              "size": 8,
              "description": "UART Control Register 3"
            },
            "D": {
              "offset": "0x07",
              "size": 8,
              "description": "UART Data Register"
            },
            "MA1": {
              "offset": "0x08",
              "size": 8,
              "description": "UART Match Address Registers 1"
            },
            "MA2": {
              "offset": "0x09",
              "size": 8,
              "description": "UART Match Address Registers 2"
            },
            "C4": {
              "offset": "0x0A",
              "size": 8,
              "description": "UART Control Register 4"
            },
            "C5": {
              "offset": "0x0B",
              "size": 8,
              "description": "UART Control Register 5"
            },
            "ED": {
              "offset": "0x0C",
              "size": 8,
              "description": "UART Extended Data Register"
            },
            "MODEM": {
              "offset": "0x0D",
              "size": 8,
              "description": "UART Modem Register"
            },
            "IR": {
              "offset": "0x0E",
              "size": 8,
              "description": "UART Infrared Register"
            },
            "PFIFO": {
              "offset": "0x10",
              "size": 8,
              "description": "UART FIFO Parameters"
            },
            "CFIFO": {
              "offset": "0x11",
              "size": 8,
              "description": "UART FIFO Control Register"
            },
            "SFIFO": {
              "offset": "0x12",
              "size": 8,
              "description": "UART FIFO Status Register"
            },
            "TWFIFO": {
              "offset": "0x13",
              "size": 8,
              "description": "UART FIFO Transmit Watermark"
            },
            "TCFIFO": {
              "offset": "0x14",
              "size": 8,
              "description": "UART FIFO Transmit Count"
            },
            "RWFIFO": {
              "offset": "0x15",
              "size": 8,
              "description": "UART FIFO Receive Watermark"
            },
            "RCFIFO": {
              "offset": "0x16",
              "size": 8,
              "description": "UART FIFO Receive Count"
            },
            "C7816": {
              "offset": "0x18",
              "size": 8,
              "description": "UART 7816 Control Register"
            },
            "IE7816": {
              "offset": "0x19",
              "size": 8,
              "description": "UART 7816 Interrupt Enable Register"
            },
            "IS7816": {
              "offset": "0x1A",
              "size": 8,
              "description": "UART 7816 Interrupt Status Register"
            },
            "WP7816T0": {
              "offset": "0x1B",
              "size": 8,
              "description": "UART 7816 Wait Parameter Register"
            },
            "WP7816T1": {
              "offset": "0x1B",
              "size": 8,
              "description": "UART 7816 Wait Parameter Register"
            },
            "WN7816": {
              "offset": "0x1C",
              "size": 8,
              "description": "UART 7816 Wait N Register"
            },
            "WF7816": {
              "offset": "0x1D",
              "size": 8,
              "description": "UART 7816 Wait FD Register"
            },
            "ET7816": {
              "offset": "0x1E",
              "size": 8,
              "description": "UART 7816 Error Threshold Register"
            },
            "TL7816": {
              "offset": "0x1F",
              "size": 8,
              "description": "UART 7816 Transmit Length Register"
            }
          },
          "bits": {
            "BDH": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 5
              },
              "RXEDGIE": {
                "bit": 6,
                "description": "RxD Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Enable"
              }
            },
            "BDL": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 8
              }
            },
            "C1": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-bit or 8-bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "UARTSWAI": {
                "bit": 6,
                "description": "UART Stops in Wait Mode"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              }
            },
            "C2": {
              "SBK": {
                "bit": 0,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 4,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receiver Full Interrupt or DMA Transfer Enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission Complete Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmitter Interrupt or DMA Transfer Enable."
              }
            },
            "S1": {
              "PF": {
                "bit": 0,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 2,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 3,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 4,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 6,
                "description": "Transmit Complete Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Register Empty Flag"
              }
            },
            "S2": {
              "RAF": {
                "bit": 0,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 1,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 2,
                "description": "Break Transmit Character Length"
              },
              "RWUID": {
                "bit": 3,
                "description": "Receive Wakeup Idle Detect"
              },
              "RXINV": {
                "bit": 4,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 5,
                "description": "Most Significant Bit First"
              },
              "RXEDGIF": {
                "bit": 6,
                "description": "RxD Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "C3": {
              "PEIE": {
                "bit": 0,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 1,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 2,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 3,
                "description": "Overrun Error Interrupt Enable"
              },
              "TXINV": {
                "bit": 4,
                "description": "Transmit Data Inversion."
              },
              "TXDIR": {
                "bit": 5,
                "description": "Transmitter Pin Data Direction in Single-Wire mode"
              },
              "T8": {
                "bit": 6,
                "description": "Transmit Bit 8"
              },
              "R8": {
                "bit": 7,
                "description": "Received Bit 8"
              }
            },
            "D": {
              "RT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "MA1": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "MA2": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "C4": {
              "BRFA": {
                "bit": 0,
                "description": "Baud Rate Fine Adjust",
                "width": 5
              },
              "M10": {
                "bit": 5,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 6,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 7,
                "description": "Match Address Mode Enable 1"
              }
            },
            "C5": {
              "RDMAS": {
                "bit": 5,
                "description": "Receiver Full DMA Select"
              },
              "TDMAS": {
                "bit": 7,
                "description": "Transmitter DMA Select"
              }
            },
            "ED": {
              "PARITYE": {
                "bit": 6,
                "description": "no description available"
              },
              "NOISY": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "MODEM": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              }
            },
            "IR": {
              "TNP": {
                "bit": 0,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 2,
                "description": "Infrared enable"
              }
            },
            "PFIFO": {
              "RXFIFOSIZE": {
                "bit": 0,
                "description": "Receive FIFO. Buffer Depth",
                "width": 3
              },
              "RXFE": {
                "bit": 3,
                "description": "Receive FIFO Enable"
              },
              "TXFIFOSIZE": {
                "bit": 4,
                "description": "Transmit FIFO. Buffer Depth",
                "width": 3
              },
              "TXFE": {
                "bit": 7,
                "description": "Transmit FIFO Enable"
              }
            },
            "CFIFO": {
              "RXUFE": {
                "bit": 0,
                "description": "Receive FIFO Underflow Interrupt Enable"
              },
              "TXOFE": {
                "bit": 1,
                "description": "Transmit FIFO Overflow Interrupt Enable"
              },
              "RXFLUSH": {
                "bit": 6,
                "description": "Receive FIFO/Buffer Flush"
              },
              "TXFLUSH": {
                "bit": 7,
                "description": "Transmit FIFO/Buffer Flush"
              }
            },
            "SFIFO": {
              "RXUF": {
                "bit": 0,
                "description": "Receiver Buffer Underflow Flag"
              },
              "TXOF": {
                "bit": 1,
                "description": "Transmitter Buffer Overflow Flag"
              },
              "RXEMPT": {
                "bit": 6,
                "description": "Receive Buffer/FIFO Empty"
              },
              "TXEMPT": {
                "bit": 7,
                "description": "Transmit Buffer/FIFO Empty"
              }
            },
            "TWFIFO": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit Watermark",
                "width": 8
              }
            },
            "TCFIFO": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit Counter",
                "width": 8
              }
            },
            "RWFIFO": {
              "RXWATER": {
                "bit": 0,
                "description": "Receive Watermark",
                "width": 8
              }
            },
            "RCFIFO": {
              "RXCOUNT": {
                "bit": 0,
                "description": "Receive Counter",
                "width": 8
              }
            },
            "C7816": {
              "ISO_7816E": {
                "bit": 0,
                "description": "ISO-7816 Functionality Enabled"
              },
              "TTYPE": {
                "bit": 1,
                "description": "Transfer Type"
              },
              "INIT": {
                "bit": 2,
                "description": "Detect Initial Character"
              },
              "ANACK": {
                "bit": 3,
                "description": "Generate NACK on Error"
              },
              "ONACK": {
                "bit": 4,
                "description": "Generate NACK on Overflow"
              }
            },
            "IE7816": {
              "RXTE": {
                "bit": 0,
                "description": "Receive Threshold Exceeded Interrupt Enable"
              },
              "TXTE": {
                "bit": 1,
                "description": "Transmit Threshold Exceeded Interrupt Enable"
              },
              "GTVE": {
                "bit": 2,
                "description": "Guard Timer Violated Interrupt Enable"
              },
              "INITDE": {
                "bit": 4,
                "description": "Initial Character Detected Interrupt Enable"
              },
              "BWTE": {
                "bit": 5,
                "description": "Block Wait Timer Interrupt Enable"
              },
              "CWTE": {
                "bit": 6,
                "description": "Character Wait Timer Interrupt Enable"
              },
              "WTE": {
                "bit": 7,
                "description": "Wait Timer Interrupt Enable"
              }
            },
            "IS7816": {
              "RXT": {
                "bit": 0,
                "description": "Receive Threshold Exceeded Interrupt"
              },
              "TXT": {
                "bit": 1,
                "description": "Transmit Threshold Exceeded Interrupt"
              },
              "GTV": {
                "bit": 2,
                "description": "Guard Timer Violated Interrupt"
              },
              "INITD": {
                "bit": 4,
                "description": "Initial Character Detected Interrupt"
              },
              "BWT": {
                "bit": 5,
                "description": "Block Wait Timer Interrupt"
              },
              "CWT": {
                "bit": 6,
                "description": "Character Wait Timer Interrupt"
              },
              "WT": {
                "bit": 7,
                "description": "Wait Timer Interrupt"
              }
            },
            "WP7816T0": {
              "WI": {
                "bit": 0,
                "description": "Wait Timer Interrupt (C7816[TTYPE] = 0)",
                "width": 8
              }
            },
            "WP7816T1": {
              "BWI": {
                "bit": 0,
                "description": "Block Wait Time Integer(C7816[TTYPE] = 1)",
                "width": 4
              },
              "CWI": {
                "bit": 4,
                "description": "Character Wait Time Integer (C7816[TTYPE] = 1)",
                "width": 4
              }
            },
            "WN7816": {
              "GTN": {
                "bit": 0,
                "description": "Guard Band N",
                "width": 8
              }
            },
            "WF7816": {
              "GTFD": {
                "bit": 0,
                "description": "FD Multiplier",
                "width": 8
              }
            },
            "ET7816": {
              "RXTHRESHOLD": {
                "bit": 0,
                "description": "Receive NACK Threshold",
                "width": 4
              },
              "TXTHRESHOLD": {
                "bit": 4,
                "description": "Transmit NACK Threshold",
                "width": 4
              }
            },
            "TL7816": {
              "TLEN": {
                "bit": 0,
                "description": "Transmit Length",
                "width": 8
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 59
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "SMELB": {
                "bit": 5,
                "description": "Stop Mode Edge/Level Interrupt Control"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "MEN": {
                "bit": 6,
                "description": "MMUX Enable"
              },
              "PEN": {
                "bit": 7,
                "description": "PMUX Enable"
              }
            }
          }
        },
        "CMP1": {
          "instances": [
            {
              "name": "CMP1",
              "base": "0x40073008",
              "irq": 60
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "SMELB": {
                "bit": 5,
                "description": "Stop Mode Edge/Level Interrupt Control"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "MEN": {
                "bit": 6,
                "description": "MMUX Enable"
              },
              "PEN": {
                "bit": 7,
                "description": "PMUX Enable"
              }
            }
          }
        },
        "CMP2": {
          "instances": [
            {
              "name": "CMP2",
              "base": "0x40073010",
              "irq": 61
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "SMELB": {
                "bit": 5,
                "description": "Stop Mode Edge/Level Interrupt Control"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "MEN": {
                "bit": 6,
                "description": "MMUX Enable"
              },
              "PEN": {
                "bit": 7,
                "description": "PMUX Enable"
              }
            }
          }
        },
        "VREF": {
          "instances": [
            {
              "name": "VREF",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "TRM": {
              "offset": "0x00",
              "size": 8,
              "description": "VREF Trim Register"
            },
            "SC": {
              "offset": "0x01",
              "size": 8,
              "description": "VREF Status and Control Register"
            }
          },
          "bits": {
            "TRM": {
              "TRIM": {
                "bit": 0,
                "description": "Trim bits",
                "width": 6
              }
            },
            "SC": {
              "MODE_LV": {
                "bit": 0,
                "description": "Buffer Mode selection",
                "width": 2
              },
              "VREFST": {
                "bit": 2,
                "description": "Internal Voltage Reference has settled"
              },
              "REGEN": {
                "bit": 6,
                "description": "Regulator enable"
              },
              "VREFEN": {
                "bit": 7,
                "description": "Internal Voltage Reference enable"
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 21
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 Register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 Register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 Register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 Register"
            },
            "ME": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Module Enable Register"
            },
            "F1": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Flag 1 Register"
            },
            "F2": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Flag 2 Register"
            },
            "F3": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Flag 3 Register"
            },
            "CS": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Control and Status Register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable for LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable for LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable for LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable for LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable for LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable for LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable for LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable for LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable for LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable for LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable for LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable for LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable for LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable for LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable for LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable for LLWU_P15",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable for Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable for Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable for Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable for Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable for Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable for Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable for Module 7"
              }
            },
            "F1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag for LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag for LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag for LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag for LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag for LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag for LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag for LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag for LLWU_P7"
              }
            },
            "F2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag for LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag for LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag for LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag for LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag for LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag for LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag for LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag for LLWU_P15"
              }
            },
            "F3": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag for module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag for module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag for module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag for module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag for module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag for module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag for module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag for module 7 (Error Detect)"
              }
            },
            "CS": {
              "FLTR": {
                "bit": 0,
                "description": "Digital Filter on RESET Pin"
              },
              "FLTEP": {
                "bit": 1,
                "description": "Digital Filter on External Pin"
              },
              "ACKISO": {
                "bit": 7,
                "description": "Acknowledge Isolation"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 20
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status and Control 1 Register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status and Control 2 Register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status and Control Register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator in Run Regulation Status"
              },
              "VLPRS": {
                "bit": 3,
                "description": "Very Low Power Run Status"
              },
              "TRAMPO": {
                "bit": 4,
                "description": "For devices with FlexNVM: Traditional RAM Power Option For devices with program flash only: Reserved"
              }
            }
          }
        },
        "MC": {
          "instances": [
            {
              "name": "MC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "SRSH": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register High"
            },
            "SRSL": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register Low"
            },
            "PMPROT": {
              "offset": "0x02",
              "size": 8,
              "description": "Power Mode Protection Register"
            },
            "PMCTRL": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Control Register"
            }
          },
          "bits": {
            "SRSH": {
              "JTAG": {
                "bit": 0,
                "description": "JTAG generated reset"
              },
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lock-up"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              }
            },
            "SRSL": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low-leakage wakeup reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-voltage detect reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-clock reset"
              },
              "COP": {
                "bit": 5,
                "description": "Computer Operating Properly (COP) Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External reset pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-on reset"
              }
            },
            "PMPROT": {
              "AVLLS1": {
                "bit": 0,
                "description": "Allow very low leakage stop 1 mode"
              },
              "AVLLS2": {
                "bit": 1,
                "description": "Allow very low leakage stop 2 mode"
              },
              "AVLLS3": {
                "bit": 2,
                "description": "Allow Very Low Leakage Stop 3 Mode"
              },
              "ALLS": {
                "bit": 4,
                "description": "Allow low leakage stop mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow very low power modes"
              }
            },
            "PMCTRL": {
              "LPLLSM": {
                "bit": 0,
                "description": "Low Power, Low Leakage Stop Mode",
                "width": 3
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Enable",
                "width": 2
              },
              "LPWUI": {
                "bit": 7,
                "description": "Low Power Wake Up on Interrupt"
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x400A0000",
              "irq": 23
            }
          ],
          "registers": {
            "VER": {
              "offset": "0x00",
              "size": 32,
              "description": "RNGB Version ID Register"
            },
            "CMD": {
              "offset": "0x04",
              "size": 32,
              "description": "RNGB Command Register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "RNGB Control Register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RNGB Status Register"
            },
            "ESR": {
              "offset": "0x10",
              "size": 32,
              "description": "RNGB Error Status Register"
            },
            "OUT": {
              "offset": "0x14",
              "size": 32,
              "description": "RNGB Output FIFO"
            }
          },
          "bits": {
            "VER": {
              "MINOR": {
                "bit": 0,
                "description": "Minor version number.",
                "width": 8
              },
              "MAJOR": {
                "bit": 8,
                "description": "Major version number.",
                "width": 8
              },
              "TYPE": {
                "bit": 28,
                "description": "Random number generator type",
                "width": 4
              }
            },
            "CMD": {
              "ST": {
                "bit": 0,
                "description": "Self test."
              },
              "GS": {
                "bit": 1,
                "description": "Generate seed."
              },
              "CI": {
                "bit": 4,
                "description": "Clear interrupt."
              },
              "CE": {
                "bit": 5,
                "description": "Clear error."
              },
              "SR": {
                "bit": 6,
                "description": "Software reset."
              }
            },
            "CR": {
              "FUFMOD": {
                "bit": 0,
                "description": "FIFO underflow response mode.",
                "width": 2
              },
              "AR": {
                "bit": 4,
                "description": "Auto-reseed."
              },
              "MASKDONE": {
                "bit": 5,
                "description": "Mask done interrupt."
              },
              "MASKERR": {
                "bit": 6,
                "description": "Mask error interrupt."
              }
            },
            "SR": {
              "BUSY": {
                "bit": 1,
                "description": "Busy."
              },
              "SLP": {
                "bit": 2,
                "description": "Sleep."
              },
              "RS": {
                "bit": 3,
                "description": "Reseed needed."
              },
              "STDN": {
                "bit": 4,
                "description": "Self test done."
              },
              "SDN": {
                "bit": 5,
                "description": "Seed done."
              },
              "NSDN": {
                "bit": 6,
                "description": "New seed done."
              },
              "FIFO_LVL": {
                "bit": 8,
                "description": "FIFO level.",
                "width": 4
              },
              "FIFO_SIZE": {
                "bit": 12,
                "description": "FIFO size.",
                "width": 4
              },
              "ERR": {
                "bit": 16,
                "description": "Error."
              },
              "ST_PF": {
                "bit": 21,
                "description": "Self Test Pass Fail.",
                "width": 3
              },
              "STATPF": {
                "bit": 24,
                "description": "Statistics test pass fail.",
                "width": 8
              }
            },
            "ESR": {
              "LFE": {
                "bit": 0,
                "description": "Linear feedback shift register (LFSR) error."
              },
              "OSCE": {
                "bit": 1,
                "description": "Oscillator error."
              },
              "STE": {
                "bit": 2,
                "description": "Self test error."
              },
              "SATE": {
                "bit": 3,
                "description": "Statistical test error."
              },
              "FUFE": {
                "bit": 4,
                "description": "FIFO underflow error"
              }
            },
            "OUT": {
              "RANDOUT": {
                "bit": 0,
                "description": "Random Output",
                "width": 32
              }
            }
          }
        },
        "SDHC": {
          "instances": [
            {
              "name": "SDHC",
              "base": "0x400B1000",
              "irq": 80
            }
          ],
          "registers": {
            "DSADDR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA System Address Register"
            },
            "BLKATTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Block Attributes Register"
            },
            "CMDARG": {
              "offset": "0x08",
              "size": 32,
              "description": "Command Argument Register"
            },
            "XFERTYP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Transfer Type Register"
            },
            "CMDRSP0": {
              "offset": "0x10",
              "size": 32,
              "description": "Command Response 0"
            },
            "CMDRSP1": {
              "offset": "0x14",
              "size": 32,
              "description": "Command Response 1"
            },
            "CMDRSP2": {
              "offset": "0x18",
              "size": 32,
              "description": "Command Response 2"
            },
            "CMDRSP3": {
              "offset": "0x1C",
              "size": 32,
              "description": "Command Response 3"
            },
            "DATPORT": {
              "offset": "0x20",
              "size": 32,
              "description": "Buffer Data Port Register"
            },
            "PRSSTAT": {
              "offset": "0x24",
              "size": 32,
              "description": "Present State Register"
            },
            "PROCTL": {
              "offset": "0x28",
              "size": 32,
              "description": "Protocol Control Register"
            },
            "SYSCTL": {
              "offset": "0x2C",
              "size": 32,
              "description": "System Control Register"
            },
            "IRQSTAT": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "IRQSTATEN": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt Status Enable Register"
            },
            "IRQSIGEN": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt Signal Enable Register"
            },
            "AC12ERR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Auto CMD12 Error Status Register"
            },
            "HTCAPBLT": {
              "offset": "0x40",
              "size": 32,
              "description": "Host Controller Capabilities"
            },
            "WML": {
              "offset": "0x44",
              "size": 32,
              "description": "Watermark Level Register"
            },
            "FEVT": {
              "offset": "0x50",
              "size": 32,
              "description": "Force Event Register"
            },
            "ADMAES": {
              "offset": "0x54",
              "size": 32,
              "description": "ADMA Error Status Register"
            },
            "ADSADDR": {
              "offset": "0x58",
              "size": 32,
              "description": "ADMA System Address Register"
            },
            "VENDOR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Vendor Specific Register"
            },
            "MMCBOOT": {
              "offset": "0xC4",
              "size": 32,
              "description": "MMC Boot Register"
            },
            "HOSTVER": {
              "offset": "0xFC",
              "size": 32,
              "description": "Host Controller Version"
            }
          },
          "bits": {
            "DSADDR": {
              "DSADDR": {
                "bit": 2,
                "description": "DMA System Address",
                "width": 30
              }
            },
            "BLKATTR": {
              "BLKSIZE": {
                "bit": 0,
                "description": "Transfer Block Size",
                "width": 13
              },
              "BLKCNT": {
                "bit": 16,
                "description": "Blocks Count For Current Transfer",
                "width": 16
              }
            },
            "CMDARG": {
              "CMDARG": {
                "bit": 0,
                "description": "Command Argument",
                "width": 32
              }
            },
            "XFERTYP": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "BCEN": {
                "bit": 1,
                "description": "Block Count Enable"
              },
              "AC12EN": {
                "bit": 2,
                "description": "Auto CMD12 Enable"
              },
              "DTDSEL": {
                "bit": 4,
                "description": "Data Transfer Direction Select"
              },
              "MSBSEL": {
                "bit": 5,
                "description": "Multi/Single Block Select"
              },
              "RSPTYP": {
                "bit": 16,
                "description": "Response Type Select",
                "width": 2
              },
              "CCCEN": {
                "bit": 19,
                "description": "Command CRC Check Enable"
              },
              "CICEN": {
                "bit": 20,
                "description": "Command Index Check Enable"
              },
              "DPSEL": {
                "bit": 21,
                "description": "Data Present Select"
              },
              "CMDTYP": {
                "bit": 22,
                "description": "Command Type",
                "width": 2
              },
              "CMDINX": {
                "bit": 24,
                "description": "Command Index",
                "width": 6
              }
            },
            "CMDRSP0": {
              "CMDRSP0": {
                "bit": 0,
                "description": "Command Response 0",
                "width": 32
              }
            },
            "CMDRSP1": {
              "CMDRSP1": {
                "bit": 0,
                "description": "Command Response 1",
                "width": 32
              }
            },
            "CMDRSP2": {
              "CMDRSP2": {
                "bit": 0,
                "description": "Command Response 2",
                "width": 32
              }
            },
            "CMDRSP3": {
              "CMDRSP3": {
                "bit": 0,
                "description": "Command Response 3",
                "width": 32
              }
            },
            "DATPORT": {
              "DATCONT": {
                "bit": 0,
                "description": "Data Content",
                "width": 32
              }
            },
            "PRSSTAT": {
              "CIHB": {
                "bit": 0,
                "description": "Command Inhibit (CMD)"
              },
              "CDIHB": {
                "bit": 1,
                "description": "Command Inhibit (DAT)"
              },
              "DLA": {
                "bit": 2,
                "description": "Data Line Active"
              },
              "SDSTB": {
                "bit": 3,
                "description": "SD Clock Stable"
              },
              "IPGOFF": {
                "bit": 4,
                "description": "Bus Clock Gated Off Internally"
              },
              "HCKOFF": {
                "bit": 5,
                "description": "System Clock Gated Off Internally"
              },
              "PEROFF": {
                "bit": 6,
                "description": "SDHC clock Gated Off Internally"
              },
              "SDOFF": {
                "bit": 7,
                "description": "SD Clock Gated Off Internally"
              },
              "WTA": {
                "bit": 8,
                "description": "Write Transfer Active"
              },
              "RTA": {
                "bit": 9,
                "description": "Read Transfer Active"
              },
              "BWEN": {
                "bit": 10,
                "description": "Buffer Write Enable"
              },
              "BREN": {
                "bit": 11,
                "description": "Buffer Read Enable"
              },
              "CINS": {
                "bit": 16,
                "description": "Card Inserted"
              },
              "CLSL": {
                "bit": 23,
                "description": "CMD Line Signal Level"
              },
              "DLSL": {
                "bit": 24,
                "description": "DAT Line Signal Level",
                "width": 8
              }
            },
            "PROCTL": {
              "LCTL": {
                "bit": 0,
                "description": "LED Control"
              },
              "DTW": {
                "bit": 1,
                "description": "Data Transfer Width",
                "width": 2
              },
              "D3CD": {
                "bit": 3,
                "description": "DAT3 as Card Detection Pin"
              },
              "EMODE": {
                "bit": 4,
                "description": "Endian Mode",
                "width": 2
              },
              "CDTL": {
                "bit": 6,
                "description": "Card Detect Test Level"
              },
              "CDSS": {
                "bit": 7,
                "description": "Card Detect Signal Selection"
              },
              "DMAS": {
                "bit": 8,
                "description": "DMA Select",
                "width": 2
              },
              "SABGREQ": {
                "bit": 16,
                "description": "Stop At Block Gap Request"
              },
              "CREQ": {
                "bit": 17,
                "description": "Continue Request"
              },
              "RWCTL": {
                "bit": 18,
                "description": "Read Wait Control"
              },
              "IABG": {
                "bit": 19,
                "description": "Interrupt At Block Gap"
              },
              "WECINT": {
                "bit": 24,
                "description": "Wakeup Event Enable On Card Interrupt"
              },
              "WECINS": {
                "bit": 25,
                "description": "Wakeup Event Enable On SD Card Insertion"
              },
              "WECRM": {
                "bit": 26,
                "description": "Wakeup Event Enable On SD Card Removal"
              }
            },
            "SYSCTL": {
              "IPGEN": {
                "bit": 0,
                "description": "IPG Clock Enable"
              },
              "HCKEN": {
                "bit": 1,
                "description": "System Clock Enable"
              },
              "PEREN": {
                "bit": 2,
                "description": "Peripheral Clock Enable"
              },
              "SDCLKEN": {
                "bit": 3,
                "description": "SD Clock Enable"
              },
              "DVS": {
                "bit": 4,
                "description": "Divisor",
                "width": 4
              },
              "SDCLKFS": {
                "bit": 8,
                "description": "SDCLK Frequency Select",
                "width": 8
              },
              "DTOCV": {
                "bit": 16,
                "description": "Data Timeout Counter Value",
                "width": 4
              },
              "RSTA": {
                "bit": 24,
                "description": "Software Reset For ALL"
              },
              "RSTC": {
                "bit": 25,
                "description": "Software Reset For CMD Line"
              },
              "RSTD": {
                "bit": 26,
                "description": "Software Reset For DAT Line"
              },
              "INITA": {
                "bit": 27,
                "description": "Initialization Active"
              }
            },
            "IRQSTAT": {
              "CC": {
                "bit": 0,
                "description": "Command Complete"
              },
              "TC": {
                "bit": 1,
                "description": "Transfer Complete"
              },
              "BGE": {
                "bit": 2,
                "description": "Block Gap Event"
              },
              "DINT": {
                "bit": 3,
                "description": "DMA Interrupt"
              },
              "BWR": {
                "bit": 4,
                "description": "Buffer Write Ready"
              },
              "BRR": {
                "bit": 5,
                "description": "Buffer Read Ready"
              },
              "CINS": {
                "bit": 6,
                "description": "Card Insertion"
              },
              "CRM": {
                "bit": 7,
                "description": "Card Removal"
              },
              "CINT": {
                "bit": 8,
                "description": "Card Interrupt"
              },
              "CTOE": {
                "bit": 16,
                "description": "Command Timeout Error"
              },
              "CCE": {
                "bit": 17,
                "description": "Command CRC Error"
              },
              "CEBE": {
                "bit": 18,
                "description": "Command End Bit Error"
              },
              "CIE": {
                "bit": 19,
                "description": "Command Index Error"
              },
              "DTOE": {
                "bit": 20,
                "description": "Data Timeout Error"
              },
              "DCE": {
                "bit": 21,
                "description": "Data CRC Error"
              },
              "DEBE": {
                "bit": 22,
                "description": "Data End Bit Error"
              },
              "AC12E": {
                "bit": 24,
                "description": "Auto CMD12 Error"
              },
              "DMAE": {
                "bit": 28,
                "description": "DMA Error"
              }
            },
            "IRQSTATEN": {
              "CCSEN": {
                "bit": 0,
                "description": "Command Complete Status Enable"
              },
              "TCSEN": {
                "bit": 1,
                "description": "Transfer Complete Status Enable"
              },
              "BGESEN": {
                "bit": 2,
                "description": "Block Gap Event Status Enable"
              },
              "DINTSEN": {
                "bit": 3,
                "description": "DMA Interrupt Status Enable"
              },
              "BWRSEN": {
                "bit": 4,
                "description": "Buffer Write Ready Status Enable"
              },
              "BRRSEN": {
                "bit": 5,
                "description": "Buffer Read Ready Status Enable"
              },
              "CINSEN": {
                "bit": 6,
                "description": "Card Insertion Status Enable"
              },
              "CRMSEN": {
                "bit": 7,
                "description": "Card Removal Status Enable"
              },
              "CINTSEN": {
                "bit": 8,
                "description": "Card Interrupt Status Enable"
              },
              "CTOESEN": {
                "bit": 16,
                "description": "Command Timeout Error Status Enable"
              },
              "CCESEN": {
                "bit": 17,
                "description": "Command CRC Error Status Enable"
              },
              "CEBESEN": {
                "bit": 18,
                "description": "Command End Bit Error Status Enable"
              },
              "CIESEN": {
                "bit": 19,
                "description": "Command Index Error Status Enable"
              },
              "DTOESEN": {
                "bit": 20,
                "description": "Data Timeout Error Status Enable"
              },
              "DCESEN": {
                "bit": 21,
                "description": "Data CRC Error Status Enable"
              },
              "DEBESEN": {
                "bit": 22,
                "description": "Data End Bit Error Status Enable"
              },
              "AC12ESEN": {
                "bit": 24,
                "description": "Auto CMD12 Error Status Enable"
              },
              "DMAESEN": {
                "bit": 28,
                "description": "DMA Error Status Enable"
              }
            },
            "IRQSIGEN": {
              "CCIEN": {
                "bit": 0,
                "description": "Command Complete Interrupt Enable"
              },
              "TCIEN": {
                "bit": 1,
                "description": "Transfer Complete Interrupt Enable"
              },
              "BGEIEN": {
                "bit": 2,
                "description": "Block Gap Event Interrupt Enable"
              },
              "DINTIEN": {
                "bit": 3,
                "description": "DMA Interrupt Enable"
              },
              "BWRIEN": {
                "bit": 4,
                "description": "Buffer Write Ready Interrupt Enable"
              },
              "BRRIEN": {
                "bit": 5,
                "description": "Buffer Read Ready Interrupt Enable"
              },
              "CINSIEN": {
                "bit": 6,
                "description": "Card Insertion Interrupt Enable"
              },
              "CRMIEN": {
                "bit": 7,
                "description": "Card Removal Interrupt Enable"
              },
              "CINTIEN": {
                "bit": 8,
                "description": "Card Interrupt Enable"
              },
              "CTOEIEN": {
                "bit": 16,
                "description": "Command Timeout Error Interrupt Enable"
              },
              "CCEIEN": {
                "bit": 17,
                "description": "Command CRC Error Interrupt Enable"
              },
              "CEBEIEN": {
                "bit": 18,
                "description": "Command End Bit Error Interrupt Enable"
              },
              "CIEIEN": {
                "bit": 19,
                "description": "Command Index Error Interrupt Enable"
              },
              "DTOEIEN": {
                "bit": 20,
                "description": "Data Timeout Error Interrupt Enable"
              },
              "DCEIEN": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Enable"
              },
              "DEBEIEN": {
                "bit": 22,
                "description": "Data End Bit Error Interrupt Enable"
              },
              "AC12EIEN": {
                "bit": 24,
                "description": "Auto CMD12 Error Interrupt Enable"
              },
              "DMAEIEN": {
                "bit": 28,
                "description": "DMA Error Interrupt Enable"
              }
            },
            "AC12ERR": {
              "AC12NE": {
                "bit": 0,
                "description": "Auto CMD12 Not Executed"
              },
              "AC12TOE": {
                "bit": 1,
                "description": "Auto CMD12 Timeout Error"
              },
              "AC12EBE": {
                "bit": 2,
                "description": "Auto CMD12 End Bit Error"
              },
              "AC12CE": {
                "bit": 3,
                "description": "Auto CMD12 CRC Error"
              },
              "AC12IE": {
                "bit": 4,
                "description": "Auto CMD12 Index Error"
              },
              "CNIBAC12E": {
                "bit": 7,
                "description": "Command Not Issued By Auto CMD12 Error"
              }
            },
            "HTCAPBLT": {
              "MBL": {
                "bit": 16,
                "description": "Max Block Length",
                "width": 3
              },
              "ADMAS": {
                "bit": 20,
                "description": "ADMA Support"
              },
              "HSS": {
                "bit": 21,
                "description": "High Speed Support"
              },
              "DMAS": {
                "bit": 22,
                "description": "DMA Support"
              },
              "SRS": {
                "bit": 23,
                "description": "Suspend/Resume Support"
              },
              "VS33": {
                "bit": 24,
                "description": "Voltage Support 3.3 V"
              },
              "VS30": {
                "bit": 25,
                "description": "Voltage Support 3.0 V"
              },
              "VS18": {
                "bit": 26,
                "description": "Voltage Support 1.8 V"
              }
            },
            "WML": {
              "RDWML": {
                "bit": 0,
                "description": "Read Watermark Level",
                "width": 8
              },
              "WRWML": {
                "bit": 16,
                "description": "Write Watermark Level",
                "width": 8
              },
              "WRBRSTLEN": {
                "bit": 24,
                "description": "no description available",
                "width": 5
              }
            },
            "FEVT": {
              "AC12NE": {
                "bit": 0,
                "description": "Force Event Auto Command 12 Not Executed"
              },
              "AC12TOE": {
                "bit": 1,
                "description": "Force Event Auto Command 12 Time Out Error"
              },
              "AC12CE": {
                "bit": 2,
                "description": "Force Event Auto Command 12 CRC Error"
              },
              "AC12EBE": {
                "bit": 3,
                "description": "Force Event Auto Command 12 End Bit Error"
              },
              "AC12IE": {
                "bit": 4,
                "description": "Force Event Auto Command 12 Index Error"
              },
              "CNIBAC12E": {
                "bit": 7,
                "description": "Force Event Command Not Executed By Auto Command 12 Error"
              },
              "CTOE": {
                "bit": 16,
                "description": "Force Event Command Time Out Error"
              },
              "CCE": {
                "bit": 17,
                "description": "Force Event Command CRC Error"
              },
              "CEBE": {
                "bit": 18,
                "description": "Force Event Command End Bit Error"
              },
              "CIE": {
                "bit": 19,
                "description": "Force Event Command Index Error"
              },
              "DTOE": {
                "bit": 20,
                "description": "Force Event Data Time Out Error"
              },
              "DCE": {
                "bit": 21,
                "description": "Force Event Data CRC Error"
              },
              "DEBE": {
                "bit": 22,
                "description": "Force Event Data End Bit Error"
              },
              "AC12E": {
                "bit": 24,
                "description": "Force Event Auto Command 12 Error"
              },
              "DMAE": {
                "bit": 28,
                "description": "Force Event DMA Error"
              },
              "CINT": {
                "bit": 31,
                "description": "Force Event Card Interrupt"
              }
            },
            "ADMAES": {
              "ADMAES": {
                "bit": 0,
                "description": "ADMA Error State (when ADMA Error is occurred.)",
                "width": 2
              },
              "ADMALME": {
                "bit": 2,
                "description": "ADMA Length Mismatch Error"
              },
              "ADMADCE": {
                "bit": 3,
                "description": "ADMA Descritor Error"
              }
            },
            "ADSADDR": {
              "ADSADDR": {
                "bit": 2,
                "description": "ADMA System Address",
                "width": 30
              }
            },
            "VENDOR": {
              "EXTDMAEN": {
                "bit": 0,
                "description": "External DMA Request Enable"
              },
              "EXBLKNU": {
                "bit": 1,
                "description": "Exact block number block read enable for SDIO CMD53"
              },
              "INTSTVAL": {
                "bit": 16,
                "description": "Internal State Value",
                "width": 8
              }
            },
            "MMCBOOT": {
              "DTOCVACK": {
                "bit": 0,
                "description": "Boot ACK time out counter value.",
                "width": 4
              },
              "BOOTACK": {
                "bit": 4,
                "description": "Boot ack mode select"
              },
              "BOOTMODE": {
                "bit": 5,
                "description": "Boot mode select"
              },
              "BOOTEN": {
                "bit": 6,
                "description": "Boot mode enable"
              },
              "AUTOSABGEN": {
                "bit": 7,
                "description": "no description available"
              },
              "BOOTBLKCNT": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "HOSTVER": {
              "SVN": {
                "bit": 0,
                "description": "Specification Version Number",
                "width": 8
              },
              "VVN": {
                "bit": 8,
                "description": "Vendor Version Number",
                "width": 8
              }
            }
          }
        },
        "LCD": {
          "instances": [
            {
              "name": "LCD",
              "base": "0x400BE000",
              "irq": 86
            }
          ],
          "registers": {
            "GCR": {
              "offset": "0x00",
              "size": 32,
              "description": "LCD general control register"
            },
            "AR": {
              "offset": "0x04",
              "size": 32,
              "description": "LCD auxiliary register"
            },
            "FDCR": {
              "offset": "0x08",
              "size": 32,
              "description": "LCD fault detect control register"
            },
            "FDSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "LCD fault detect status register"
            },
            "PEN%s": {
              "offset": "0x10",
              "size": 32,
              "description": "LCD pin enable register"
            },
            "BPEN%s": {
              "offset": "0x18",
              "size": 32,
              "description": "LCD backplane enable register"
            },
            "WF3TO0": {
              "offset": "0x20",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF0": {
              "offset": "0x20",
              "size": 8,
              "description": "LCD Waveform Register 0."
            },
            "WF1": {
              "offset": "0x21",
              "size": 8,
              "description": "LCD Waveform Register 1."
            },
            "WF2": {
              "offset": "0x22",
              "size": 8,
              "description": "LCD Waveform Register 2."
            },
            "WF3": {
              "offset": "0x23",
              "size": 8,
              "description": "LCD Waveform Register 3."
            },
            "WF7TO4": {
              "offset": "0x24",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF4": {
              "offset": "0x24",
              "size": 8,
              "description": "LCD Waveform Register 4."
            },
            "WF5": {
              "offset": "0x25",
              "size": 8,
              "description": "LCD Waveform Register 5."
            },
            "WF6": {
              "offset": "0x26",
              "size": 8,
              "description": "LCD Waveform Register 6."
            },
            "WF7": {
              "offset": "0x27",
              "size": 8,
              "description": "LCD Waveform Register 7."
            },
            "WF11TO8": {
              "offset": "0x28",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF8": {
              "offset": "0x28",
              "size": 8,
              "description": "LCD Waveform Register 8."
            },
            "WF9": {
              "offset": "0x29",
              "size": 8,
              "description": "LCD Waveform Register 9."
            },
            "WF10": {
              "offset": "0x2A",
              "size": 8,
              "description": "LCD Waveform Register 10."
            },
            "WF11": {
              "offset": "0x2B",
              "size": 8,
              "description": "LCD Waveform Register 11."
            },
            "WF15TO12": {
              "offset": "0x2C",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF12": {
              "offset": "0x2C",
              "size": 8,
              "description": "LCD Waveform Register 12."
            },
            "WF13": {
              "offset": "0x2D",
              "size": 8,
              "description": "LCD Waveform Register 13."
            },
            "WF14": {
              "offset": "0x2E",
              "size": 8,
              "description": "LCD Waveform Register 14."
            },
            "WF15": {
              "offset": "0x2F",
              "size": 8,
              "description": "LCD Waveform Register 15."
            },
            "WF19TO16": {
              "offset": "0x30",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF16": {
              "offset": "0x30",
              "size": 8,
              "description": "LCD Waveform Register 16."
            },
            "WF17": {
              "offset": "0x31",
              "size": 8,
              "description": "LCD Waveform Register 17."
            },
            "WF18": {
              "offset": "0x32",
              "size": 8,
              "description": "LCD Waveform Register 18."
            },
            "WF19": {
              "offset": "0x33",
              "size": 8,
              "description": "LCD Waveform Register 19."
            },
            "WF23TO20": {
              "offset": "0x34",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF20": {
              "offset": "0x34",
              "size": 8,
              "description": "LCD Waveform Register 20."
            },
            "WF21": {
              "offset": "0x35",
              "size": 8,
              "description": "LCD Waveform Register 21."
            },
            "WF22": {
              "offset": "0x36",
              "size": 8,
              "description": "LCD Waveform Register 22."
            },
            "WF23": {
              "offset": "0x37",
              "size": 8,
              "description": "LCD Waveform Register 23."
            },
            "WF27TO24": {
              "offset": "0x38",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF24": {
              "offset": "0x38",
              "size": 8,
              "description": "LCD Waveform Register 24."
            },
            "WF25": {
              "offset": "0x39",
              "size": 8,
              "description": "LCD Waveform Register 25."
            },
            "WF26": {
              "offset": "0x3A",
              "size": 8,
              "description": "LCD Waveform Register 26."
            },
            "WF27": {
              "offset": "0x3B",
              "size": 8,
              "description": "LCD Waveform Register 27."
            },
            "WF31TO28": {
              "offset": "0x3C",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF28": {
              "offset": "0x3C",
              "size": 8,
              "description": "LCD Waveform Register 28."
            },
            "WF29": {
              "offset": "0x3D",
              "size": 8,
              "description": "LCD Waveform Register 29."
            },
            "WF30": {
              "offset": "0x3E",
              "size": 8,
              "description": "LCD Waveform Register 30."
            },
            "WF31": {
              "offset": "0x3F",
              "size": 8,
              "description": "LCD Waveform Register 31."
            },
            "WF35TO32": {
              "offset": "0x40",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF32": {
              "offset": "0x40",
              "size": 8,
              "description": "LCD Waveform Register 32."
            },
            "WF33": {
              "offset": "0x41",
              "size": 8,
              "description": "LCD Waveform Register 33."
            },
            "WF34": {
              "offset": "0x42",
              "size": 8,
              "description": "LCD Waveform Register 34."
            },
            "WF35": {
              "offset": "0x43",
              "size": 8,
              "description": "LCD Waveform Register 35."
            },
            "WF39TO36": {
              "offset": "0x44",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF36": {
              "offset": "0x44",
              "size": 8,
              "description": "LCD Waveform Register 36."
            },
            "WF37": {
              "offset": "0x45",
              "size": 8,
              "description": "LCD Waveform Register 37."
            },
            "WF38": {
              "offset": "0x46",
              "size": 8,
              "description": "LCD Waveform Register 38."
            },
            "WF39": {
              "offset": "0x47",
              "size": 8,
              "description": "LCD Waveform Register 39."
            },
            "WF43TO40": {
              "offset": "0x48",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF40": {
              "offset": "0x48",
              "size": 8,
              "description": "LCD Waveform Register 40."
            },
            "WF41": {
              "offset": "0x49",
              "size": 8,
              "description": "LCD Waveform Register 41."
            },
            "WF42": {
              "offset": "0x4A",
              "size": 8,
              "description": "LCD Waveform Register 42."
            },
            "WF43": {
              "offset": "0x4B",
              "size": 8,
              "description": "LCD Waveform Register 43."
            },
            "WF47TO44": {
              "offset": "0x4C",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF44": {
              "offset": "0x4C",
              "size": 8,
              "description": "LCD Waveform Register 44."
            },
            "WF45": {
              "offset": "0x4D",
              "size": 8,
              "description": "LCD Waveform Register 45."
            },
            "WF46": {
              "offset": "0x4E",
              "size": 8,
              "description": "LCD Waveform Register 46."
            },
            "WF47": {
              "offset": "0x4F",
              "size": 8,
              "description": "LCD Waveform Register 47."
            },
            "WF51TO48": {
              "offset": "0x50",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF48": {
              "offset": "0x50",
              "size": 8,
              "description": "LCD Waveform Register 48."
            },
            "WF49": {
              "offset": "0x51",
              "size": 8,
              "description": "LCD Waveform Register 49."
            },
            "WF50": {
              "offset": "0x52",
              "size": 8,
              "description": "LCD Waveform Register 50."
            },
            "WF51": {
              "offset": "0x53",
              "size": 8,
              "description": "LCD Waveform Register 51."
            },
            "WF55TO52": {
              "offset": "0x54",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF52": {
              "offset": "0x54",
              "size": 8,
              "description": "LCD Waveform Register 52."
            },
            "WF53": {
              "offset": "0x55",
              "size": 8,
              "description": "LCD Waveform Register 53."
            },
            "WF54": {
              "offset": "0x56",
              "size": 8,
              "description": "LCD Waveform Register 54."
            },
            "WF55": {
              "offset": "0x57",
              "size": 8,
              "description": "LCD Waveform Register 55."
            },
            "WF59TO56": {
              "offset": "0x58",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF56": {
              "offset": "0x58",
              "size": 8,
              "description": "LCD Waveform Register 56."
            },
            "WF57": {
              "offset": "0x59",
              "size": 8,
              "description": "LCD Waveform Register 57."
            },
            "WF58": {
              "offset": "0x5A",
              "size": 8,
              "description": "LCD Waveform Register 58."
            },
            "WF59": {
              "offset": "0x5B",
              "size": 8,
              "description": "LCD Waveform Register 59."
            },
            "WF63TO60": {
              "offset": "0x5C",
              "size": 32,
              "description": "LCD waveform register"
            },
            "WF60": {
              "offset": "0x5C",
              "size": 8,
              "description": "LCD Waveform Register 60."
            },
            "WF61": {
              "offset": "0x5D",
              "size": 8,
              "description": "LCD Waveform Register 61."
            },
            "WF62": {
              "offset": "0x5E",
              "size": 8,
              "description": "LCD Waveform Register 62."
            },
            "WF63": {
              "offset": "0x5F",
              "size": 8,
              "description": "LCD Waveform Register 63."
            }
          },
          "bits": {
            "GCR": {
              "DUTY": {
                "bit": 0,
                "description": "LCD duty select",
                "width": 3
              },
              "LCLK": {
                "bit": 3,
                "description": "LCD clock prescaler",
                "width": 3
              },
              "SOURCE": {
                "bit": 6,
                "description": "LCD clock source select"
              },
              "LCDEN": {
                "bit": 7,
                "description": "LCD driver enable"
              },
              "LCDSTP": {
                "bit": 8,
                "description": "LCD driver, charge pump, resistor bias network, and voltage regulator while in Stop mode."
              },
              "LCDWAIT": {
                "bit": 9,
                "description": "LCD driver, charge pump, resistor bias network, and voltage regulator stop while in Wait mode."
              },
              "ALTDIV": {
                "bit": 12,
                "description": "LCD alternate clock divider",
                "width": 2
              },
              "FDCIEN": {
                "bit": 14,
                "description": "LCD fault detection complete interrupt enable"
              },
              "LCDIEN": {
                "bit": 15,
                "description": "LCD frame frequency interrupt enable"
              },
              "VSUPPLY": {
                "bit": 16,
                "description": "Voltage supply control",
                "width": 2
              },
              "LADJ": {
                "bit": 20,
                "description": "Load adjust",
                "width": 2
              },
              "HREFSEL": {
                "bit": 22,
                "description": "High reference select"
              },
              "CPSEL": {
                "bit": 23,
                "description": "Charge pump or resistor bias select"
              },
              "RVTRIM": {
                "bit": 24,
                "description": "Regulated voltage trim",
                "width": 4
              },
              "RVEN": {
                "bit": 31,
                "description": "Regulated voltage enable"
              }
            },
            "AR": {
              "BRATE": {
                "bit": 0,
                "description": "Blink-rate configuration",
                "width": 3
              },
              "BMODE": {
                "bit": 3,
                "description": "Blink mode"
              },
              "BLANK": {
                "bit": 5,
                "description": "Blank display mode"
              },
              "ALT": {
                "bit": 6,
                "description": "Alternate display mode"
              },
              "BLINK": {
                "bit": 7,
                "description": "Blink command"
              },
              "LCDIF": {
                "bit": 15,
                "description": "LCD frame frequency interrupt flag"
              }
            },
            "FDCR": {
              "FDPINID": {
                "bit": 0,
                "description": "Fault detect pin ID",
                "width": 6
              },
              "FDBPEN": {
                "bit": 6,
                "description": "Fault detect backplane enable"
              },
              "FDEN": {
                "bit": 7,
                "description": "Fault detect enable"
              },
              "FDSWW": {
                "bit": 9,
                "description": "Fault detect sample window width",
                "width": 3
              },
              "FDPRS": {
                "bit": 12,
                "description": "Fault detect clock prescaler",
                "width": 3
              }
            },
            "FDSR": {
              "FDCNT": {
                "bit": 0,
                "description": "Fault detect counter",
                "width": 8
              },
              "FDCF": {
                "bit": 15,
                "description": "Fault detection complete flag"
              }
            },
            "PEN%s": {
              "PEN": {
                "bit": 0,
                "description": "LCD pin enable",
                "width": 32
              }
            },
            "BPEN%s": {
              "BPEN": {
                "bit": 0,
                "description": "Backplane enable",
                "width": 32
              }
            },
            "WF3TO0": {
              "WF0": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF1": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF2": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF3": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF0": {
              "BPALCD0": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD0": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD0": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD0": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD0": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD0": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD0": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD0": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF1": {
              "BPALCD1": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD1": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD1": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD1": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD1": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD1": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD1": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD1": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF2": {
              "BPALCD2": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD2": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD2": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD2": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD2": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD2": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD2": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD2": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF3": {
              "BPALCD3": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD3": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD3": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD3": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD3": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD3": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD3": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD3": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF7TO4": {
              "WF4": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF5": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF6": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF7": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF4": {
              "BPALCD4": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD4": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD4": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD4": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD4": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD4": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD4": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD4": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF5": {
              "BPALCD5": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD5": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD5": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD5": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD5": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD5": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD5": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD5": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF6": {
              "BPALCD6": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD6": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD6": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD6": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD6": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD6": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD6": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD6": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF7": {
              "BPALCD7": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD7": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD7": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD7": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD7": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD7": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD7": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD7": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF11TO8": {
              "WF8": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF9": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF10": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF11": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF8": {
              "BPALCD8": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD8": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD8": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD8": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD8": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD8": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD8": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD8": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF9": {
              "BPALCD9": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD9": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD9": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD9": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD9": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD9": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD9": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD9": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF10": {
              "BPALCD10": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD10": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD10": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD10": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD10": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD10": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD10": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD10": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF11": {
              "BPALCD11": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD11": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD11": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD11": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD11": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD11": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD11": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD11": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF15TO12": {
              "WF12": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF13": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF14": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF15": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF12": {
              "BPALCD12": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD12": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD12": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD12": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD12": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD12": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD12": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD12": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF13": {
              "BPALCD13": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD13": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD13": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD13": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD13": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD13": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD13": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD13": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF14": {
              "BPALCD14": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD14": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD14": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD14": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD14": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD14": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD14": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD14": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF15": {
              "BPALCD15": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD15": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD15": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD15": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD15": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD15": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD15": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD15": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF19TO16": {
              "WF16": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF17": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF18": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF19": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF16": {
              "BPALCD16": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD16": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD16": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD16": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD16": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD16": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD16": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD16": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF17": {
              "BPALCD17": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD17": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD17": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD17": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD17": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD17": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD17": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD17": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF18": {
              "BPALCD18": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD18": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD18": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD18": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD18": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD18": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD18": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD18": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF19": {
              "BPALCD19": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD19": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD19": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD19": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD19": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD19": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD19": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD19": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF23TO20": {
              "WF20": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF21": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF22": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF23": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF20": {
              "BPALCD20": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD20": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD20": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD20": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD20": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD20": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD20": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD20": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF21": {
              "BPALCD21": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD21": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD21": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD21": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD21": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD21": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD21": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD21": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF22": {
              "BPALCD22": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD22": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD22": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD22": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD22": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD22": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD22": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD22": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF23": {
              "BPALCD23": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD23": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD23": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD23": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD23": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD23": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD23": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD23": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF27TO24": {
              "WF24": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF25": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF26": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF27": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF24": {
              "BPALCD24": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD24": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD24": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD24": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD24": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD24": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD24": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD24": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF25": {
              "BPALCD25": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD25": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD25": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD25": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD25": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD25": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD25": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD25": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF26": {
              "BPALCD26": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD26": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD26": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD26": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD26": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD26": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD26": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD26": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF27": {
              "BPALCD27": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD27": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD27": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD27": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD27": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD27": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD27": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD27": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF31TO28": {
              "WF28": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF29": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF30": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF31": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF28": {
              "BPALCD28": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD28": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD28": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD28": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD28": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD28": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD28": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD28": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF29": {
              "BPALCD29": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD29": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD29": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD29": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD29": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD29": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD29": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD29": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF30": {
              "BPALCD30": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD30": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD30": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD30": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD30": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD30": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD30": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD30": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF31": {
              "BPALCD31": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD31": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD31": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD31": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD31": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD31": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD31": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD31": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF35TO32": {
              "WF32": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF33": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF34": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF35": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF32": {
              "BPALCD32": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD32": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD32": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD32": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD32": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD32": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD32": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD32": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF33": {
              "BPALCD33": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD33": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD33": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD33": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD33": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD33": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD33": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD33": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF34": {
              "BPALCD34": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD34": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD34": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD34": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD34": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD34": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD34": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD34": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF35": {
              "BPALCD35": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD35": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD35": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD35": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD35": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD35": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD35": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD35": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF39TO36": {
              "WF36": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF37": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF38": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF39": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF36": {
              "BPALCD36": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD36": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD36": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD36": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD36": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD36": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD36": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD36": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF37": {
              "BPALCD37": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD37": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD37": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD37": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD37": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD37": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD37": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD37": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF38": {
              "BPALCD38": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD38": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD38": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD38": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD38": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD38": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD38": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD38": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF39": {
              "BPALCD39": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD39": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD39": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD39": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD39": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD39": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD39": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD39": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF43TO40": {
              "WF40": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF41": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF42": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF43": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF40": {
              "BPALCD40": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD40": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD40": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD40": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD40": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD40": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD40": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD40": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF41": {
              "BPALCD41": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD41": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD41": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD41": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD41": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD41": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD41": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD41": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF42": {
              "BPALCD42": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD42": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD42": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD42": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD42": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD42": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD42": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD42": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF43": {
              "BPALCD43": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD43": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD43": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD43": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD43": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD43": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD43": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD43": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF47TO44": {
              "WF44": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF45": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF46": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF47": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF44": {
              "BPALCD44": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD44": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD44": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD44": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD44": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD44": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD44": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD44": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF45": {
              "BPALCD45": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD45": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD45": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD45": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD45": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD45": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD45": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD45": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF46": {
              "BPALCD46": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD46": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD46": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD46": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD46": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD46": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD46": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD46": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF47": {
              "BPALCD47": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD47": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD47": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD47": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD47": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD47": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD47": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD47": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF51TO48": {
              "WF48": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF49": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF50": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF51": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF48": {
              "BPALCD48": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD48": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD48": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD48": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD48": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD48": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD48": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD48": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF49": {
              "BPALCD49": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD49": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD49": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD49": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD49": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD49": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD49": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD49": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF50": {
              "BPALCD50": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD50": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD50": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD50": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD50": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD50": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD50": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD50": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF51": {
              "BPALCD51": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD51": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD51": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD51": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD51": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD51": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD51": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD51": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF55TO52": {
              "WF52": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF53": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF54": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF55": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF52": {
              "BPALCD52": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD52": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD52": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD52": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD52": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD52": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD52": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD52": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF53": {
              "BPALCD53": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD53": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD53": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD53": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD53": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD53": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD53": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD53": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF54": {
              "BPALCD54": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD54": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD54": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD54": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD54": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD54": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD54": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD54": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF55": {
              "BPALCD55": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD55": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD55": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD55": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD55": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD55": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD55": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD55": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF59TO56": {
              "WF56": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF57": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF58": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF59": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF56": {
              "BPALCD56": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD56": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD56": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD56": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD56": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD56": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD56": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD56": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF57": {
              "BPALCD57": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD57": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD57": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD57": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD57": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD57": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD57": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD57": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF58": {
              "BPALCD58": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD58": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD58": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD58": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD58": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD58": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD58": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD58": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF59": {
              "BPALCD59": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD59": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD59": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD59": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD59": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD59": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD59": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD59": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF63TO60": {
              "WF60": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "WF61": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "WF62": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "WF63": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "WF60": {
              "BPALCD60": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD60": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD60": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD60": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD60": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD60": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD60": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD60": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF61": {
              "BPALCD61": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD61": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD61": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD61": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD61": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD61": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD61": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD61": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF62": {
              "BPALCD62": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD62": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD62": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD62": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD62": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD62": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD62": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD62": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF63": {
              "BPALCD63": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD63": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD63": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD63": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD63": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD63": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD63": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD63": {
                "bit": 7,
                "description": "no description available"
              }
            }
          }
        },
        "ENET": {
          "instances": [
            {
              "name": "ENET",
              "base": "0x400C0000",
              "irq": 75
            }
          ],
          "registers": {
            "EIR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Event Register"
            },
            "EIMR": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "RDAR": {
              "offset": "0x10",
              "size": 32,
              "description": "Receive Descriptor Active Register"
            },
            "TDAR": {
              "offset": "0x14",
              "size": 32,
              "description": "Transmit Descriptor Active Register"
            },
            "ECR": {
              "offset": "0x24",
              "size": 32,
              "description": "Ethernet Control Register"
            },
            "MMFR": {
              "offset": "0x40",
              "size": 32,
              "description": "MII Management Frame Register"
            },
            "MSCR": {
              "offset": "0x44",
              "size": 32,
              "description": "MII Speed Control Register"
            },
            "MIBC": {
              "offset": "0x64",
              "size": 32,
              "description": "MIB Control Register"
            },
            "RCR": {
              "offset": "0x84",
              "size": 32,
              "description": "Receive Control Register"
            },
            "TCR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Transmit Control Register"
            },
            "PALR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Physical Address Lower Register"
            },
            "PAUR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Physical Address Upper Register"
            },
            "OPD": {
              "offset": "0xEC",
              "size": 32,
              "description": "Opcode/Pause Duration Register"
            },
            "IAUR": {
              "offset": "0x118",
              "size": 32,
              "description": "Descriptor Individual Upper Address Register"
            },
            "IALR": {
              "offset": "0x11C",
              "size": 32,
              "description": "Descriptor Individual Lower Address Register"
            },
            "GAUR": {
              "offset": "0x120",
              "size": 32,
              "description": "Descriptor Group Upper Address Register"
            },
            "GALR": {
              "offset": "0x124",
              "size": 32,
              "description": "Descriptor Group Lower Address Register"
            },
            "TFWR": {
              "offset": "0x144",
              "size": 32,
              "description": "Transmit FIFO Watermark Register"
            },
            "RDSR": {
              "offset": "0x180",
              "size": 32,
              "description": "Receive Descriptor Ring Start Register"
            },
            "TDSR": {
              "offset": "0x184",
              "size": 32,
              "description": "Transmit Buffer Descriptor Ring Start Register"
            },
            "MRBR": {
              "offset": "0x188",
              "size": 32,
              "description": "Maximum Receive Buffer Size Register"
            },
            "RSFL": {
              "offset": "0x190",
              "size": 32,
              "description": "Receive FIFO Section Full Threshold"
            },
            "RSEM": {
              "offset": "0x194",
              "size": 32,
              "description": "Receive FIFO Section Empty Threshold"
            },
            "RAEM": {
              "offset": "0x198",
              "size": 32,
              "description": "Receive FIFO Almost Empty Threshold"
            },
            "RAFL": {
              "offset": "0x19C",
              "size": 32,
              "description": "Receive FIFO Almost Full Threshold"
            },
            "TSEM": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Transmit FIFO Section Empty Threshold"
            },
            "TAEM": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Transmit FIFO Almost Empty Threshold"
            },
            "TAFL": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Transmit FIFO Almost Full Threshold"
            },
            "TIPG": {
              "offset": "0x1AC",
              "size": 32,
              "description": "Transmit Inter-Packet Gap"
            },
            "FTRL": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Frame Truncation Length"
            },
            "TACC": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Transmit Accelerator Function Configuration"
            },
            "RACC": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Receive Accelerator Function Configuration"
            },
            "RMON_T_DROP": {
              "offset": "0x200",
              "size": 32,
              "description": "Count of frames not counted correctly (RMON_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable."
            },
            "RMON_T_PACKETS": {
              "offset": "0x204",
              "size": 32,
              "description": "RMON Tx packet count (RMON_T_PACKETS)"
            },
            "RMON_T_BC_PKT": {
              "offset": "0x208",
              "size": 32,
              "description": "RMON Tx Broadcast Packets (RMON_T_BC_PKT)"
            },
            "RMON_T_MC_PKT": {
              "offset": "0x20C",
              "size": 32,
              "description": "RMON Tx Multicast Packets (RMON_T_MC_PKT)"
            },
            "RMON_T_CRC_ALIGN": {
              "offset": "0x210",
              "size": 32,
              "description": "RMON Tx Packets w CRC/Align error (RMON_T_CRC_ALIGN)"
            },
            "RMON_T_UNDERSIZE": {
              "offset": "0x214",
              "size": 32,
              "description": "RMON Tx Packets < 64 bytes, good CRC (RMON_T_UNDERSIZE)"
            },
            "RMON_T_OVERSIZE": {
              "offset": "0x218",
              "size": 32,
              "description": "RMON Tx Packets > MAX_FL bytes, good CRC (RMON_T_OVERSIZE)"
            },
            "RMON_T_FRAG": {
              "offset": "0x21C",
              "size": 32,
              "description": "RMON Tx Packets < 64 bytes, bad CRC (RMON_T_FRAG)"
            },
            "RMON_T_JAB": {
              "offset": "0x220",
              "size": 32,
              "description": "RMON Tx Packets > MAX_FL bytes, bad CRC (RMON_T_JAB)"
            },
            "RMON_T_COL": {
              "offset": "0x224",
              "size": 32,
              "description": "RMON Tx collision count (RMON_T_COL)"
            },
            "RMON_T_P64": {
              "offset": "0x228",
              "size": 32,
              "description": "RMON Tx 64 byte packets (RMON_T_P64)"
            },
            "RMON_T_P65TO127": {
              "offset": "0x22C",
              "size": 32,
              "description": "RMON Tx 65 to 127 byte packets (RMON_T_P65TO127)"
            },
            "RMON_T_P128TO255": {
              "offset": "0x230",
              "size": 32,
              "description": "RMON Tx 128 to 255 byte packets (RMON_T_P128TO255)"
            },
            "RMON_T_P256TO511": {
              "offset": "0x234",
              "size": 32,
              "description": "RMON Tx 256 to 511 byte packets (RMON_T_P256TO511)"
            },
            "RMON_T_P512TO1023": {
              "offset": "0x238",
              "size": 32,
              "description": "RMON Tx 512 to 1023 byte packets (RMON_T_P512TO1023)"
            },
            "RMON_T_P1024TO2047": {
              "offset": "0x23C",
              "size": 32,
              "description": "RMON Tx 1024 to 2047 byte packets (RMON_T_P1024TO2047)"
            },
            "RMON_T_P_GTE2048": {
              "offset": "0x240",
              "size": 32,
              "description": "RMON Tx packets w > 2048 bytes (RMON_T_P_GTE2048)"
            },
            "RMON_T_OCTETS": {
              "offset": "0x244",
              "size": 32,
              "description": "RMON Tx Octets (RMON_T_OCTETS)"
            },
            "IEEE_T_DROP": {
              "offset": "0x248",
              "size": 32,
              "description": "Count of frames not counted correctly (IEEE_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable."
            },
            "IEEE_T_FRAME_OK": {
              "offset": "0x24C",
              "size": 32,
              "description": "Frames Transmitted OK (IEEE_T_FRAME_OK)"
            },
            "IEEE_T_1COL": {
              "offset": "0x250",
              "size": 32,
              "description": "Frames Transmitted with Single Collision (IEEE_T_1COL)"
            },
            "IEEE_T_MCOL": {
              "offset": "0x254",
              "size": 32,
              "description": "Frames Transmitted with Multiple Collisions (IEEE_T_MCOL)"
            },
            "IEEE_T_DEF": {
              "offset": "0x258",
              "size": 32,
              "description": "Frames Transmitted after Deferral Delay (IEEE_T_DEF)"
            },
            "IEEE_T_LCOL": {
              "offset": "0x25C",
              "size": 32,
              "description": "Frames Transmitted with Late Collision (IEEE_T_LCOL)"
            },
            "IEEE_T_EXCOL": {
              "offset": "0x260",
              "size": 32,
              "description": "Frames Transmitted with Excessive Collisions (IEEE_T_EXCOL)"
            },
            "IEEE_T_MACERR": {
              "offset": "0x264",
              "size": 32,
              "description": "Frames Transmitted with Tx FIFO Underrun (IEEE_T_MACERR)"
            },
            "IEEE_T_CSERR": {
              "offset": "0x268",
              "size": 32,
              "description": "Frames Transmitted with Carrier Sense Error (IEEE_T_CSERR)"
            },
            "IEEE_T_SQE": {
              "offset": "0x26C",
              "size": 32,
              "description": "Frames Transmitted with SQE Error (IEEE_T_SQE). NOTE: Counter not implemented (read 0 always) as no SQE information is available."
            },
            "IEEE_T_FDXFC": {
              "offset": "0x270",
              "size": 32,
              "description": "Flow Control Pause frames transmitted (IEEE_T_FDXFC)"
            },
            "IEEE_T_OCTETS_OK": {
              "offset": "0x274",
              "size": 32,
              "description": "Octet count for Frames Transmitted w/o Error (IEEE_T_OCTETS_OK). NOTE: Counts total octets (includes header and FCS fields)."
            },
            "RMON_R_PACKETS": {
              "offset": "0x284",
              "size": 32,
              "description": "RMON Rx packet count (RMON_R_PACKETS)"
            },
            "RMON_R_BC_PKT": {
              "offset": "0x288",
              "size": 32,
              "description": "RMON Rx Broadcast Packets (RMON_R_BC_PKT)"
            },
            "RMON_R_MC_PKT": {
              "offset": "0x28C",
              "size": 32,
              "description": "RMON Rx Multicast Packets (RMON_R_MC_PKT)"
            },
            "RMON_R_CRC_ALIGN": {
              "offset": "0x290",
              "size": 32,
              "description": "RMON Rx Packets w CRC/Align error (RMON_R_CRC_ALIGN)"
            },
            "RMON_R_UNDERSIZE": {
              "offset": "0x294",
              "size": 32,
              "description": "RMON Rx Packets < 64 bytes, good CRC (RMON_R_UNDERSIZE)"
            },
            "RMON_R_OVERSIZE": {
              "offset": "0x298",
              "size": 32,
              "description": "RMON Rx Packets > MAX_FL bytes, good CRC (RMON_R_OVERSIZE)"
            },
            "RMON_R_FRAG": {
              "offset": "0x29C",
              "size": 32,
              "description": "RMON Rx Packets < 64 bytes, bad CRC (RMON_R_FRAG)"
            },
            "RMON_R_JAB": {
              "offset": "0x2A0",
              "size": 32,
              "description": "RMON Rx Packets > MAX_FL bytes, bad CRC (RMON_R_JAB)"
            },
            "RMON_R_RESVD_0": {
              "offset": "0x2A4",
              "size": 32,
              "description": "Reserved (RMON_R_RESVD_0)"
            },
            "RMON_R_P64": {
              "offset": "0x2A8",
              "size": 32,
              "description": "RMON Rx 64 byte packets (RMON_R_P64)"
            },
            "RMON_R_P65TO127": {
              "offset": "0x2AC",
              "size": 32,
              "description": "RMON Rx 65 to 127 byte packets (RMON_R_P65TO127)"
            },
            "RMON_R_P128TO255": {
              "offset": "0x2B0",
              "size": 32,
              "description": "RMON Rx 128 to 255 byte packets (RMON_R_P128TO255)"
            },
            "RMON_R_P256TO511": {
              "offset": "0x2B4",
              "size": 32,
              "description": "RMON Rx 256 to 511 byte packets (RMON_R_P256TO511)"
            },
            "RMON_R_P512TO1023": {
              "offset": "0x2B8",
              "size": 32,
              "description": "RMON Rx 512 to 1023 byte packets (RMON_R_P512TO1023)"
            },
            "RMON_R_P1024TO2047": {
              "offset": "0x2BC",
              "size": 32,
              "description": "RMON Rx 1024 to 2047 byte packets (RMON_R_P1024TO2047)"
            },
            "RMON_R_P_GTE2048": {
              "offset": "0x2C0",
              "size": 32,
              "description": "RMON Rx packets w > 2048 bytes (RMON_R_P_GTE2048)"
            },
            "RMON_R_OCTETS": {
              "offset": "0x2C4",
              "size": 32,
              "description": "RMON Rx Octets (RMON_R_OCTETS)"
            },
            "IEEE_R_DROP": {
              "offset": "0x2C8",
              "size": 32,
              "description": "Count of frames not counted correctly (IEEE_R_DROP). NOTE: Counter increments if a frame with valid/missing SFD character is detected and has been dropped. None of the other counters increments if this counter increments."
            },
            "IEEE_R_FRAME_OK": {
              "offset": "0x2CC",
              "size": 32,
              "description": "Frames Received OK (IEEE_R_FRAME_OK)"
            },
            "IEEE_R_CRC": {
              "offset": "0x2D0",
              "size": 32,
              "description": "Frames Received with CRC Error (IEEE_R_CRC)"
            },
            "IEEE_R_ALIGN": {
              "offset": "0x2D4",
              "size": 32,
              "description": "Frames Received with Alignment Error (IEEE_R_ALIGN)"
            },
            "IEEE_R_MACERR": {
              "offset": "0x2D8",
              "size": 32,
              "description": "Receive Fifo Overflow count (IEEE_R_MACERR)"
            },
            "IEEE_R_FDXFC": {
              "offset": "0x2DC",
              "size": 32,
              "description": "Flow Control Pause frames received (IEEE_R_FDXFC)"
            },
            "IEEE_R_OCTETS_OK": {
              "offset": "0x2E0",
              "size": 32,
              "description": "Octet count for Frames Rcvd w/o Error (IEEE_R_OCTETS_OK). Counts total octets (includes header and FCS fields)."
            },
            "ATCR": {
              "offset": "0x400",
              "size": 32,
              "description": "Timer Control Register"
            },
            "ATVR": {
              "offset": "0x404",
              "size": 32,
              "description": "Timer Value Register"
            },
            "ATOFF": {
              "offset": "0x408",
              "size": 32,
              "description": "Timer Offset Register"
            },
            "ATPER": {
              "offset": "0x40C",
              "size": 32,
              "description": "Timer Period Register"
            },
            "ATCOR": {
              "offset": "0x410",
              "size": 32,
              "description": "Timer Correction Register"
            },
            "ATINC": {
              "offset": "0x414",
              "size": 32,
              "description": "Time-Stamping Clock Period Register"
            },
            "ATSTMP": {
              "offset": "0x418",
              "size": 32,
              "description": "Timestamp of Last Transmitted Frame"
            },
            "TGSR": {
              "offset": "0x604",
              "size": 32,
              "description": "Timer Global Status Register"
            },
            "TCSR%s": {
              "offset": "0x608",
              "size": 32,
              "description": "Timer Control Status Register"
            },
            "TCCR%s": {
              "offset": "0x60C",
              "size": 32,
              "description": "Timer Compare Capture Register"
            }
          },
          "bits": {
            "EIR": {
              "TS_TIMER": {
                "bit": 15,
                "description": "Timestamp timer"
              },
              "TS_AVAIL": {
                "bit": 16,
                "description": "Transmit timestamp available"
              },
              "WAKEUP": {
                "bit": 17,
                "description": "Node wake-up request indication"
              },
              "PLR": {
                "bit": 18,
                "description": "Payload receive error"
              },
              "UN": {
                "bit": 19,
                "description": "Transmit FIFO underrun"
              },
              "RL": {
                "bit": 20,
                "description": "Collision Retry Limit."
              },
              "LC": {
                "bit": 21,
                "description": "Late Collision"
              },
              "EBERR": {
                "bit": 22,
                "description": "Ethernet Bus Error"
              },
              "MII": {
                "bit": 23,
                "description": "MII Interrupt."
              },
              "RXB": {
                "bit": 24,
                "description": "Receive Buffer Interrupt."
              },
              "RXF": {
                "bit": 25,
                "description": "Receive Frame Interrupt"
              },
              "TXB": {
                "bit": 26,
                "description": "Transmit Buffer Interrupt"
              },
              "TXF": {
                "bit": 27,
                "description": "Transmit Frame Interrupt"
              },
              "GRA": {
                "bit": 28,
                "description": "Graceful Stop Complete"
              },
              "BABT": {
                "bit": 29,
                "description": "Babbling Transmit Error"
              },
              "BABR": {
                "bit": 30,
                "description": "Babbling Receive Error"
              }
            },
            "EIMR": {
              "TS_TIMER": {
                "bit": 15,
                "description": "TS_TIMER interrupt mask"
              },
              "TS_AVAIL": {
                "bit": 16,
                "description": "TS_AVAIL interrupt mask"
              },
              "WAKEUP": {
                "bit": 17,
                "description": "WAKEUP interrupt mask"
              },
              "PLR": {
                "bit": 18,
                "description": "PLR interrupt mask"
              },
              "UN": {
                "bit": 19,
                "description": "UN interrupt mask"
              },
              "RL": {
                "bit": 20,
                "description": "RL interrupt mask"
              },
              "LC": {
                "bit": 21,
                "description": "LC interrupt mask"
              },
              "EBERR": {
                "bit": 22,
                "description": "EBERR interrupt mask"
              },
              "MII": {
                "bit": 23,
                "description": "MII interrupt mask"
              },
              "RXB": {
                "bit": 24,
                "description": "RXB interrupt mask"
              },
              "RXF": {
                "bit": 25,
                "description": "RXF interrupt mask"
              },
              "TXB": {
                "bit": 26,
                "description": "TXB interrupt mask"
              },
              "TXF": {
                "bit": 27,
                "description": "TXF interrupt mask"
              },
              "GRA": {
                "bit": 28,
                "description": "GRA interrupt mask"
              },
              "BABT": {
                "bit": 29,
                "description": "BABT interrupt mask"
              },
              "BABR": {
                "bit": 30,
                "description": "BABR interrupt mask"
              }
            },
            "RDAR": {
              "RDAR": {
                "bit": 24,
                "description": "Receive descriptor active"
              }
            },
            "TDAR": {
              "TDAR": {
                "bit": 24,
                "description": "Transmit descriptor active"
              }
            },
            "ECR": {
              "RESET": {
                "bit": 0,
                "description": "Ethernet MAC reset"
              },
              "ETHEREN": {
                "bit": 1,
                "description": "Ethernet enable"
              },
              "MAGICEN": {
                "bit": 2,
                "description": "Magic packet detection enable"
              },
              "SLEEP": {
                "bit": 3,
                "description": "Sleep mode enable"
              },
              "EN1588": {
                "bit": 4,
                "description": "EN1588 enable"
              },
              "DBGEN": {
                "bit": 6,
                "description": "Debug enable"
              },
              "STOPEN": {
                "bit": 7,
                "description": "STOPEN Signal Control"
              }
            },
            "MMFR": {
              "DATA": {
                "bit": 0,
                "description": "Management frame data",
                "width": 16
              },
              "TA": {
                "bit": 16,
                "description": "Turn around",
                "width": 2
              },
              "RA": {
                "bit": 18,
                "description": "Register address",
                "width": 5
              },
              "PA": {
                "bit": 23,
                "description": "PHY address",
                "width": 5
              },
              "OP": {
                "bit": 28,
                "description": "Operation code",
                "width": 2
              },
              "ST": {
                "bit": 30,
                "description": "Start of frame delimiter",
                "width": 2
              }
            },
            "MSCR": {
              "MII_SPEED": {
                "bit": 1,
                "description": "MII speed",
                "width": 6
              },
              "DIS_PRE": {
                "bit": 7,
                "description": "Disable preamble"
              },
              "HOLDTIME": {
                "bit": 8,
                "description": "Holdtime on MDIO output",
                "width": 3
              }
            },
            "MIBC": {
              "MIB_CLEAR": {
                "bit": 29,
                "description": "MIB clear"
              },
              "MIB_IDLE": {
                "bit": 30,
                "description": "MIB idle"
              },
              "MIB_DIS": {
                "bit": 31,
                "description": "Disable MIB logic"
              }
            },
            "RCR": {
              "LOOP": {
                "bit": 0,
                "description": "Internal loopback"
              },
              "DRT": {
                "bit": 1,
                "description": "Disable receive on transmit"
              },
              "MII_MODE": {
                "bit": 2,
                "description": "Media independent interface mode"
              },
              "PROM": {
                "bit": 3,
                "description": "Promiscuous mode. All frames are accepted regardless of address matching."
              },
              "BC_REJ": {
                "bit": 4,
                "description": "Broadcast frame reject"
              },
              "FCE": {
                "bit": 5,
                "description": "Flow control enable"
              },
              "RMII_MODE": {
                "bit": 8,
                "description": "RMII mode enable"
              },
              "RMII_10T": {
                "bit": 9,
                "description": "no description available"
              },
              "PADEN": {
                "bit": 12,
                "description": "Enable frame padding remove on receive"
              },
              "PAUFWD": {
                "bit": 13,
                "description": "Terminate/forward pause frames."
              },
              "CRCFWD": {
                "bit": 14,
                "description": "Terminate/forward received CRC"
              },
              "CFEN": {
                "bit": 15,
                "description": "MAC control frame enable"
              },
              "MAX_FL": {
                "bit": 16,
                "description": "Maximum frame length",
                "width": 14
              },
              "NLC": {
                "bit": 30,
                "description": "Payload length check disable"
              },
              "GRS": {
                "bit": 31,
                "description": "Graceful receive stopped"
              }
            },
            "TCR": {
              "GTS": {
                "bit": 0,
                "description": "Graceful transmit stop"
              },
              "FDEN": {
                "bit": 2,
                "description": "Full duplex enable"
              },
              "TFC_PAUSE": {
                "bit": 3,
                "description": "Transmit frame control pause"
              },
              "RFC_PAUSE": {
                "bit": 4,
                "description": "Receive frame control pause"
              },
              "ADDSEL": {
                "bit": 5,
                "description": "Source MAC address select on transmit",
                "width": 3
              },
              "ADDINS": {
                "bit": 8,
                "description": "Set MAC address on transmit"
              },
              "CRCFWD": {
                "bit": 9,
                "description": "Forward frame from application with CRC"
              }
            },
            "PALR": {
              "PADDR1": {
                "bit": 0,
                "description": "Pause address",
                "width": 32
              }
            },
            "PAUR": {
              "TYPE": {
                "bit": 0,
                "description": "Type field in PAUSE frames.",
                "width": 16
              },
              "PADDR2": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "OPD": {
              "PAUSE_DUR": {
                "bit": 0,
                "description": "Pause duration",
                "width": 16
              },
              "OPCODE": {
                "bit": 16,
                "description": "Opcode field in PAUSE frames",
                "width": 16
              }
            },
            "IAUR": {
              "IADDR1": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "IALR": {
              "IADDR2": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "GAUR": {
              "GADDR1": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "GALR": {
              "GADDR2": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "TFWR": {
              "TFWR": {
                "bit": 0,
                "description": "Transmit FIFO write",
                "width": 6
              },
              "STRFWD": {
                "bit": 8,
                "description": "Store and forward enable"
              }
            },
            "RDSR": {
              "R_DES_START": {
                "bit": 3,
                "description": "no description available",
                "width": 29
              }
            },
            "TDSR": {
              "X_DES_START": {
                "bit": 3,
                "description": "no description available",
                "width": 29
              }
            },
            "MRBR": {
              "R_BUF_SIZE": {
                "bit": 4,
                "description": "no description available",
                "width": 10
              }
            },
            "RSFL": {
              "RX_SECTION_FULL": {
                "bit": 0,
                "description": "Value of receive FIFO section full threshold",
                "width": 8
              }
            },
            "RSEM": {
              "RX_SECTION_EMPTY": {
                "bit": 0,
                "description": "Value of the receive FIFO section empty threshold",
                "width": 8
              }
            },
            "RAEM": {
              "RX_ALMOST_EMPTY": {
                "bit": 0,
                "description": "Value of the receive FIFO almost empty threshold",
                "width": 8
              }
            },
            "RAFL": {
              "RX_ALMOST_FULL": {
                "bit": 0,
                "description": "Value of the receive FIFO almost full threshold",
                "width": 8
              }
            },
            "TSEM": {
              "TX_SECTION_EMPTY": {
                "bit": 0,
                "description": "Value of the transmit FIFO section empty threshold",
                "width": 8
              }
            },
            "TAEM": {
              "TX_ALMOST_EMPTY": {
                "bit": 0,
                "description": "Value of transmit FIFO almost empty threshold",
                "width": 8
              }
            },
            "TAFL": {
              "TX_ALMOST_FULL": {
                "bit": 0,
                "description": "Value of the transmit FIFO almost full threshold",
                "width": 8
              }
            },
            "TIPG": {
              "IPG": {
                "bit": 0,
                "description": "Transmit inter-packet gap",
                "width": 5
              }
            },
            "FTRL": {
              "TRUNC_FL": {
                "bit": 0,
                "description": "Frame truncation length",
                "width": 14
              }
            },
            "TACC": {
              "SHIFT16": {
                "bit": 0,
                "description": "TX FIFO shift-16"
              },
              "IPCHK": {
                "bit": 3,
                "description": "no description available"
              },
              "PROCHK": {
                "bit": 4,
                "description": "no description available"
              }
            },
            "RACC": {
              "PADREM": {
                "bit": 0,
                "description": "Enable padding removal for short IP frames."
              },
              "IPDIS": {
                "bit": 1,
                "description": "Enable discard of frames with wrong IPv4 header checksum."
              },
              "PRODIS": {
                "bit": 2,
                "description": "Enable discard of frames with wrong protocol checksum"
              },
              "LINEDIS": {
                "bit": 6,
                "description": "Enable discard of frames with MAC layer errors"
              },
              "SHIFT16": {
                "bit": 7,
                "description": "RX FIFO shift-16"
              }
            },
            "RMON_T_PACKETS": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_BC_PKT": {
              "TXPKTS": {
                "bit": 0,
                "description": "Broadcast packets",
                "width": 16
              }
            },
            "RMON_T_MC_PKT": {
              "TXPKTS": {
                "bit": 0,
                "description": "Multicast packets",
                "width": 16
              }
            },
            "RMON_T_CRC_ALIGN": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packets with CRC/align error",
                "width": 16
              }
            },
            "RMON_T_UNDERSIZE": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_OVERSIZE": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_FRAG": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_JAB": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_COL": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_P64": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_P65TO127": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_P128TO255": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_P256TO511": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_P512TO1023": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_P1024TO2047": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_P_GTE2048": {
              "TXPKTS": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_T_OCTETS": {
              "TXOCTS": {
                "bit": 0,
                "description": "Octet count",
                "width": 32
              }
            },
            "IEEE_T_FRAME_OK": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_T_1COL": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_T_MCOL": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_T_DEF": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_T_LCOL": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_T_EXCOL": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_T_MACERR": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_T_CSERR": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_T_FDXFC": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_T_OCTETS_OK": {
              "COUNT": {
                "bit": 0,
                "description": "Octet count",
                "width": 32
              }
            },
            "RMON_R_PACKETS": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_BC_PKT": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_MC_PKT": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_CRC_ALIGN": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_UNDERSIZE": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_OVERSIZE": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_FRAG": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_JAB": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_P64": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_P65TO127": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_P128TO255": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_P256TO511": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_P512TO1023": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_P1024TO2047": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_P_GTE2048": {
              "COUNT": {
                "bit": 0,
                "description": "Packet count",
                "width": 16
              }
            },
            "RMON_R_OCTETS": {
              "COUNT": {
                "bit": 0,
                "description": "Octet count",
                "width": 32
              }
            },
            "IEEE_R_DROP": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_R_FRAME_OK": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_R_CRC": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_R_ALIGN": {
              "COUNT": {
                "bit": 0,
                "description": "Frame count",
                "width": 16
              }
            },
            "IEEE_R_MACERR": {
              "COUNT": {
                "bit": 0,
                "description": "Count",
                "width": 16
              }
            },
            "IEEE_R_FDXFC": {
              "COUNT": {
                "bit": 0,
                "description": "Pause frame count",
                "width": 16
              }
            },
            "IEEE_R_OCTETS_OK": {
              "COUNT": {
                "bit": 0,
                "description": "Octet count",
                "width": 32
              }
            },
            "ATCR": {
              "EN": {
                "bit": 0,
                "description": "Enable timer"
              },
              "OFFEN": {
                "bit": 2,
                "description": "Enable one-shot offset event"
              },
              "OFFRST": {
                "bit": 3,
                "description": "Reset timer on offset event"
              },
              "PEREN": {
                "bit": 4,
                "description": "Enable periodical event"
              },
              "PINPER": {
                "bit": 7,
                "description": "no description available"
              },
              "RESTART": {
                "bit": 9,
                "description": "Reset timer"
              },
              "CAPTURE": {
                "bit": 11,
                "description": "Capture timer value"
              },
              "SLAVE": {
                "bit": 13,
                "description": "Enable timer slave mode"
              }
            },
            "ATVR": {
              "ATIME": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "ATOFF": {
              "OFFSET": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "ATPER": {
              "PERIOD": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "ATCOR": {
              "COR": {
                "bit": 0,
                "description": "Correction counter wrap-around value",
                "width": 31
              }
            },
            "ATINC": {
              "INC": {
                "bit": 0,
                "description": "Clock period of the timestamping clock (ts_clk) in nanoseconds",
                "width": 7
              },
              "INC_CORR": {
                "bit": 8,
                "description": "Correction increment value",
                "width": 7
              }
            },
            "ATSTMP": {
              "TIMESTAMP": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "TGSR": {
              "TF0": {
                "bit": 0,
                "description": "Copy of Timer Flag for channel 0"
              },
              "TF1": {
                "bit": 1,
                "description": "Copy of Timer Flag for channel 1"
              },
              "TF2": {
                "bit": 2,
                "description": "Copy of Timer Flag for channel 2"
              },
              "TF3": {
                "bit": 3,
                "description": "Copy of Timer Flag for channel 3"
              }
            },
            "TCSR%s": {
              "TDRE": {
                "bit": 0,
                "description": "Timer DMA Request Enable"
              },
              "TMODE": {
                "bit": 2,
                "description": "Timer Mode",
                "width": 4
              },
              "TIE": {
                "bit": 6,
                "description": "Timer interrupt enable"
              },
              "TF": {
                "bit": 7,
                "description": "Timer Flag"
              }
            },
            "TCCR%s": {
              "TCC": {
                "bit": 0,
                "description": "Timer Capture Compare",
                "width": 32
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x400CC000",
              "irq": 81
            },
            {
              "name": "DAC1",
              "base": "0x400CD000",
              "irq": 82
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA": {
                "bit": 0,
                "description": "no description available",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC buffer read pointer bottom position flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC buffer read pointer top position flag"
              },
              "DACBFWMF": {
                "bit": 2,
                "description": "DAC buffer watermark flag"
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC buffer read pointer bottom flag interrupt enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC buffer read pointer top flag interrupt enable"
              },
              "DACBWIEN": {
                "bit": 2,
                "description": "DAC buffer watermark interrupt enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC low power control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC software trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC trigger select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC buffer enable"
              },
              "DACBFMD": {
                "bit": 1,
                "description": "DAC buffer work mode select",
                "width": 2
              },
              "DACBFWM": {
                "bit": 3,
                "description": "DAC buffer watermark select",
                "width": 2
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA enable select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC buffer upper limit",
                "width": 4
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC buffer read pointer",
                "width": 4
              }
            }
          }
        },
        "OPAMP0": {
          "instances": [
            {
              "name": "OPAMP0",
              "base": "0x400F5000"
            }
          ],
          "registers": {
            "C0": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register 0"
            },
            "C1": {
              "offset": "0x01",
              "size": 8,
              "description": "Control Register 1"
            },
            "C2": {
              "offset": "0x02",
              "size": 8,
              "description": "Control Register 2"
            }
          },
          "bits": {
            "C0": {
              "MODE": {
                "bit": 0,
                "description": "OPAMP Mode Select",
                "width": 2
              },
              "LPEN": {
                "bit": 6,
                "description": "Low-Power Mode Enable"
              },
              "EN": {
                "bit": 7,
                "description": "OPAMP Enable"
              }
            },
            "C1": {
              "AMPRI": {
                "bit": 0,
                "description": "Gains Selector",
                "width": 2
              },
              "AMPRF": {
                "bit": 2,
                "description": "Gains Selector",
                "width": 3
              }
            },
            "C2": {
              "AMPNSEL": {
                "bit": 0,
                "description": "Amplifier Negative Input Terminal Selector.",
                "width": 3
              },
              "AMPPSEL": {
                "bit": 4,
                "description": "Amplifier Positive Input Terminal Selector",
                "width": 3
              }
            }
          }
        },
        "OPAMP1": {
          "instances": [
            {
              "name": "OPAMP1",
              "base": "0x400F5800"
            }
          ],
          "registers": {
            "C0": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register 0"
            },
            "C1": {
              "offset": "0x01",
              "size": 8,
              "description": "Control Register 1"
            },
            "C2": {
              "offset": "0x02",
              "size": 8,
              "description": "Control Register 2"
            }
          },
          "bits": {
            "C0": {
              "MODE": {
                "bit": 0,
                "description": "OPAMP Mode Select",
                "width": 2
              },
              "LPEN": {
                "bit": 6,
                "description": "Low-Power Mode Enable"
              },
              "EN": {
                "bit": 7,
                "description": "OPAMP Enable"
              }
            },
            "C1": {
              "AMPRI": {
                "bit": 0,
                "description": "Gains Selector",
                "width": 2
              },
              "AMPRF": {
                "bit": 2,
                "description": "Gains Selector",
                "width": 3
              }
            },
            "C2": {
              "AMPNSEL": {
                "bit": 0,
                "description": "Amplifier Negative Input Terminal Selector.",
                "width": 3
              },
              "AMPPSEL": {
                "bit": 4,
                "description": "Amplifier Positive Input Terminal Selector",
                "width": 3
              }
            }
          }
        },
        "TRIAMP0": {
          "instances": [
            {
              "name": "TRIAMP0",
              "base": "0x400F8000"
            }
          ],
          "registers": {
            "C0": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register 0"
            }
          },
          "bits": {
            "C0": {
              "LPEN": {
                "bit": 6,
                "description": "Low-Power Enable"
              },
              "TRIAMPEN": {
                "bit": 7,
                "description": "TRIAMP Enable"
              }
            }
          }
        },
        "TRIAMP1": {
          "instances": [
            {
              "name": "TRIAMP1",
              "base": "0x400F8800"
            }
          ],
          "registers": {
            "C0": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register 0"
            }
          },
          "bits": {
            "C0": {
              "LPEN": {
                "bit": 6,
                "description": "Low-Power Enable"
              },
              "TRIAMPEN": {
                "bit": 7,
                "description": "TRIAMP Enable"
              }
            }
          }
        },
        "PTA": {
          "instances": [
            {
              "name": "PTA",
              "base": "0x400FF000",
              "irq": 87
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "PTB": {
          "instances": [
            {
              "name": "PTB",
              "base": "0x400FF040",
              "irq": 88
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "PTC": {
          "instances": [
            {
              "name": "PTC",
              "base": "0x400FF080",
              "irq": 89
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "PTD": {
          "instances": [
            {
              "name": "PTD",
              "base": "0x400FF0C0",
              "irq": 90
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "PTE": {
          "instances": [
            {
              "name": "PTE",
              "base": "0x400FF100",
              "irq": 91
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "SystemControl": {
          "instances": [
            {
              "name": "SystemControl",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ACTLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Auxiliary Control Register,"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control and State Register"
            },
            "VTOR": {
              "offset": "0xD08",
              "size": 32,
              "description": "Vector Table Offset Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration and Control Register"
            },
            "SHPR1": {
              "offset": "0xD18",
              "size": 32,
              "description": "System Handler Priority Register 1"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "CFSR": {
              "offset": "0xD28",
              "size": 32,
              "description": "Configurable Fault Status Registers"
            },
            "HFSR": {
              "offset": "0xD2C",
              "size": 32,
              "description": "HardFault Status register"
            },
            "DFSR": {
              "offset": "0xD30",
              "size": 32,
              "description": "Debug Fault Status Register"
            },
            "MMFAR": {
              "offset": "0xD34",
              "size": 32,
              "description": "MemManage Address Register"
            },
            "BFAR": {
              "offset": "0xD38",
              "size": 32,
              "description": "BusFault Address Register"
            },
            "AFSR": {
              "offset": "0xD3C",
              "size": 32,
              "description": "Auxiliary Fault Status Register"
            }
          },
          "bits": {
            "ACTLR": {
              "DISMCYCINT": {
                "bit": 0,
                "description": "Disables interruption of multi-cycle instructions."
              },
              "DISDEFWBUF": {
                "bit": 1,
                "description": "Disables write buffer use during default memory map accesses."
              },
              "DISFOLD": {
                "bit": 2,
                "description": "Disables folding of IT instructions."
              }
            },
            "CPUID": {
              "REVISION": {
                "bit": 0,
                "description": "Indicates patch release: 0x0 = Patch 0",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Indicates part number",
                "width": 12
              },
              "VARIANT": {
                "bit": 20,
                "description": "Indicates processor revision: 0x2 = Revision 2",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active exception number",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "no description available"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Exception number of the highest priority pending enabled exception",
                "width": 6
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "no description available"
              },
              "ISRPREEMPT": {
                "bit": 23,
                "description": "no description available"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "no description available"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "no description available"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "no description available"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "no description available"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 7,
                "description": "Vector table base offset",
                "width": 25
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "no description available"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "no description available"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "no description available"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "Interrupt priority grouping field. This field determines the split of group priority from subpriority.",
                "width": 3
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "no description available"
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "no description available"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "no description available"
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "no description available"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "no description available"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "Enables unprivileged software access to the STIR"
              },
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Enables unaligned access traps"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."
              },
              "STKALIGN": {
                "bit": 9,
                "description": "Indicates stack alignment on exception entry"
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler 4, MemManage",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler 5, BusFault",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler 6, UsageFault",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler 11, SVCall",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler 14, PendSV",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler 15, SysTick exception",
                "width": 8
              }
            },
            "SHCSR": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "no description available"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "no description available"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "no description available"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "no description available"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "no description available"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "no description available"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "no description available"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "no description available"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "no description available"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "no description available"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "no description available"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "no description available"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "no description available"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "no description available"
              }
            },
            "CFSR": {
              "IACCVIOL": {
                "bit": 0,
                "description": "no description available"
              },
              "DACCVIOL": {
                "bit": 1,
                "description": "no description available"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "no description available"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "no description available"
              },
              "MLSPERR": {
                "bit": 5,
                "description": "no description available"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "no description available"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "no description available"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "no description available"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "no description available"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "no description available"
              },
              "STKERR": {
                "bit": 12,
                "description": "no description available"
              },
              "LSPERR": {
                "bit": 13,
                "description": "no description available"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "no description available"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "no description available"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "no description available"
              },
              "INVPC": {
                "bit": 18,
                "description": "no description available"
              },
              "NOCP": {
                "bit": 19,
                "description": "no description available"
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "no description available"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "no description available"
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "no description available"
              },
              "FORCED": {
                "bit": 30,
                "description": "no description available"
              },
              "DEBUGEVT": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "DFSR": {
              "HALTED": {
                "bit": 0,
                "description": "no description available"
              },
              "BKPT": {
                "bit": 1,
                "description": "no description available"
              },
              "DWTTRAP": {
                "bit": 2,
                "description": "no description available"
              },
              "VCATCH": {
                "bit": 3,
                "description": "no description available"
              },
              "EXTERNAL": {
                "bit": 4,
                "description": "no description available"
              }
            },
            "MMFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address of MemManage fault location",
                "width": 32
              }
            },
            "BFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address of the BusFault location",
                "width": 32
              }
            },
            "AFSR": {
              "AUXFAULT": {
                "bit": 0,
                "description": "Latched version of the AUXFAULT inputs",
                "width": 32
              }
            }
          }
        },
        "SysTick": {
          "instances": [
            {
              "name": "SysTick",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick Control and Status Register"
            },
            "RVR": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick Reload Value Register"
            },
            "CVR": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick Current Value Register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick Calibration Value Register"
            }
          },
          "bits": {
            "CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "no description available"
              },
              "TICKINT": {
                "bit": 1,
                "description": "no description available"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "no description available"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "no description available"
              }
            },
            "RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Value to load into the SysTick Current Value Register when the counter reaches 0",
                "width": 24
              }
            },
            "CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current value at the time the register is accessed",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Reload value to use for 10ms timing",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "no description available"
              },
              "NOREF": {
                "bit": 31,
                "description": "no description available"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            }
          ],
          "registers": {
            "NVICISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR3": {
              "offset": "0x18C",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICIABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIP0": {
              "offset": "0x300",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP1": {
              "offset": "0x301",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP2": {
              "offset": "0x302",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP3": {
              "offset": "0x303",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP4": {
              "offset": "0x304",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP5": {
              "offset": "0x305",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP6": {
              "offset": "0x306",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP7": {
              "offset": "0x307",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP8": {
              "offset": "0x308",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP9": {
              "offset": "0x309",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP10": {
              "offset": "0x30A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP11": {
              "offset": "0x30B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP12": {
              "offset": "0x30C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP13": {
              "offset": "0x30D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP14": {
              "offset": "0x30E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP15": {
              "offset": "0x30F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP16": {
              "offset": "0x310",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP17": {
              "offset": "0x311",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP18": {
              "offset": "0x312",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP19": {
              "offset": "0x313",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP20": {
              "offset": "0x314",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP21": {
              "offset": "0x315",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP22": {
              "offset": "0x316",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP23": {
              "offset": "0x317",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP24": {
              "offset": "0x318",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP25": {
              "offset": "0x319",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP26": {
              "offset": "0x31A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP27": {
              "offset": "0x31B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP28": {
              "offset": "0x31C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP29": {
              "offset": "0x31D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP30": {
              "offset": "0x31E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP31": {
              "offset": "0x31F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP32": {
              "offset": "0x320",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP33": {
              "offset": "0x321",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP34": {
              "offset": "0x322",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP35": {
              "offset": "0x323",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP36": {
              "offset": "0x324",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP37": {
              "offset": "0x325",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP38": {
              "offset": "0x326",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP39": {
              "offset": "0x327",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP40": {
              "offset": "0x328",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP41": {
              "offset": "0x329",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP42": {
              "offset": "0x32A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP43": {
              "offset": "0x32B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP44": {
              "offset": "0x32C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP45": {
              "offset": "0x32D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP46": {
              "offset": "0x32E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP47": {
              "offset": "0x32F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP48": {
              "offset": "0x330",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP49": {
              "offset": "0x331",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP50": {
              "offset": "0x332",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP51": {
              "offset": "0x333",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP52": {
              "offset": "0x334",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP53": {
              "offset": "0x335",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP54": {
              "offset": "0x336",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP55": {
              "offset": "0x337",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP56": {
              "offset": "0x338",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP57": {
              "offset": "0x339",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP58": {
              "offset": "0x33A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP59": {
              "offset": "0x33B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP60": {
              "offset": "0x33C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP61": {
              "offset": "0x33D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP62": {
              "offset": "0x33E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP63": {
              "offset": "0x33F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP64": {
              "offset": "0x340",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP65": {
              "offset": "0x341",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP66": {
              "offset": "0x342",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP67": {
              "offset": "0x343",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP68": {
              "offset": "0x344",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP69": {
              "offset": "0x345",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP70": {
              "offset": "0x346",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP71": {
              "offset": "0x347",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP72": {
              "offset": "0x348",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP73": {
              "offset": "0x349",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP74": {
              "offset": "0x34A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP75": {
              "offset": "0x34B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP76": {
              "offset": "0x34C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP77": {
              "offset": "0x34D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP78": {
              "offset": "0x34E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP79": {
              "offset": "0x34F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP80": {
              "offset": "0x350",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP81": {
              "offset": "0x351",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP82": {
              "offset": "0x352",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP83": {
              "offset": "0x353",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP84": {
              "offset": "0x354",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP85": {
              "offset": "0x355",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP86": {
              "offset": "0x356",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP87": {
              "offset": "0x357",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP88": {
              "offset": "0x358",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP89": {
              "offset": "0x359",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP90": {
              "offset": "0x35A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP91": {
              "offset": "0x35B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP92": {
              "offset": "0x35C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP93": {
              "offset": "0x35D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP94": {
              "offset": "0x35E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP95": {
              "offset": "0x35F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP96": {
              "offset": "0x360",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP97": {
              "offset": "0x361",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP98": {
              "offset": "0x362",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP99": {
              "offset": "0x363",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP100": {
              "offset": "0x364",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP101": {
              "offset": "0x365",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP102": {
              "offset": "0x366",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP103": {
              "offset": "0x367",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP104": {
              "offset": "0x368",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP105": {
              "offset": "0x369",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICSTIR": {
              "offset": "0xE00",
              "size": 32,
              "description": "Software Trigger Interrupt Register"
            }
          },
          "bits": {
            "NVICISER0": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER1": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER2": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER3": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER3": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR3": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR3": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICIABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR3": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIP0": {
              "PRI0": {
                "bit": 0,
                "description": "Priority of interrupt 0",
                "width": 8
              }
            },
            "NVICIP1": {
              "PRI1": {
                "bit": 0,
                "description": "Priority of interrupt 1",
                "width": 8
              }
            },
            "NVICIP2": {
              "PRI2": {
                "bit": 0,
                "description": "Priority of interrupt 2",
                "width": 8
              }
            },
            "NVICIP3": {
              "PRI3": {
                "bit": 0,
                "description": "Priority of interrupt 3",
                "width": 8
              }
            },
            "NVICIP4": {
              "PRI4": {
                "bit": 0,
                "description": "Priority of interrupt 4",
                "width": 8
              }
            },
            "NVICIP5": {
              "PRI5": {
                "bit": 0,
                "description": "Priority of interrupt 5",
                "width": 8
              }
            },
            "NVICIP6": {
              "PRI6": {
                "bit": 0,
                "description": "Priority of interrupt 6",
                "width": 8
              }
            },
            "NVICIP7": {
              "PRI7": {
                "bit": 0,
                "description": "Priority of interrupt 7",
                "width": 8
              }
            },
            "NVICIP8": {
              "PRI8": {
                "bit": 0,
                "description": "Priority of interrupt 8",
                "width": 8
              }
            },
            "NVICIP9": {
              "PRI9": {
                "bit": 0,
                "description": "Priority of interrupt 9",
                "width": 8
              }
            },
            "NVICIP10": {
              "PRI10": {
                "bit": 0,
                "description": "Priority of interrupt 10",
                "width": 8
              }
            },
            "NVICIP11": {
              "PRI11": {
                "bit": 0,
                "description": "Priority of interrupt 11",
                "width": 8
              }
            },
            "NVICIP12": {
              "PRI12": {
                "bit": 0,
                "description": "Priority of interrupt 12",
                "width": 8
              }
            },
            "NVICIP13": {
              "PRI13": {
                "bit": 0,
                "description": "Priority of interrupt 13",
                "width": 8
              }
            },
            "NVICIP14": {
              "PRI14": {
                "bit": 0,
                "description": "Priority of interrupt 14",
                "width": 8
              }
            },
            "NVICIP15": {
              "PRI15": {
                "bit": 0,
                "description": "Priority of interrupt 15",
                "width": 8
              }
            },
            "NVICIP16": {
              "PRI16": {
                "bit": 0,
                "description": "Priority of interrupt 16",
                "width": 8
              }
            },
            "NVICIP17": {
              "PRI17": {
                "bit": 0,
                "description": "Priority of interrupt 17",
                "width": 8
              }
            },
            "NVICIP18": {
              "PRI18": {
                "bit": 0,
                "description": "Priority of interrupt 18",
                "width": 8
              }
            },
            "NVICIP19": {
              "PRI19": {
                "bit": 0,
                "description": "Priority of interrupt 19",
                "width": 8
              }
            },
            "NVICIP20": {
              "PRI20": {
                "bit": 0,
                "description": "Priority of interrupt 20",
                "width": 8
              }
            },
            "NVICIP21": {
              "PRI21": {
                "bit": 0,
                "description": "Priority of interrupt 21",
                "width": 8
              }
            },
            "NVICIP22": {
              "PRI22": {
                "bit": 0,
                "description": "Priority of interrupt 22",
                "width": 8
              }
            },
            "NVICIP23": {
              "PRI23": {
                "bit": 0,
                "description": "Priority of interrupt 23",
                "width": 8
              }
            },
            "NVICIP24": {
              "PRI24": {
                "bit": 0,
                "description": "Priority of interrupt 24",
                "width": 8
              }
            },
            "NVICIP25": {
              "PRI25": {
                "bit": 0,
                "description": "Priority of interrupt 25",
                "width": 8
              }
            },
            "NVICIP26": {
              "PRI26": {
                "bit": 0,
                "description": "Priority of interrupt 26",
                "width": 8
              }
            },
            "NVICIP27": {
              "PRI27": {
                "bit": 0,
                "description": "Priority of interrupt 27",
                "width": 8
              }
            },
            "NVICIP28": {
              "PRI28": {
                "bit": 0,
                "description": "Priority of interrupt 28",
                "width": 8
              }
            },
            "NVICIP29": {
              "PRI29": {
                "bit": 0,
                "description": "Priority of interrupt 29",
                "width": 8
              }
            },
            "NVICIP30": {
              "PRI30": {
                "bit": 0,
                "description": "Priority of interrupt 30",
                "width": 8
              }
            },
            "NVICIP31": {
              "PRI31": {
                "bit": 0,
                "description": "Priority of interrupt 31",
                "width": 8
              }
            },
            "NVICIP32": {
              "PRI32": {
                "bit": 0,
                "description": "Priority of interrupt 32",
                "width": 8
              }
            },
            "NVICIP33": {
              "PRI33": {
                "bit": 0,
                "description": "Priority of interrupt 33",
                "width": 8
              }
            },
            "NVICIP34": {
              "PRI34": {
                "bit": 0,
                "description": "Priority of interrupt 34",
                "width": 8
              }
            },
            "NVICIP35": {
              "PRI35": {
                "bit": 0,
                "description": "Priority of interrupt 35",
                "width": 8
              }
            },
            "NVICIP36": {
              "PRI36": {
                "bit": 0,
                "description": "Priority of interrupt 36",
                "width": 8
              }
            },
            "NVICIP37": {
              "PRI37": {
                "bit": 0,
                "description": "Priority of interrupt 37",
                "width": 8
              }
            },
            "NVICIP38": {
              "PRI38": {
                "bit": 0,
                "description": "Priority of interrupt 38",
                "width": 8
              }
            },
            "NVICIP39": {
              "PRI39": {
                "bit": 0,
                "description": "Priority of interrupt 39",
                "width": 8
              }
            },
            "NVICIP40": {
              "PRI40": {
                "bit": 0,
                "description": "Priority of interrupt 40",
                "width": 8
              }
            },
            "NVICIP41": {
              "PRI41": {
                "bit": 0,
                "description": "Priority of interrupt 41",
                "width": 8
              }
            },
            "NVICIP42": {
              "PRI42": {
                "bit": 0,
                "description": "Priority of interrupt 42",
                "width": 8
              }
            },
            "NVICIP43": {
              "PRI43": {
                "bit": 0,
                "description": "Priority of interrupt 43",
                "width": 8
              }
            },
            "NVICIP44": {
              "PRI44": {
                "bit": 0,
                "description": "Priority of interrupt 44",
                "width": 8
              }
            },
            "NVICIP45": {
              "PRI45": {
                "bit": 0,
                "description": "Priority of interrupt 45",
                "width": 8
              }
            },
            "NVICIP46": {
              "PRI46": {
                "bit": 0,
                "description": "Priority of interrupt 46",
                "width": 8
              }
            },
            "NVICIP47": {
              "PRI47": {
                "bit": 0,
                "description": "Priority of interrupt 47",
                "width": 8
              }
            },
            "NVICIP48": {
              "PRI48": {
                "bit": 0,
                "description": "Priority of interrupt 48",
                "width": 8
              }
            },
            "NVICIP49": {
              "PRI49": {
                "bit": 0,
                "description": "Priority of interrupt 49",
                "width": 8
              }
            },
            "NVICIP50": {
              "PRI50": {
                "bit": 0,
                "description": "Priority of interrupt 50",
                "width": 8
              }
            },
            "NVICIP51": {
              "PRI51": {
                "bit": 0,
                "description": "Priority of interrupt 51",
                "width": 8
              }
            },
            "NVICIP52": {
              "PRI52": {
                "bit": 0,
                "description": "Priority of interrupt 52",
                "width": 8
              }
            },
            "NVICIP53": {
              "PRI53": {
                "bit": 0,
                "description": "Priority of interrupt 53",
                "width": 8
              }
            },
            "NVICIP54": {
              "PRI54": {
                "bit": 0,
                "description": "Priority of interrupt 54",
                "width": 8
              }
            },
            "NVICIP55": {
              "PRI55": {
                "bit": 0,
                "description": "Priority of interrupt 55",
                "width": 8
              }
            },
            "NVICIP56": {
              "PRI56": {
                "bit": 0,
                "description": "Priority of interrupt 56",
                "width": 8
              }
            },
            "NVICIP57": {
              "PRI57": {
                "bit": 0,
                "description": "Priority of interrupt 57",
                "width": 8
              }
            },
            "NVICIP58": {
              "PRI58": {
                "bit": 0,
                "description": "Priority of interrupt 58",
                "width": 8
              }
            },
            "NVICIP59": {
              "PRI59": {
                "bit": 0,
                "description": "Priority of interrupt 59",
                "width": 8
              }
            },
            "NVICIP60": {
              "PRI60": {
                "bit": 0,
                "description": "Priority of interrupt 60",
                "width": 8
              }
            },
            "NVICIP61": {
              "PRI61": {
                "bit": 0,
                "description": "Priority of interrupt 61",
                "width": 8
              }
            },
            "NVICIP62": {
              "PRI62": {
                "bit": 0,
                "description": "Priority of interrupt 62",
                "width": 8
              }
            },
            "NVICIP63": {
              "PRI63": {
                "bit": 0,
                "description": "Priority of interrupt 63",
                "width": 8
              }
            },
            "NVICIP64": {
              "PRI64": {
                "bit": 0,
                "description": "Priority of interrupt 64",
                "width": 8
              }
            },
            "NVICIP65": {
              "PRI65": {
                "bit": 0,
                "description": "Priority of interrupt 65",
                "width": 8
              }
            },
            "NVICIP66": {
              "PRI66": {
                "bit": 0,
                "description": "Priority of interrupt 66",
                "width": 8
              }
            },
            "NVICIP67": {
              "PRI67": {
                "bit": 0,
                "description": "Priority of interrupt 67",
                "width": 8
              }
            },
            "NVICIP68": {
              "PRI68": {
                "bit": 0,
                "description": "Priority of interrupt 68",
                "width": 8
              }
            },
            "NVICIP69": {
              "PRI69": {
                "bit": 0,
                "description": "Priority of interrupt 69",
                "width": 8
              }
            },
            "NVICIP70": {
              "PRI70": {
                "bit": 0,
                "description": "Priority of interrupt 70",
                "width": 8
              }
            },
            "NVICIP71": {
              "PRI71": {
                "bit": 0,
                "description": "Priority of interrupt 71",
                "width": 8
              }
            },
            "NVICIP72": {
              "PRI72": {
                "bit": 0,
                "description": "Priority of interrupt 72",
                "width": 8
              }
            },
            "NVICIP73": {
              "PRI73": {
                "bit": 0,
                "description": "Priority of interrupt 73",
                "width": 8
              }
            },
            "NVICIP74": {
              "PRI74": {
                "bit": 0,
                "description": "Priority of interrupt 74",
                "width": 8
              }
            },
            "NVICIP75": {
              "PRI75": {
                "bit": 0,
                "description": "Priority of interrupt 75",
                "width": 8
              }
            },
            "NVICIP76": {
              "PRI76": {
                "bit": 0,
                "description": "Priority of interrupt 76",
                "width": 8
              }
            },
            "NVICIP77": {
              "PRI77": {
                "bit": 0,
                "description": "Priority of interrupt 77",
                "width": 8
              }
            },
            "NVICIP78": {
              "PRI78": {
                "bit": 0,
                "description": "Priority of interrupt 78",
                "width": 8
              }
            },
            "NVICIP79": {
              "PRI79": {
                "bit": 0,
                "description": "Priority of interrupt 79",
                "width": 8
              }
            },
            "NVICIP80": {
              "PRI80": {
                "bit": 0,
                "description": "Priority of interrupt 80",
                "width": 8
              }
            },
            "NVICIP81": {
              "PRI81": {
                "bit": 0,
                "description": "Priority of interrupt 81",
                "width": 8
              }
            },
            "NVICIP82": {
              "PRI82": {
                "bit": 0,
                "description": "Priority of interrupt 82",
                "width": 8
              }
            },
            "NVICIP83": {
              "PRI83": {
                "bit": 0,
                "description": "Priority of interrupt 83",
                "width": 8
              }
            },
            "NVICIP84": {
              "PRI84": {
                "bit": 0,
                "description": "Priority of interrupt 84",
                "width": 8
              }
            },
            "NVICIP85": {
              "PRI85": {
                "bit": 0,
                "description": "Priority of interrupt 85",
                "width": 8
              }
            },
            "NVICIP86": {
              "PRI86": {
                "bit": 0,
                "description": "Priority of interrupt 86",
                "width": 8
              }
            },
            "NVICIP87": {
              "PRI87": {
                "bit": 0,
                "description": "Priority of interrupt 87",
                "width": 8
              }
            },
            "NVICIP88": {
              "PRI88": {
                "bit": 0,
                "description": "Priority of interrupt 88",
                "width": 8
              }
            },
            "NVICIP89": {
              "PRI89": {
                "bit": 0,
                "description": "Priority of interrupt 89",
                "width": 8
              }
            },
            "NVICIP90": {
              "PRI90": {
                "bit": 0,
                "description": "Priority of interrupt 90",
                "width": 8
              }
            },
            "NVICIP91": {
              "PRI91": {
                "bit": 0,
                "description": "Priority of interrupt 91",
                "width": 8
              }
            },
            "NVICIP92": {
              "PRI92": {
                "bit": 0,
                "description": "Priority of interrupt 92",
                "width": 8
              }
            },
            "NVICIP93": {
              "PRI93": {
                "bit": 0,
                "description": "Priority of interrupt 93",
                "width": 8
              }
            },
            "NVICIP94": {
              "PRI94": {
                "bit": 0,
                "description": "Priority of interrupt 94",
                "width": 8
              }
            },
            "NVICIP95": {
              "PRI95": {
                "bit": 0,
                "description": "Priority of interrupt 95",
                "width": 8
              }
            },
            "NVICIP96": {
              "PRI96": {
                "bit": 0,
                "description": "Priority of interrupt 96",
                "width": 8
              }
            },
            "NVICIP97": {
              "PRI97": {
                "bit": 0,
                "description": "Priority of interrupt 97",
                "width": 8
              }
            },
            "NVICIP98": {
              "PRI98": {
                "bit": 0,
                "description": "Priority of interrupt 98",
                "width": 8
              }
            },
            "NVICIP99": {
              "PRI99": {
                "bit": 0,
                "description": "Priority of interrupt 99",
                "width": 8
              }
            },
            "NVICIP100": {
              "PRI100": {
                "bit": 0,
                "description": "Priority of interrupt 100",
                "width": 8
              }
            },
            "NVICIP101": {
              "PRI101": {
                "bit": 0,
                "description": "Priority of interrupt 101",
                "width": 8
              }
            },
            "NVICIP102": {
              "PRI102": {
                "bit": 0,
                "description": "Priority of interrupt 102",
                "width": 8
              }
            },
            "NVICIP103": {
              "PRI103": {
                "bit": 0,
                "description": "Priority of interrupt 103",
                "width": 8
              }
            },
            "NVICIP104": {
              "PRI104": {
                "bit": 0,
                "description": "Priority of interrupt 104",
                "width": 8
              }
            },
            "NVICIP105": {
              "PRI105": {
                "bit": 0,
                "description": "Priority of interrupt 105",
                "width": 8
              }
            },
            "NVICSTIR": {
              "INTID": {
                "bit": 0,
                "description": "Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.",
                "width": 9
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xE0080000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar switch (AXBS) slave configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar switch (AXBS) master configuration"
            },
            "SRAMAP": {
              "offset": "0x0C",
              "size": 32,
              "description": "SRAM arbitration and protection"
            },
            "ISR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt status register"
            },
            "ETBCC": {
              "offset": "0x14",
              "size": 32,
              "description": "ETB counter control register"
            },
            "ETBRL": {
              "offset": "0x18",
              "size": 32,
              "description": "ETB reload register"
            },
            "ETBCNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "ETB counter value register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates if there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates if there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "SRAMAP": {
              "SRAMUAP": {
                "bit": 24,
                "description": "SRAM_U arbitration priority",
                "width": 2
              },
              "SRAMUWP": {
                "bit": 26,
                "description": "SRAM_U write protect"
              },
              "SRAMLAP": {
                "bit": 28,
                "description": "SRAM_L arbitration priority",
                "width": 2
              },
              "SRAMLWP": {
                "bit": 30,
                "description": "SRAM_L write protect"
              }
            },
            "ISR": {
              "IRQ": {
                "bit": 1,
                "description": "Normal interrupt pending"
              },
              "NMI": {
                "bit": 2,
                "description": "Non-maskable interrupt pending"
              }
            },
            "ETBCC": {
              "CNTEN": {
                "bit": 0,
                "description": "Counter enable"
              },
              "RSPT": {
                "bit": 1,
                "description": "Response type",
                "width": 2
              },
              "RLRQ": {
                "bit": 3,
                "description": "Reload request"
              },
              "ETDIS": {
                "bit": 4,
                "description": "ETM-to-TPIU disable"
              },
              "ITDIS": {
                "bit": 5,
                "description": "ITM-to-TPIU disable"
              }
            },
            "ETBRL": {
              "RELOAD": {
                "bit": 0,
                "description": "Byte count reload value",
                "width": 11
              }
            },
            "ETBCNT": {
              "COUNTER": {
                "bit": 0,
                "description": "Byte count counter value",
                "width": 11
              }
            }
          }
        },
        "CAU": {
          "instances": [
            {
              "name": "CAU",
              "base": "0xE0081000"
            }
          ],
          "registers": {
            "CAU_DIRECT0": {
              "offset": "0x00",
              "size": 32,
              "description": "Direct access register 0"
            },
            "CAU_DIRECT1": {
              "offset": "0x04",
              "size": 32,
              "description": "Direct access register 1"
            },
            "CAU_DIRECT2": {
              "offset": "0x08",
              "size": 32,
              "description": "Direct access register 2"
            },
            "CAU_DIRECT3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Direct access register 3"
            },
            "CAU_DIRECT4": {
              "offset": "0x10",
              "size": 32,
              "description": "Direct access register 4"
            },
            "CAU_DIRECT5": {
              "offset": "0x14",
              "size": 32,
              "description": "Direct access register 5"
            },
            "CAU_DIRECT6": {
              "offset": "0x18",
              "size": 32,
              "description": "Direct access register 6"
            },
            "CAU_DIRECT7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Direct access register 7"
            },
            "CAU_DIRECT8": {
              "offset": "0x20",
              "size": 32,
              "description": "Direct access register 8"
            },
            "CAU_DIRECT9": {
              "offset": "0x24",
              "size": 32,
              "description": "Direct access register 9"
            },
            "CAU_DIRECT10": {
              "offset": "0x28",
              "size": 32,
              "description": "Direct access register 10"
            },
            "CAU_DIRECT11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Direct access register 11"
            },
            "CAU_DIRECT12": {
              "offset": "0x30",
              "size": 32,
              "description": "Direct access register 12"
            },
            "CAU_DIRECT13": {
              "offset": "0x34",
              "size": 32,
              "description": "Direct access register 13"
            },
            "CAU_DIRECT14": {
              "offset": "0x38",
              "size": 32,
              "description": "Direct access register 14"
            },
            "CAU_DIRECT15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Direct access register 15"
            },
            "CAU_LDR_CASR": {
              "offset": "0x840",
              "size": 32,
              "description": "Status register - Load Register command"
            },
            "CAU_LDR_CAA": {
              "offset": "0x844",
              "size": 32,
              "description": "Accumulator register - Load Register command"
            },
            "CAU_LDR_CA0": {
              "offset": "0x848",
              "size": 32,
              "description": "General Purpose Register 0 - Load Register command"
            },
            "CAU_LDR_CA1": {
              "offset": "0x84C",
              "size": 32,
              "description": "General Purpose Register 1 - Load Register command"
            },
            "CAU_LDR_CA2": {
              "offset": "0x850",
              "size": 32,
              "description": "General Purpose Register 2 - Load Register command"
            },
            "CAU_LDR_CA3": {
              "offset": "0x854",
              "size": 32,
              "description": "General Purpose Register 3 - Load Register command"
            },
            "CAU_LDR_CA4": {
              "offset": "0x858",
              "size": 32,
              "description": "General Purpose Register 4 - Load Register command"
            },
            "CAU_LDR_CA5": {
              "offset": "0x85C",
              "size": 32,
              "description": "General Purpose Register 5 - Load Register command"
            },
            "CAU_LDR_CA6": {
              "offset": "0x860",
              "size": 32,
              "description": "General Purpose Register 6 - Load Register command"
            },
            "CAU_LDR_CA7": {
              "offset": "0x864",
              "size": 32,
              "description": "General Purpose Register 7 - Load Register command"
            },
            "CAU_LDR_CA8": {
              "offset": "0x868",
              "size": 32,
              "description": "General Purpose Register 8 - Load Register command"
            },
            "CAU_STR_CASR": {
              "offset": "0x880",
              "size": 32,
              "description": "Status register - Store Register command"
            },
            "CAU_STR_CAA": {
              "offset": "0x884",
              "size": 32,
              "description": "Accumulator register - Store Register command"
            },
            "CAU_STR_CA0": {
              "offset": "0x888",
              "size": 32,
              "description": "General Purpose Register 0 - Store Register command"
            },
            "CAU_STR_CA1": {
              "offset": "0x88C",
              "size": 32,
              "description": "General Purpose Register 1 - Store Register command"
            },
            "CAU_STR_CA2": {
              "offset": "0x890",
              "size": 32,
              "description": "General Purpose Register 2 - Store Register command"
            },
            "CAU_STR_CA3": {
              "offset": "0x894",
              "size": 32,
              "description": "General Purpose Register 3 - Store Register command"
            },
            "CAU_STR_CA4": {
              "offset": "0x898",
              "size": 32,
              "description": "General Purpose Register 4 - Store Register command"
            },
            "CAU_STR_CA5": {
              "offset": "0x89C",
              "size": 32,
              "description": "General Purpose Register 5 - Store Register command"
            },
            "CAU_STR_CA6": {
              "offset": "0x8A0",
              "size": 32,
              "description": "General Purpose Register 6 - Store Register command"
            },
            "CAU_STR_CA7": {
              "offset": "0x8A4",
              "size": 32,
              "description": "General Purpose Register 7 - Store Register command"
            },
            "CAU_STR_CA8": {
              "offset": "0x8A8",
              "size": 32,
              "description": "General Purpose Register 8 - Store Register command"
            },
            "CAU_ADR_CASR": {
              "offset": "0x8C0",
              "size": 32,
              "description": "Status register - Add Register command"
            },
            "CAU_ADR_CAA": {
              "offset": "0x8C4",
              "size": 32,
              "description": "Accumulator register - Add to register command"
            },
            "CAU_ADR_CA0": {
              "offset": "0x8C8",
              "size": 32,
              "description": "General Purpose Register 0 - Add to register command"
            },
            "CAU_ADR_CA1": {
              "offset": "0x8CC",
              "size": 32,
              "description": "General Purpose Register 1 - Add to register command"
            },
            "CAU_ADR_CA2": {
              "offset": "0x8D0",
              "size": 32,
              "description": "General Purpose Register 2 - Add to register command"
            },
            "CAU_ADR_CA3": {
              "offset": "0x8D4",
              "size": 32,
              "description": "General Purpose Register 3 - Add to register command"
            },
            "CAU_ADR_CA4": {
              "offset": "0x8D8",
              "size": 32,
              "description": "General Purpose Register 4 - Add to register command"
            },
            "CAU_ADR_CA5": {
              "offset": "0x8DC",
              "size": 32,
              "description": "General Purpose Register 5 - Add to register command"
            },
            "CAU_ADR_CA6": {
              "offset": "0x8E0",
              "size": 32,
              "description": "General Purpose Register 6 - Add to register command"
            },
            "CAU_ADR_CA7": {
              "offset": "0x8E4",
              "size": 32,
              "description": "General Purpose Register 7 - Add to register command"
            },
            "CAU_ADR_CA8": {
              "offset": "0x8E8",
              "size": 32,
              "description": "General Purpose Register 8 - Add to register command"
            },
            "CAU_RADR_CASR": {
              "offset": "0x900",
              "size": 32,
              "description": "Status register - Reverse and Add to Register command"
            },
            "CAU_RADR_CAA": {
              "offset": "0x904",
              "size": 32,
              "description": "Accumulator register - Reverse and Add to Register command"
            },
            "CAU_RADR_CA0": {
              "offset": "0x908",
              "size": 32,
              "description": "General Purpose Register 0 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA1": {
              "offset": "0x90C",
              "size": 32,
              "description": "General Purpose Register 1 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA2": {
              "offset": "0x910",
              "size": 32,
              "description": "General Purpose Register 2 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA3": {
              "offset": "0x914",
              "size": 32,
              "description": "General Purpose Register 3 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA4": {
              "offset": "0x918",
              "size": 32,
              "description": "General Purpose Register 4 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA5": {
              "offset": "0x91C",
              "size": 32,
              "description": "General Purpose Register 5 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA6": {
              "offset": "0x920",
              "size": 32,
              "description": "General Purpose Register 6 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA7": {
              "offset": "0x924",
              "size": 32,
              "description": "General Purpose Register 7 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA8": {
              "offset": "0x928",
              "size": 32,
              "description": "General Purpose Register 8 - Reverse and Add to Register command"
            },
            "CAU_XOR_CASR": {
              "offset": "0x980",
              "size": 32,
              "description": "Status register - Exclusive Or command"
            },
            "CAU_XOR_CAA": {
              "offset": "0x984",
              "size": 32,
              "description": "Accumulator register - Exclusive Or command"
            },
            "CAU_XOR_CA0": {
              "offset": "0x988",
              "size": 32,
              "description": "General Purpose Register 0 - Exclusive Or command"
            },
            "CAU_XOR_CA1": {
              "offset": "0x98C",
              "size": 32,
              "description": "General Purpose Register 1 - Exclusive Or command"
            },
            "CAU_XOR_CA2": {
              "offset": "0x990",
              "size": 32,
              "description": "General Purpose Register 2 - Exclusive Or command"
            },
            "CAU_XOR_CA3": {
              "offset": "0x994",
              "size": 32,
              "description": "General Purpose Register 3 - Exclusive Or command"
            },
            "CAU_XOR_CA4": {
              "offset": "0x998",
              "size": 32,
              "description": "General Purpose Register 4 - Exclusive Or command"
            },
            "CAU_XOR_CA5": {
              "offset": "0x99C",
              "size": 32,
              "description": "General Purpose Register 5 - Exclusive Or command"
            },
            "CAU_XOR_CA6": {
              "offset": "0x9A0",
              "size": 32,
              "description": "General Purpose Register 6 - Exclusive Or command"
            },
            "CAU_XOR_CA7": {
              "offset": "0x9A4",
              "size": 32,
              "description": "General Purpose Register 7 - Exclusive Or command"
            },
            "CAU_XOR_CA8": {
              "offset": "0x9A8",
              "size": 32,
              "description": "General Purpose Register 8 - Exclusive Or command"
            },
            "CAU_ROTL_CASR": {
              "offset": "0x9C0",
              "size": 32,
              "description": "Status register - Rotate Left command"
            },
            "CAU_ROTL_CAA": {
              "offset": "0x9C4",
              "size": 32,
              "description": "Accumulator register - Rotate Left command"
            },
            "CAU_ROTL_CA0": {
              "offset": "0x9C8",
              "size": 32,
              "description": "General Purpose Register 0 - Rotate Left command"
            },
            "CAU_ROTL_CA1": {
              "offset": "0x9CC",
              "size": 32,
              "description": "General Purpose Register 1 - Rotate Left command"
            },
            "CAU_ROTL_CA2": {
              "offset": "0x9D0",
              "size": 32,
              "description": "General Purpose Register 2 - Rotate Left command"
            },
            "CAU_ROTL_CA3": {
              "offset": "0x9D4",
              "size": 32,
              "description": "General Purpose Register 3 - Rotate Left command"
            },
            "CAU_ROTL_CA4": {
              "offset": "0x9D8",
              "size": 32,
              "description": "General Purpose Register 4 - Rotate Left command"
            },
            "CAU_ROTL_CA5": {
              "offset": "0x9DC",
              "size": 32,
              "description": "General Purpose Register 5 - Rotate Left command"
            },
            "CAU_ROTL_CA6": {
              "offset": "0x9E0",
              "size": 32,
              "description": "General Purpose Register 6 - Rotate Left command"
            },
            "CAU_ROTL_CA7": {
              "offset": "0x9E4",
              "size": 32,
              "description": "General Purpose Register 7 - Rotate Left command"
            },
            "CAU_ROTL_CA8": {
              "offset": "0x9E8",
              "size": 32,
              "description": "General Purpose Register 8 - Rotate Left command"
            },
            "CAU_AESC_CASR": {
              "offset": "0xB00",
              "size": 32,
              "description": "Status register - AES Column Operation command"
            },
            "CAU_AESC_CAA": {
              "offset": "0xB04",
              "size": 32,
              "description": "Accumulator register - AES Column Operation command"
            },
            "CAU_AESC_CA0": {
              "offset": "0xB08",
              "size": 32,
              "description": "General Purpose Register 0 - AES Column Operation command"
            },
            "CAU_AESC_CA1": {
              "offset": "0xB0C",
              "size": 32,
              "description": "General Purpose Register 1 - AES Column Operation command"
            },
            "CAU_AESC_CA2": {
              "offset": "0xB10",
              "size": 32,
              "description": "General Purpose Register 2 - AES Column Operation command"
            },
            "CAU_AESC_CA3": {
              "offset": "0xB14",
              "size": 32,
              "description": "General Purpose Register 3 - AES Column Operation command"
            },
            "CAU_AESC_CA4": {
              "offset": "0xB18",
              "size": 32,
              "description": "General Purpose Register 4 - AES Column Operation command"
            },
            "CAU_AESC_CA5": {
              "offset": "0xB1C",
              "size": 32,
              "description": "General Purpose Register 5 - AES Column Operation command"
            },
            "CAU_AESC_CA6": {
              "offset": "0xB20",
              "size": 32,
              "description": "General Purpose Register 6 - AES Column Operation command"
            },
            "CAU_AESC_CA7": {
              "offset": "0xB24",
              "size": 32,
              "description": "General Purpose Register 7 - AES Column Operation command"
            },
            "CAU_AESC_CA8": {
              "offset": "0xB28",
              "size": 32,
              "description": "General Purpose Register 8 - AES Column Operation command"
            },
            "CAU_AESIC_CASR": {
              "offset": "0xB40",
              "size": 32,
              "description": "Status register - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CAA": {
              "offset": "0xB44",
              "size": 32,
              "description": "Accumulator register - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA0": {
              "offset": "0xB48",
              "size": 32,
              "description": "General Purpose Register 0 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA1": {
              "offset": "0xB4C",
              "size": 32,
              "description": "General Purpose Register 1 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA2": {
              "offset": "0xB50",
              "size": 32,
              "description": "General Purpose Register 2 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA3": {
              "offset": "0xB54",
              "size": 32,
              "description": "General Purpose Register 3 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA4": {
              "offset": "0xB58",
              "size": 32,
              "description": "General Purpose Register 4 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA5": {
              "offset": "0xB5C",
              "size": 32,
              "description": "General Purpose Register 5 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA6": {
              "offset": "0xB60",
              "size": 32,
              "description": "General Purpose Register 6 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA7": {
              "offset": "0xB64",
              "size": 32,
              "description": "General Purpose Register 7 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA8": {
              "offset": "0xB68",
              "size": 32,
              "description": "General Purpose Register 8 - AES Inverse Column Operation command"
            }
          },
          "bits": {
            "CAU_DIRECT0": {
              "CAU_DIRECT0": {
                "bit": 0,
                "description": "Direct register 0",
                "width": 32
              }
            },
            "CAU_DIRECT1": {
              "CAU_DIRECT1": {
                "bit": 0,
                "description": "Direct register 1",
                "width": 32
              }
            },
            "CAU_DIRECT2": {
              "CAU_DIRECT2": {
                "bit": 0,
                "description": "Direct register 2",
                "width": 32
              }
            },
            "CAU_DIRECT3": {
              "CAU_DIRECT3": {
                "bit": 0,
                "description": "Direct register 3",
                "width": 32
              }
            },
            "CAU_DIRECT4": {
              "CAU_DIRECT4": {
                "bit": 0,
                "description": "Direct register 4",
                "width": 32
              }
            },
            "CAU_DIRECT5": {
              "CAU_DIRECT5": {
                "bit": 0,
                "description": "Direct register 5",
                "width": 32
              }
            },
            "CAU_DIRECT6": {
              "CAU_DIRECT6": {
                "bit": 0,
                "description": "Direct register 6",
                "width": 32
              }
            },
            "CAU_DIRECT7": {
              "CAU_DIRECT7": {
                "bit": 0,
                "description": "Direct register 7",
                "width": 32
              }
            },
            "CAU_DIRECT8": {
              "CAU_DIRECT8": {
                "bit": 0,
                "description": "Direct register 8",
                "width": 32
              }
            },
            "CAU_DIRECT9": {
              "CAU_DIRECT9": {
                "bit": 0,
                "description": "Direct register 9",
                "width": 32
              }
            },
            "CAU_DIRECT10": {
              "CAU_DIRECT10": {
                "bit": 0,
                "description": "Direct register 10",
                "width": 32
              }
            },
            "CAU_DIRECT11": {
              "CAU_DIRECT11": {
                "bit": 0,
                "description": "Direct register 11",
                "width": 32
              }
            },
            "CAU_DIRECT12": {
              "CAU_DIRECT12": {
                "bit": 0,
                "description": "Direct register 12",
                "width": 32
              }
            },
            "CAU_DIRECT13": {
              "CAU_DIRECT13": {
                "bit": 0,
                "description": "Direct register 13",
                "width": 32
              }
            },
            "CAU_DIRECT14": {
              "CAU_DIRECT14": {
                "bit": 0,
                "description": "Direct register 14",
                "width": 32
              }
            },
            "CAU_DIRECT15": {
              "CAU_DIRECT15": {
                "bit": 0,
                "description": "Direct register 15",
                "width": 32
              }
            },
            "CAU_LDR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_LDR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_LDR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_LDR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_LDR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_LDR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_LDR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_LDR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_LDR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_LDR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_LDR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_STR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_STR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_STR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_STR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_STR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_STR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_STR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_STR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_STR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_STR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_STR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_ADR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_ADR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_ADR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_ADR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_ADR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_ADR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_ADR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_ADR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_ADR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_ADR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_ADR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_RADR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_RADR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_RADR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_RADR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_RADR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_RADR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_RADR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_RADR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_RADR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_RADR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_RADR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_XOR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_XOR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_XOR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_XOR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_XOR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_XOR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_XOR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_XOR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_XOR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_XOR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_XOR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_ROTL_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_ROTL_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_ROTL_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_ROTL_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_ROTL_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_ROTL_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_ROTL_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_ROTL_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_ROTL_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_ROTL_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_ROTL_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_AESC_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_AESC_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_AESC_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_AESC_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_AESC_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_AESC_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_AESC_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_AESC_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_AESC_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_AESC_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_AESC_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_AESIC_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_AESIC_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_AESIC_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_AESIC_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_AESIC_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_AESIC_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_AESIC_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_AESIC_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_AESIC_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_AESIC_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_AESIC_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 108,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_IRQHandler"
          },
          {
            "number": 20,
            "name": "DMA4_IRQHandler"
          },
          {
            "number": 21,
            "name": "DMA5_IRQHandler"
          },
          {
            "number": 22,
            "name": "DMA6_IRQHandler"
          },
          {
            "number": 23,
            "name": "DMA7_IRQHandler"
          },
          {
            "number": 24,
            "name": "DMA8_IRQHandler"
          },
          {
            "number": 25,
            "name": "DMA9_IRQHandler"
          },
          {
            "number": 26,
            "name": "DMA10_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA11_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA12_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA13_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA14_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA15_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA_Error_IRQHandler"
          },
          {
            "number": 34,
            "name": "FTFL_IRQHandler"
          },
          {
            "number": 35,
            "name": "Read_Collision_IRQHandler"
          },
          {
            "number": 36,
            "name": "LVD_LVW_IRQHandler"
          },
          {
            "number": 37,
            "name": "LLW_IRQHandler"
          },
          {
            "number": 38,
            "name": "Watchdog_IRQHandler"
          },
          {
            "number": 39,
            "name": "RNG_IRQHandler"
          },
          {
            "number": 40,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 41,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 42,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 43,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 44,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 61,
            "name": "UART0_RX_TX_IRQHandler"
          },
          {
            "number": 62,
            "name": "UART0_ERR_IRQHandler"
          },
          {
            "number": 63,
            "name": "UART1_RX_TX_IRQHandler"
          },
          {
            "number": 64,
            "name": "UART1_ERR_IRQHandler"
          },
          {
            "number": 65,
            "name": "UART2_RX_TX_IRQHandler"
          },
          {
            "number": 66,
            "name": "UART2_ERR_IRQHandler"
          },
          {
            "number": 67,
            "name": "UART3_RX_TX_IRQHandler"
          },
          {
            "number": 68,
            "name": "UART3_ERR_IRQHandler"
          },
          {
            "number": 69,
            "name": "UART4_RX_TX_IRQHandler"
          },
          {
            "number": 70,
            "name": "UART4_ERR_IRQHandler"
          },
          {
            "number": 71,
            "name": "UART5_RX_TX_IRQHandler"
          },
          {
            "number": 72,
            "name": "UART5_ERR_IRQHandler"
          },
          {
            "number": 73,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 74,
            "name": "ADC1_IRQHandler"
          },
          {
            "number": 75,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 76,
            "name": "CMP1_IRQHandler"
          },
          {
            "number": 77,
            "name": "CMP2_IRQHandler"
          },
          {
            "number": 78,
            "name": "FTM0_IRQHandler"
          },
          {
            "number": 79,
            "name": "FTM1_IRQHandler"
          },
          {
            "number": 80,
            "name": "FTM2_IRQHandler"
          },
          {
            "number": 81,
            "name": "CMT_IRQHandler"
          },
          {
            "number": 82,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 84,
            "name": "PIT0_IRQHandler"
          },
          {
            "number": 85,
            "name": "PIT1_IRQHandler"
          },
          {
            "number": 86,
            "name": "PIT2_IRQHandler"
          },
          {
            "number": 87,
            "name": "PIT3_IRQHandler"
          },
          {
            "number": 88,
            "name": "PDB0_IRQHandler"
          },
          {
            "number": 89,
            "name": "USB0_IRQHandler"
          },
          {
            "number": 90,
            "name": "USBDCD_IRQHandler"
          },
          {
            "number": 91,
            "name": "ENET_1588_Timer_IRQHandler"
          },
          {
            "number": 92,
            "name": "ENET_Transmit_IRQHandler"
          },
          {
            "number": 93,
            "name": "ENET_Receive_IRQHandler"
          },
          {
            "number": 94,
            "name": "ENET_Error_IRQHandler"
          },
          {
            "number": 95,
            "name": "I2S0_IRQHandler"
          },
          {
            "number": 96,
            "name": "SDHC_IRQHandler"
          },
          {
            "number": 97,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 98,
            "name": "DAC1_IRQHandler"
          },
          {
            "number": 99,
            "name": "TSI0_IRQHandler"
          },
          {
            "number": 101,
            "name": "LPTimer_IRQHandler"
          },
          {
            "number": 102,
            "name": "LCD_IRQHandler"
          },
          {
            "number": 103,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 104,
            "name": "PORTB_IRQHandler"
          },
          {
            "number": 105,
            "name": "PORTC_IRQHandler"
          },
          {
            "number": 106,
            "name": "PORTD_IRQHandler"
          },
          {
            "number": 107,
            "name": "PORTE_IRQHandler"
          }
        ]
      }
    }
  }
}