INFO: [VRFC 10-163] Analyzing VHDL file "E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps7_0_50M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_gpio_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_gpio_2_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_axi_gpio_3_0/sim/design_1_axi_gpio_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_gpio_3_0'
