# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../IP_tester.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../IP_tester.ip_user_files/bd/design_1/ipshared/4778/XADC_to_reg.srcs/sources_1/new/CORE.vhd" \

vhdl xil_defaultlib  \
"../../../../IP_tester.ip_user_files/bd/design_1/ip/design_1_CORE_0_0/sim/design_1_CORE_0_0.vhd" \
"../../../../IP_tester.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../IP_tester.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
