============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Aug 12 10:18:44 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.081818s wall, 3.010819s user + 0.062400s system = 3.073220s CPU (99.7%)

RUN-1004 : used memory is 235 MB, reserved memory is 215 MB, peak memory is 235 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;   "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;   "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.728156s wall, 2.745618s user + 0.062400s system = 2.808018s CPU (102.9%)

RUN-1004 : used memory is 203 MB, reserved memory is 171 MB, peak memory is 262 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.085622s wall, 1.045207s user + 0.031200s system = 1.076407s CPU (99.2%)

RUN-1004 : used memory is 232 MB, reserved memory is 199 MB, peak memory is 262 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 97 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7700/0 useful/useless nets, 6837/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10156/0 useful/useless nets, 9293/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10154/0 useful/useless nets, 9291/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11002/0 useful/useless nets, 10139/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 41352, tnet num: 10993, tinst num: 10114, tnode num: 76783, tedge num: 78196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.224687s wall, 1.170008s user + 0.062400s system = 1.232408s CPU (100.6%)

RUN-1004 : used memory is 350 MB, reserved memory is 316 MB, peak memory is 350 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.49 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7481/0 useful/useless nets, 6618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3436 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.214496s wall, 12.963683s user + 0.327602s system = 13.291285s CPU (100.6%)

RUN-1004 : used memory is 326 MB, reserved memory is 312 MB, peak memory is 411 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.356922s wall, 2.558416s user + 0.296402s system = 2.854818s CPU (121.1%)

RUN-1004 : used memory is 337 MB, reserved memory is 313 MB, peak memory is 411 MB
RUN-1002 : start command "set_param place effort high"
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s) with high effort.
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2080 instances
RUN-1001 : 989 mslices, 989 lslices, 97 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5656 nets
RUN-1001 : 2884 nets have 2 pins
RUN-1001 : 2076 nets have [3 - 5] pins
RUN-1001 : 492 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 134 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2078 instances, 1978 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 24486, tnet num: 5654, tinst num: 2078, tnode num: 29823, tedge num: 41074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.243396s wall, 1.560010s user + 0.062400s system = 1.622410s CPU (130.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 905518
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 88%, beta_incr = 0.470179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 546278, overlap = 168
PHY-3002 : Step(2): len = 378653, overlap = 243.5
PHY-3002 : Step(3): len = 293237, overlap = 270.5
PHY-3002 : Step(4): len = 233024, overlap = 292
PHY-3002 : Step(5): len = 190461, overlap = 307.25
PHY-3002 : Step(6): len = 155371, overlap = 323
PHY-3002 : Step(7): len = 123207, overlap = 342.25
PHY-3002 : Step(8): len = 107356, overlap = 350
PHY-3002 : Step(9): len = 86982.6, overlap = 360
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17468e-06
PHY-3002 : Step(10): len = 84612.6, overlap = 359.5
PHY-3002 : Step(11): len = 92526.8, overlap = 340.5
PHY-3002 : Step(12): len = 107624, overlap = 313.25
PHY-3002 : Step(13): len = 100092, overlap = 315
PHY-3002 : Step(14): len = 94299.9, overlap = 316.5
PHY-3002 : Step(15): len = 93890.3, overlap = 316.25
PHY-3002 : Step(16): len = 97713.7, overlap = 315.25
PHY-3002 : Step(17): len = 95261.5, overlap = 316.75
PHY-3002 : Step(18): len = 95318.7, overlap = 315.25
PHY-3002 : Step(19): len = 95205.7, overlap = 313.75
PHY-3002 : Step(20): len = 96229.7, overlap = 310
PHY-3002 : Step(21): len = 98806.9, overlap = 308
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.34935e-06
PHY-3002 : Step(22): len = 97827.8, overlap = 305.25
PHY-3002 : Step(23): len = 102589, overlap = 290.25
PHY-3002 : Step(24): len = 110726, overlap = 268.75
PHY-3002 : Step(25): len = 108340, overlap = 265
PHY-3002 : Step(26): len = 108021, overlap = 266
PHY-3002 : Step(27): len = 109403, overlap = 264.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.69871e-06
PHY-3002 : Step(28): len = 111473, overlap = 258.5
PHY-3002 : Step(29): len = 117331, overlap = 244.25
PHY-3002 : Step(30): len = 117641, overlap = 237.5
PHY-3002 : Step(31): len = 118790, overlap = 228.75
PHY-3002 : Step(32): len = 122541, overlap = 220
PHY-3002 : Step(33): len = 122749, overlap = 214
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.39742e-06
PHY-3002 : Step(34): len = 125235, overlap = 213
PHY-3002 : Step(35): len = 129630, overlap = 205.25
PHY-3002 : Step(36): len = 129839, overlap = 201.5
PHY-3002 : Step(37): len = 132011, overlap = 198.75
PHY-3002 : Step(38): len = 134229, overlap = 197.75
PHY-3002 : Step(39): len = 135334, overlap = 185.75
PHY-3002 : Step(40): len = 136835, overlap = 177.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.87948e-05
PHY-3002 : Step(41): len = 138894, overlap = 173
PHY-3002 : Step(42): len = 142021, overlap = 176.75
PHY-3002 : Step(43): len = 145048, overlap = 178
PHY-3002 : Step(44): len = 149328, overlap = 168.75
PHY-3002 : Step(45): len = 151371, overlap = 168.25
PHY-3002 : Step(46): len = 151270, overlap = 166.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.75897e-05
PHY-3002 : Step(47): len = 156858, overlap = 156.25
PHY-3002 : Step(48): len = 160372, overlap = 151.25
PHY-3002 : Step(49): len = 158494, overlap = 147.25
PHY-3002 : Step(50): len = 157421, overlap = 144
PHY-3002 : Step(51): len = 156686, overlap = 142.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002797s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.470179
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.028146s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.642259s wall, 0.655204s user + 0.000000s system = 0.655204s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.68402e-06
PHY-3002 : Step(52): len = 157882, overlap = 148.75
PHY-3002 : Step(53): len = 157676, overlap = 150.75
PHY-3002 : Step(54): len = 156504, overlap = 157
PHY-3002 : Step(55): len = 154344, overlap = 160.75
PHY-3002 : Step(56): len = 150858, overlap = 165.25
PHY-3002 : Step(57): len = 146940, overlap = 169.25
PHY-3002 : Step(58): len = 142875, overlap = 172.5
PHY-3002 : Step(59): len = 139404, overlap = 180.5
PHY-3002 : Step(60): len = 137176, overlap = 182.25
PHY-3002 : Step(61): len = 136039, overlap = 180
PHY-3002 : Step(62): len = 135819, overlap = 175.25
PHY-3002 : Step(63): len = 135425, overlap = 170.75
PHY-3002 : Step(64): len = 135619, overlap = 167
PHY-3002 : Step(65): len = 135980, overlap = 161.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.9368e-05
PHY-3002 : Step(66): len = 138753, overlap = 154.5
PHY-3002 : Step(67): len = 146364, overlap = 144
PHY-3002 : Step(68): len = 146284, overlap = 142.25
PHY-3002 : Step(69): len = 146632, overlap = 141.75
PHY-3002 : Step(70): len = 147301, overlap = 143
PHY-3002 : Step(71): len = 147897, overlap = 146
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.87361e-05
PHY-3002 : Step(72): len = 151272, overlap = 140
PHY-3002 : Step(73): len = 159280, overlap = 129.25
PHY-3002 : Step(74): len = 158816, overlap = 129.25
PHY-3002 : Step(75): len = 158709, overlap = 122.5
PHY-3002 : Step(76): len = 158900, overlap = 118.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.39053e-05
PHY-3002 : Step(77): len = 164522, overlap = 117.5
PHY-3002 : Step(78): len = 168985, overlap = 115.75
PHY-3002 : Step(79): len = 169489, overlap = 109
PHY-3002 : Step(80): len = 169475, overlap = 103.25
PHY-3002 : Step(81): len = 169326, overlap = 102
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.470179
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.982536s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.653947s wall, 0.670804s user + 0.000000s system = 0.670804s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.37272e-05
PHY-3002 : Step(82): len = 177800, overlap = 204.25
PHY-3002 : Step(83): len = 180731, overlap = 189.25
PHY-3002 : Step(84): len = 180983, overlap = 173
PHY-3002 : Step(85): len = 177694, overlap = 174.25
PHY-3002 : Step(86): len = 171606, overlap = 182.5
PHY-3002 : Step(87): len = 166311, overlap = 200.25
PHY-3002 : Step(88): len = 163281, overlap = 206
PHY-3002 : Step(89): len = 160121, overlap = 204.5
PHY-3002 : Step(90): len = 157529, overlap = 211
PHY-3002 : Step(91): len = 155251, overlap = 212.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107454
PHY-3002 : Step(92): len = 162277, overlap = 197.5
PHY-3002 : Step(93): len = 167302, overlap = 186.5
PHY-3002 : Step(94): len = 170005, overlap = 181
PHY-3002 : Step(95): len = 169945, overlap = 181.5
PHY-3002 : Step(96): len = 169718, overlap = 180.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214909
PHY-3002 : Step(97): len = 176829, overlap = 168.5
PHY-3002 : Step(98): len = 180701, overlap = 164
PHY-3002 : Step(99): len = 183438, overlap = 155.75
PHY-3002 : Step(100): len = 184865, overlap = 149.25
PHY-3002 : Step(101): len = 185289, overlap = 147.75
PHY-3002 : Step(102): len = 185529, overlap = 150
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000408467
PHY-3002 : Step(103): len = 190889, overlap = 143.25
PHY-3002 : Step(104): len = 193723, overlap = 143.5
PHY-3002 : Step(105): len = 197898, overlap = 139.5
PHY-3002 : Step(106): len = 198691, overlap = 138.75
PHY-3002 : Step(107): len = 197933, overlap = 140.5
PHY-3002 : Step(108): len = 197743, overlap = 141
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000765621
PHY-3002 : Step(109): len = 201693, overlap = 134.5
PHY-3002 : Step(110): len = 203154, overlap = 134.5
PHY-3002 : Step(111): len = 204576, overlap = 130
PHY-3002 : Step(112): len = 205648, overlap = 130.25
PHY-3002 : Step(113): len = 206045, overlap = 131.75
PHY-3002 : Step(114): len = 206650, overlap = 131.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00135297
PHY-3002 : Step(115): len = 208278, overlap = 133.5
PHY-3002 : Step(116): len = 209229, overlap = 133.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00209091
PHY-3002 : Step(117): len = 210202, overlap = 133.75
PHY-3002 : Step(118): len = 211267, overlap = 131.25
PHY-3002 : Step(119): len = 212083, overlap = 130
PHY-3002 : Step(120): len = 212640, overlap = 129.5
PHY-3002 : Step(121): len = 213311, overlap = 130
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.296891s wall, 0.140401s user + 0.218401s system = 0.358802s CPU (120.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.470179
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.969507s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (99.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.678669s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000276261
PHY-3002 : Step(122): len = 212051, overlap = 99
PHY-3002 : Step(123): len = 208710, overlap = 101.75
PHY-3002 : Step(124): len = 204933, overlap = 117
PHY-3002 : Step(125): len = 203433, overlap = 119.25
PHY-3002 : Step(126): len = 201990, overlap = 124.5
PHY-3002 : Step(127): len = 201010, overlap = 129.25
PHY-3002 : Step(128): len = 200586, overlap = 133.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000552522
PHY-3002 : Step(129): len = 204550, overlap = 125.75
PHY-3002 : Step(130): len = 205380, overlap = 121.75
PHY-3002 : Step(131): len = 206925, overlap = 117.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103437
PHY-3002 : Step(132): len = 209193, overlap = 116
PHY-3002 : Step(133): len = 209815, overlap = 117.5
PHY-3002 : Step(134): len = 211301, overlap = 114.5
PHY-3002 : Step(135): len = 211661, overlap = 112.75
PHY-3002 : Step(136): len = 211990, overlap = 110.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176926
PHY-3002 : Step(137): len = 213729, overlap = 112.25
PHY-3002 : Step(138): len = 214311, overlap = 113.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00239322
PHY-3002 : Step(139): len = 215196, overlap = 111.75
PHY-3002 : Step(140): len = 215988, overlap = 112.25
PHY-3002 : Step(141): len = 216594, overlap = 114
PHY-3002 : Step(142): len = 217037, overlap = 113.25
PHY-3002 : Step(143): len = 217484, overlap = 113.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021690s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (143.8%)

PHY-3001 : Legalized: Len = 225132, Over = 0
PHY-3001 : Final: Len = 225132, Over = 0
PHY-3001 : Improving timing with driver duplication.
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start placement optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.539847s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (101.1%)

OPT-1001 : Start: WNS 4444 TNS 0 NUM_FEPS 0
OPT-1001 : End placement optimization;  0.540033s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (101.1%)

OPT-1001 : End physical optimization;  0.544259s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (103.2%)

RUN-1003 : finish command "place" in  18.345974s wall, 24.148955s user + 1.622410s system = 25.771365s CPU (140.5%)

RUN-1004 : used memory is 395 MB, reserved memory is 358 MB, peak memory is 411 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2859 to 2206
PHY-1001 : Pin misalignment score is improved from 2206 to 2175
PHY-1001 : Pin misalignment score is improved from 2175 to 2172
PHY-1001 : Pin misalignment score is improved from 2172 to 2170
PHY-1001 : Pin misalignment score is improved from 2170 to 2170
PHY-1001 : Pin local connectivity score is improved from 257 to 0
PHY-1001 : Pin misalignment score is improved from 2281 to 2209
PHY-1001 : Pin misalignment score is improved from 2209 to 2205
PHY-1001 : Pin misalignment score is improved from 2205 to 2205
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  3.178679s wall, 3.244821s user + 0.015600s system = 3.260421s CPU (102.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2080 instances
RUN-1001 : 989 mslices, 989 lslices, 97 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5656 nets
RUN-1001 : 2884 nets have 2 pins
RUN-1001 : 2076 nets have [3 - 5] pins
RUN-1001 : 492 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 134 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 287000, over cnt = 1561(19%), over = 2943, worst = 11
PHY-1002 : len = 293616, over cnt = 1297(16%), over = 1974, worst = 5
PHY-1002 : len = 299472, over cnt = 1227(15%), over = 1600, worst = 4
PHY-1002 : len = 319928, over cnt = 741(9%), over = 767, worst = 3
PHY-1002 : len = 332408, over cnt = 498(6%), over = 500, worst = 2
PHY-1002 : len = 342728, over cnt = 400(4%), over = 400, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 24486, tnet num: 5654, tinst num: 2078, tnode num: 29823, tedge num: 41074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 163 out of 5656 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  4.684835s wall, 4.695630s user + 0.031200s system = 4.726830s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.116735s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (80.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 52448, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.644487s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (99.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.022341s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (209.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.006541s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (238.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.006668s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.007296s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (427.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 52336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.006533s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 631880, over cnt = 1583(0%), over = 1649, worst = 3
PHY-1001 : End Routed; 20.616648s wall, 25.006960s user + 0.202801s system = 25.209762s CPU (122.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 581176, over cnt = 807(0%), over = 814, worst = 2
PHY-1001 : End DR Iter 1; 14.948831s wall, 14.898096s user + 0.000000s system = 14.898096s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 569496, over cnt = 302(0%), over = 302, worst = 1
PHY-1001 : End DR Iter 2; 7.773504s wall, 7.753250s user + 0.000000s system = 7.753250s CPU (99.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 569936, over cnt = 117(0%), over = 117, worst = 1
PHY-1001 : End DR Iter 3; 0.985988s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (98.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 572728, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End DR Iter 4; 0.817264s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (91.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 574472, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 5; 0.474112s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (102.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 575288, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 6; 0.909358s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (102.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 575664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.804678s wall, 1.825212s user + 0.000000s system = 1.825212s CPU (101.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 575664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 1.982894s wall, 1.981213s user + 0.000000s system = 1.981213s CPU (99.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 575664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.023156s wall, 2.043613s user + 0.000000s system = 2.043613s CPU (101.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.012836s wall, 2.012413s user + 0.000000s system = 2.012413s CPU (100.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 10; 2.026089s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (100.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 11; 2.037300s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (99.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 12; 2.026357s wall, 1.996813s user + 0.000000s system = 1.996813s CPU (98.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 13; 2.056064s wall, 2.043613s user + 0.000000s system = 2.043613s CPU (99.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 576000, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.237597s wall, 2.246414s user + 0.000000s system = 2.246414s CPU (100.4%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 576056, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.696292s wall, 3.681624s user + 0.000000s system = 3.681624s CPU (99.6%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 576208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.050555s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (102.5%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 576224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.461185s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (100.4%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 576280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 576280
PHY-1001 : End DC Iter 5; 0.576062s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.2%)

PHY-1001 : 7 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  81.710488s wall, 86.003351s user + 0.265202s system = 86.268553s CPU (105.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  89.707556s wall, 94.084203s user + 0.327602s system = 94.411805s CPU (105.2%)

RUN-1004 : used memory is 513 MB, reserved memory is 476 MB, peak memory is 547 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 3939   out of   4480   87.92%
#reg                 2654   out of   4480   59.24%
#le                  3939
  #lut only          1285   out of   3939   32.62%
  #reg only             0   out of   3939    0.00%
  #lut&reg           2654   out of   3939   67.38%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.401888s wall, 2.262014s user + 0.046800s system = 2.308815s CPU (96.1%)

RUN-1004 : used memory is 513 MB, reserved memory is 476 MB, peak memory is 547 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 24486, tnet num: 5654, tinst num: 2083, tnode num: 29823, tedge num: 41074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.576266s wall, 3.556823s user + 0.031200s system = 3.588023s CPU (100.3%)

RUN-1004 : used memory is 563 MB, reserved memory is 526 MB, peak memory is 563 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2085
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5656, pip num: 53813
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 152137 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.347401s wall, 19.812127s user + 0.078001s system = 19.890127s CPU (192.2%)

RUN-1004 : used memory is 586 MB, reserved memory is 549 MB, peak memory is 594 MB
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.327256s wall, 3.229221s user + 0.093601s system = 3.322821s CPU (99.9%)

RUN-1004 : used memory is 370 MB, reserved memory is 339 MB, peak memory is 594 MB
RUN-1002 : start command "config_chipwatcher Debug.cwc -dir ."
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import Debug.cwc failed.
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.033273s wall, 2.886019s user + 0.109201s system = 2.995219s CPU (98.7%)

RUN-1004 : used memory is 385 MB, reserved memory is 349 MB, peak memory is 594 MB
RUN-1002 : start command "config_chipwatcher Debug.cwc -dir ."
KIT-5601 WARNING: ChipWatcher: clock net clk25 is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[0] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[1] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[2] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[3] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[4] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[5] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[6] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[7] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[8] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[9] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[10] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[11] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_addr[12] of bus bram32k_addr is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[0] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[1] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[2] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[3] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[4] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[5] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[6] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[7] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[8] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[9] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[10] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[11] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[12] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[13] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[14] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[15] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[16] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[17] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[18] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[19] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[20] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[21] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[22] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[23] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[24] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[25] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[26] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[27] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[28] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[29] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[30] of bus bram32k_out is invalid.
KIT-5602 WARNING: ChipWatcher: data view net bram32k_out[31] of bus bram32k_out is invalid.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[0] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[10] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[11] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[12] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[1] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[2] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[3] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[4] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[5] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[6] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[7] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[8] is not included by view data.
KIT-5604 WARNING: ChipWatcher: trigger net bram32k_addr[9] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[0] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[10] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[11] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[12] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[1] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[2] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[3] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[4] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[5] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[6] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[7] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[8] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_addr[9] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[0] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[10] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[11] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[12] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[13] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[14] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[15] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[16] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[17] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[18] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[19] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[1] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[20] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[21] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[22] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[23] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[24] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[25] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[26] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[27] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[28] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[29] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[2] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[30] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[31] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[3] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[4] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[5] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[6] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[7] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[8] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net bram32k_out[9] is not included by view data.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[0] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[10] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[11] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[12] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[1] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[2] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[3] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[4] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[5] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[6] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[7] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[8] of condition.
KIT-5607 WARNING: ChipWatcher: unknown trigger net bram32k_addr[9] of condition.
KIT-5608 WARNING: ChipWatcher: data log error: trigger position 41, sample number 128, data length 5760.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 0 trigger nets, 0 data nets.
KIT-5609 WARNING: ChipWatcher: there are 118 errors happened during importing.
KIT-1004 : Chipwatcher code = 1011001100010011
GUI-1001 : Import Debug.cwc success!
RUN-1002 : start command "compile_watcher"
KIT-8446 ERROR: Sanity check failed: No clock signal info.
GUI-8306 ERROR: compile chipwatcher failed!
KIT-8446 ERROR: Sanity check failed: No clock signal info.
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-6001 WARNING: File F:/Internship/ANLU_DEMO/FPGA_ARM/DESIGN/CONTROLv2/AHB_FPGA256_CC/Quick_Start/Debug.cwc does not exist!
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.006966s wall, 2.948419s user + 0.046800s system = 2.995219s CPU (99.6%)

RUN-1004 : used memory is 407 MB, reserved memory is 378 MB, peak memory is 594 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 1 trigger nets, 29 data nets.
KIT-1004 : Chipwatcher code = 0010111000001110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6120/24 useful/useless nets, 2449/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6011/109 useful/useless nets, 2340/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6011/0 useful/useless nets, 2340/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.407753s wall, 2.418016s user + 0.015600s system = 2.433616s CPU (101.1%)

RUN-1004 : used memory is 417 MB, reserved memory is 387 MB, peak memory is 594 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6042/0 useful/useless nets, 2372/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6039/0 useful/useless nets, 2369/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6095/1 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6095/0 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6235/6 useful/useless nets, 2566/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 26567, tnet num: 6236, tinst num: 2561, tnode num: 33797, tedge num: 45262.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6130/0 useful/useless nets, 2461/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1665 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2295 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.315035s wall, 2.262014s user + 0.062400s system = 2.324415s CPU (100.4%)

RUN-1004 : used memory is 507 MB, reserved memory is 475 MB, peak memory is 594 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.020387s wall, 4.929632s user + 0.124801s system = 5.054432s CPU (100.7%)

RUN-1004 : used memory is 507 MB, reserved memory is 475 MB, peak memory is 594 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "set_param place effort high"
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s) with high effort.
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2220 instances
RUN-1001 : 1058 mslices, 1057 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3063 nets have 2 pins
RUN-1001 : 2188 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2218 instances, 2115 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25756, tnet num: 5991, tinst num: 2218, tnode num: 31453, tedge num: 43281.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.151427s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (92.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 964032
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(144): len = 579508, overlap = 201.5
PHY-3002 : Step(145): len = 406567, overlap = 267.5
PHY-3002 : Step(146): len = 314365, overlap = 294.75
PHY-3002 : Step(147): len = 252888, overlap = 318.5
PHY-3002 : Step(148): len = 207090, overlap = 338.5
PHY-3002 : Step(149): len = 167261, overlap = 355
PHY-3002 : Step(150): len = 136600, overlap = 372.75
PHY-3002 : Step(151): len = 113728, overlap = 387.75
PHY-3002 : Step(152): len = 97202.2, overlap = 395.25
PHY-3002 : Step(153): len = 84994.8, overlap = 398.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.21948e-07
PHY-3002 : Step(154): len = 83374.9, overlap = 398.5
PHY-3002 : Step(155): len = 84037.2, overlap = 389.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.6439e-06
PHY-3002 : Step(156): len = 84158.3, overlap = 388.75
PHY-3002 : Step(157): len = 108481, overlap = 342.25
PHY-3002 : Step(158): len = 122317, overlap = 316.75
PHY-3002 : Step(159): len = 117988, overlap = 316.5
PHY-3002 : Step(160): len = 117346, overlap = 318.25
PHY-3002 : Step(161): len = 114624, overlap = 315
PHY-3002 : Step(162): len = 112264, overlap = 315
PHY-3002 : Step(163): len = 111408, overlap = 315.5
PHY-3002 : Step(164): len = 111725, overlap = 315.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.28779e-06
PHY-3002 : Step(165): len = 111957, overlap = 311
PHY-3002 : Step(166): len = 115437, overlap = 299
PHY-3002 : Step(167): len = 121601, overlap = 281.75
PHY-3002 : Step(168): len = 123691, overlap = 266.75
PHY-3002 : Step(169): len = 125913, overlap = 254.75
PHY-3002 : Step(170): len = 126280, overlap = 253.25
PHY-3002 : Step(171): len = 127315, overlap = 248
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.57559e-06
PHY-3002 : Step(172): len = 127601, overlap = 246.25
PHY-3002 : Step(173): len = 129195, overlap = 244.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.14244e-05
PHY-3002 : Step(174): len = 132623, overlap = 243.75
PHY-3002 : Step(175): len = 144851, overlap = 217.25
PHY-3002 : Step(176): len = 146403, overlap = 208.75
PHY-3002 : Step(177): len = 145275, overlap = 208.75
PHY-3002 : Step(178): len = 145715, overlap = 212.5
PHY-3002 : Step(179): len = 146007, overlap = 212.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.28488e-05
PHY-3002 : Step(180): len = 148109, overlap = 204.75
PHY-3002 : Step(181): len = 151913, overlap = 194
PHY-3002 : Step(182): len = 152991, overlap = 187.25
PHY-3002 : Step(183): len = 154210, overlap = 186
PHY-3002 : Step(184): len = 155119, overlap = 180.5
PHY-3002 : Step(185): len = 156684, overlap = 166.25
PHY-3002 : Step(186): len = 157027, overlap = 161.5
PHY-3002 : Step(187): len = 157678, overlap = 162.25
PHY-3002 : Step(188): len = 157394, overlap = 172.5
PHY-3002 : Step(189): len = 157518, overlap = 173
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.56975e-05
PHY-3002 : Step(190): len = 157804, overlap = 173.25
PHY-3002 : Step(191): len = 158059, overlap = 173
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003494s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.239369s wall, 1.450809s user + 0.062400s system = 1.513210s CPU (122.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.707888s wall, 0.733205s user + 0.031200s system = 0.764405s CPU (108.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.34522e-06
PHY-3002 : Step(192): len = 159762, overlap = 167
PHY-3002 : Step(193): len = 160345, overlap = 162.25
PHY-3002 : Step(194): len = 160086, overlap = 164
PHY-3002 : Step(195): len = 157161, overlap = 172.25
PHY-3002 : Step(196): len = 153578, overlap = 179.25
PHY-3002 : Step(197): len = 150485, overlap = 182.25
PHY-3002 : Step(198): len = 147670, overlap = 189.25
PHY-3002 : Step(199): len = 144403, overlap = 201
PHY-3002 : Step(200): len = 141194, overlap = 207.25
PHY-3002 : Step(201): len = 139020, overlap = 205.5
PHY-3002 : Step(202): len = 137711, overlap = 210.5
PHY-3002 : Step(203): len = 137699, overlap = 212.25
PHY-3002 : Step(204): len = 137832, overlap = 207.25
PHY-3002 : Step(205): len = 137861, overlap = 200.25
PHY-3002 : Step(206): len = 137946, overlap = 198.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.46904e-05
PHY-3002 : Step(207): len = 139510, overlap = 198.5
PHY-3002 : Step(208): len = 143092, overlap = 195.5
PHY-3002 : Step(209): len = 143784, overlap = 195.75
PHY-3002 : Step(210): len = 144727, overlap = 192.5
PHY-3002 : Step(211): len = 146965, overlap = 184.25
PHY-3002 : Step(212): len = 147641, overlap = 181
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.93809e-05
PHY-3002 : Step(213): len = 150374, overlap = 174.75
PHY-3002 : Step(214): len = 157077, overlap = 160.5
PHY-3002 : Step(215): len = 156533, overlap = 153.5
PHY-3002 : Step(216): len = 156583, overlap = 150
PHY-3002 : Step(217): len = 157386, overlap = 149.75
PHY-3002 : Step(218): len = 157980, overlap = 154.5
PHY-3002 : Step(219): len = 159376, overlap = 148.75
PHY-3002 : Step(220): len = 159132, overlap = 144.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.87618e-05
PHY-3002 : Step(221): len = 161726, overlap = 141
PHY-3002 : Step(222): len = 166996, overlap = 140.25
PHY-3002 : Step(223): len = 167391, overlap = 140
PHY-3002 : Step(224): len = 166985, overlap = 139.25
PHY-3002 : Step(225): len = 167305, overlap = 139.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000117524
PHY-3002 : Step(226): len = 172007, overlap = 138.25
PHY-3002 : Step(227): len = 176559, overlap = 137.75
PHY-3002 : Step(228): len = 177941, overlap = 134
PHY-3002 : Step(229): len = 178171, overlap = 132
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.080977s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.712197s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.69652e-05
PHY-3002 : Step(230): len = 185850, overlap = 212
PHY-3002 : Step(231): len = 187092, overlap = 196.25
PHY-3002 : Step(232): len = 185770, overlap = 194.5
PHY-3002 : Step(233): len = 182646, overlap = 191
PHY-3002 : Step(234): len = 177948, overlap = 197.75
PHY-3002 : Step(235): len = 173945, overlap = 204
PHY-3002 : Step(236): len = 170299, overlap = 208
PHY-3002 : Step(237): len = 167289, overlap = 212.75
PHY-3002 : Step(238): len = 164799, overlap = 220
PHY-3002 : Step(239): len = 162612, overlap = 224
PHY-3002 : Step(240): len = 160799, overlap = 224.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011393
PHY-3002 : Step(241): len = 168614, overlap = 208.5
PHY-3002 : Step(242): len = 173397, overlap = 192.5
PHY-3002 : Step(243): len = 175286, overlap = 188.25
PHY-3002 : Step(244): len = 175451, overlap = 189.25
PHY-3002 : Step(245): len = 175697, overlap = 189
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000227861
PHY-3002 : Step(246): len = 181878, overlap = 178.25
PHY-3002 : Step(247): len = 185043, overlap = 175.5
PHY-3002 : Step(248): len = 188818, overlap = 168
PHY-3002 : Step(249): len = 188736, overlap = 165
PHY-3002 : Step(250): len = 187162, overlap = 168.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000409158
PHY-3002 : Step(251): len = 192240, overlap = 162.5
PHY-3002 : Step(252): len = 194039, overlap = 161.25
PHY-3002 : Step(253): len = 196009, overlap = 165.25
PHY-3002 : Step(254): len = 198014, overlap = 158.5
PHY-3002 : Step(255): len = 198137, overlap = 158
PHY-3002 : Step(256): len = 198592, overlap = 155
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000815001
PHY-3002 : Step(257): len = 201169, overlap = 154
PHY-3002 : Step(258): len = 202279, overlap = 154.5
PHY-3002 : Step(259): len = 205220, overlap = 155.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00153505
PHY-3002 : Step(260): len = 206520, overlap = 154.25
PHY-3002 : Step(261): len = 208086, overlap = 152.25
PHY-3002 : Step(262): len = 208880, overlap = 151.75
PHY-3002 : Step(263): len = 209827, overlap = 151
PHY-3002 : Step(264): len = 210445, overlap = 150
PHY-3002 : Step(265): len = 211682, overlap = 151
PHY-3002 : Step(266): len = 211991, overlap = 152.5
PHY-3002 : Step(267): len = 212747, overlap = 152
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00270503
PHY-3002 : Step(268): len = 213462, overlap = 151.5
PHY-3002 : Step(269): len = 214248, overlap = 153
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0037316
PHY-3002 : Step(270): len = 214633, overlap = 152.5
PHY-3002 : Step(271): len = 215594, overlap = 154
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00412732
PHY-3002 : Step(272): len = 215776, overlap = 154.25
PHY-3002 : Step(273): len = 216795, overlap = 154.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00431159
PHY-3002 : Step(274): len = 216871, overlap = 155.5
PHY-3002 : Step(275): len = 217567, overlap = 154.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00483413
PHY-3002 : Step(276): len = 217668, overlap = 154.75
PHY-3002 : Step(277): len = 218076, overlap = 154
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00579282
PHY-3002 : Step(278): len = 218214, overlap = 153.75
PHY-3002 : Step(279): len = 218783, overlap = 154.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00619609
PHY-3002 : Step(280): len = 218856, overlap = 154
PHY-3002 : Step(281): len = 219254, overlap = 152
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00677397
PHY-3002 : Step(282): len = 219354, overlap = 151.5
PHY-3002 : Step(283): len = 219659, overlap = 151.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00739509
PHY-3002 : Step(284): len = 219789, overlap = 151.25
PHY-3002 : Step(285): len = 220056, overlap = 152.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00764482
PHY-3002 : Step(286): len = 220150, overlap = 152.75
PHY-3002 : Step(287): len = 220532, overlap = 151.75
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00767051
PHY-3002 : Step(288): len = 220591, overlap = 152.5
PHY-3002 : Step(289): len = 220788, overlap = 154
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00781213
PHY-3002 : Step(290): len = 220867, overlap = 154.25
PHY-3002 : Step(291): len = 221085, overlap = 153.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00870896
PHY-3002 : Step(292): len = 221155, overlap = 154.75
PHY-3002 : Step(293): len = 221464, overlap = 154.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.278698s wall, 0.171601s user + 0.156001s system = 0.327602s CPU (117.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.064697s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (92.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.748365s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000311506
PHY-3002 : Step(294): len = 217235, overlap = 106.75
PHY-3002 : Step(295): len = 214475, overlap = 112.75
PHY-3002 : Step(296): len = 208781, overlap = 129.25
PHY-3002 : Step(297): len = 206742, overlap = 134
PHY-3002 : Step(298): len = 204856, overlap = 141
PHY-3002 : Step(299): len = 203399, overlap = 144.25
PHY-3002 : Step(300): len = 203023, overlap = 142.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000623013
PHY-3002 : Step(301): len = 206902, overlap = 141.5
PHY-3002 : Step(302): len = 207254, overlap = 137.25
PHY-3002 : Step(303): len = 208098, overlap = 134.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109266
PHY-3002 : Step(304): len = 209931, overlap = 129.75
PHY-3002 : Step(305): len = 210965, overlap = 132.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00156183
PHY-3002 : Step(306): len = 211862, overlap = 131.5
PHY-3002 : Step(307): len = 212976, overlap = 134
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00180063
PHY-3002 : Step(308): len = 213350, overlap = 134
PHY-3002 : Step(309): len = 214638, overlap = 132.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00202753
PHY-3002 : Step(310): len = 214848, overlap = 133.25
PHY-3002 : Step(311): len = 216597, overlap = 131.25
PHY-3002 : Step(312): len = 216707, overlap = 131
PHY-3002 : Step(313): len = 216821, overlap = 129.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00268414
PHY-3002 : Step(314): len = 217305, overlap = 129.25
PHY-3002 : Step(315): len = 217767, overlap = 129.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00301663
PHY-3002 : Step(316): len = 217991, overlap = 128.5
PHY-3002 : Step(317): len = 218558, overlap = 130.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00319435
PHY-3002 : Step(318): len = 218729, overlap = 128.5
PHY-3002 : Step(319): len = 219087, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039201s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (119.4%)

PHY-3001 : Legalized: Len = 234662, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 18 instances has been re-located, deltaX = 17, deltaY = 19.
PHY-3001 : Final: Len = 235603, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start placement optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.576547s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (102.8%)

OPT-1001 : Start: WNS 1951 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1951 TNS 0 NUM_FEPS 0
OPT-1001 : End placement optimization;  1.650897s wall, 1.653611s user + 0.000000s system = 1.653611s CPU (100.2%)

OPT-1001 : End physical optimization;  1.655658s wall, 1.653611s user + 0.000000s system = 1.653611s CPU (99.9%)

RUN-1003 : finish command "place" in  21.368472s wall, 28.376582s user + 1.762811s system = 30.139393s CPU (141.0%)

RUN-1004 : used memory is 513 MB, reserved memory is 479 MB, peak memory is 594 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2983 to 2312
PHY-1001 : Pin misalignment score is improved from 2312 to 2281
PHY-1001 : Pin misalignment score is improved from 2281 to 2279
PHY-1001 : Pin misalignment score is improved from 2279 to 2279
PHY-1001 : Pin local connectivity score is improved from 275 to 0
PHY-1001 : Pin misalignment score is improved from 2385 to 2315
PHY-1001 : Pin misalignment score is improved from 2315 to 2307
PHY-1001 : Pin misalignment score is improved from 2307 to 2307
PHY-1001 : Pin local connectivity score is improved from 48 to 0
PHY-1001 : End pin swap;  2.862022s wall, 2.886019s user + 0.000000s system = 2.886019s CPU (100.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2220 instances
RUN-1001 : 1058 mslices, 1057 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3063 nets have 2 pins
RUN-1001 : 2188 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 298856, over cnt = 1711(21%), over = 3351, worst = 12
PHY-1002 : len = 306208, over cnt = 1497(18%), over = 2378, worst = 5
PHY-1002 : len = 313248, over cnt = 1405(17%), over = 1942, worst = 4
PHY-1002 : len = 336144, over cnt = 989(12%), over = 1073, worst = 3
PHY-1002 : len = 353088, over cnt = 752(9%), over = 772, worst = 2
PHY-1002 : len = 368040, over cnt = 623(7%), over = 634, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25756, tnet num: 5991, tinst num: 2218, tnode num: 31453, tedge num: 43281.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 59 out of 5993 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.445606s wall, 5.413235s user + 0.046800s system = 5.460035s CPU (100.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.174825s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (98.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 58512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.697074s wall, 0.639604s user + 0.015600s system = 0.655204s CPU (94.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007574s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (412.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 651680, over cnt = 1994(1%), over = 2082, worst = 3
PHY-1001 : End Routed; 21.590477s wall, 25.833766s user + 0.187201s system = 26.020967s CPU (120.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 595360, over cnt = 1056(0%), over = 1064, worst = 2
PHY-1001 : End DR Iter 1; 18.881760s wall, 21.403337s user + 0.218401s system = 21.621739s CPU (114.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 588136, over cnt = 426(0%), over = 426, worst = 1
PHY-1001 : End DR Iter 2; 4.354121s wall, 4.305628s user + 0.015600s system = 4.321228s CPU (99.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 591856, over cnt = 140(0%), over = 140, worst = 1
PHY-1001 : End DR Iter 3; 1.397542s wall, 1.357209s user + 0.031200s system = 1.388409s CPU (99.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 594824, over cnt = 42(0%), over = 42, worst = 1
PHY-1001 : End DR Iter 4; 0.980204s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (98.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 597008, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 5; 0.452765s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (96.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 597272, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.395978s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (106.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 597272, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 7; 0.397819s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (98.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 597272, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 8; 0.604043s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (90.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 597272, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 9; 0.594021s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (94.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 597272, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 10; 0.603219s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (100.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 597272, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 11; 0.629475s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (99.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 597272, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 12; 0.646275s wall, 0.577204s user + 0.046800s system = 0.624004s CPU (96.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 597272, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 13; 0.623758s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (97.5%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 597272, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.431854s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (101.3%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 597280, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.375751s wall, 2.371215s user + 0.000000s system = 2.371215s CPU (99.8%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 597360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 597360
PHY-1001 : End DC Iter 3; 0.183136s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (93.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  64.322147s wall, 70.949255s user + 0.780005s system = 71.729260s CPU (111.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  72.762383s wall, 79.404509s user + 0.826805s system = 80.231314s CPU (110.3%)

RUN-1004 : used memory is 596 MB, reserved memory is 562 MB, peak memory is 630 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 4147   out of   4480   92.57%
#reg                 2800   out of   4480   62.50%
#le                  4207
  #lut only          1407   out of   4207   33.44%
  #reg only            60   out of   4207    1.43%
  #lut&reg           2740   out of   4207   65.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                2   out of      6   33.33%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.516031s wall, 2.964019s user + 0.093601s system = 3.057620s CPU (121.5%)

RUN-1004 : used memory is 597 MB, reserved memory is 563 MB, peak memory is 630 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25756, tnet num: 5991, tinst num: 2218, tnode num: 31453, tedge num: 43281.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.786232s wall, 4.508429s user + 0.093601s system = 4.602030s CPU (121.5%)

RUN-1004 : used memory is 654 MB, reserved memory is 619 MB, peak memory is 654 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2220
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5993, pip num: 56520
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 939 valid insts, and 159912 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc" in  10.627539s wall, 20.607732s user + 0.031200s system = 20.638932s CPU (194.2%)

RUN-1004 : used memory is 678 MB, reserved memory is 644 MB, peak memory is 687 MB
