# [CPU - Central Processing Unit](https://en.wikipedia.org/wiki/Central_processing_unit)

![Screenshot 2022-12-29 173955](https://user-images.githubusercontent.com/8178412/209962040-d0477f62-f7c6-47ff-9c0c-d811f2b043bc.png)

- CPU
  - [Single cycle processor](https://en.wikipedia.org/wiki/Single_cycle_processor)
  - [Multi-cycle processor](https://en.wikipedia.org/wiki/Multi-cycle_processor)

- [CPU modes](https://en.wikipedia.org/wiki/CPU_modes) <br/>
are operating modes for the central processing unit of some computer architectures that place restrictions on the type and scope of operations that can be performed by certain processes being run by the CPU

## [Control Unit](https://en.wikipedia.org/wiki/Control_unit)

- Timing Unit
- Program Counter
- [Instruction Register - IR](https://en.wikipedia.org/wiki/Instruction_register)<br/>
`[MODE | OPCODE | OPRAND]`
- Instruction Decoder

## Memory Unit

- [Processor register](https://en.wikipedia.org/wiki/Processor_register)
- [Cache](https://en.wikipedia.org/wiki/CPU_cache)

## Instruction Cycle

![control-unit](https://user-images.githubusercontent.com/8178412/209962028-b7ea8be5-0321-4a40-88aa-6959fa1f7e58.png)

- fetch
- decode
- execute
- store (write-back)

## [Clock generator](https://en.wikipedia.org/wiki/Clock_generator)

is an electronic oscillator that produces a clock signal for use in synchronizing a circuit's operation
![Screenshot 2022-12-29 180527](https://user-images.githubusercontent.com/8178412/209966681-39087926-f490-4c6c-9857-d9f17f1db1df.png)

# [HDL - Hardware Description Language](https://en.wikipedia.org/wiki/Hardware_description_language)

That can model the behavior and structure of digital systems at multiple levels of abstraction, ranging from the system level down to that of logic gates, for design entry, documentation, and verification purposes

- [VHSIC - Very High-Speed Integrated Circuit](https://en.wikipedia.org/wiki/Very_High_Speed_Integrated_Circuit_Program)
- [Verilog](https://en.wikipedia.org/wiki/Verilog) <br/>
- [VHDL - VHSIC Hardware Description Language](https://en.wikipedia.org/wiki/VHDL)<br/>

| Verilog                   | VHDL                  |
| ------------------------- | --------------------- |
| ASIC Deisgns              | FPGA Designs          |
| Weakly Typed              | Strongly Typed        |
| Low Verbosity             | High Verbosity        |
| Partially Deterministic   | Very Deterministic    |
| More "C" like             | Non "C" like          |

# [Transistors](https://en.wikipedia.org/wiki/Transistor) and [Integrated Circuits](https://en.wikipedia.org/wiki/Integrated_circuit)

- [IC - Integrated Circuit](https://en.wikipedia.org/wiki/Integrated_circuit) <br/>
all CPUs are ICs. Not all ICs are CPUs
- [ASIC - Application-specific integrated circuit](https://en.wikipedia.org/wiki/Application-specific_integrated_circuit)
- [FPGA - Field-programmable gate array](https://en.wikipedia.org/wiki/Field-programmable_gate_array)
