Incomputerengineering,computerarchitectureisasetofrulesandmethodsthatdescribethefunctionality,organization,andimplementationofcomputersystems.Somedefinitionsofarchitecturedefineitasdescribingthecapabilitiesandprogrammingmodelofacomputerbutnotaparticularimplementation.[1]Inotherdefinitionscomputerarchitectureinvolvesinstructionsetarchitecturedesign,microarchitecturedesign,logicdesign,andimplementation.[2]\nThefirstdocumentedcomputerarchitecturewasinthecorrespondencebetweenCharlesBabbageandAdaLovelace,describingtheanalyticalengine.WhenbuildingthecomputerZ1in1936,KonradZusedescribedintwopatentapplicationsforhisfutureprojectsthatmachineinstructionscouldbestoredinthesamestorageusedfordata,i.e.thestored-programconcept.[3][4]Twootherearlyandimportantexamplesare:\nTheterm\xe2\x80\x9carchitecture\xe2\x80\x9dincomputerliteraturecanbetracedtotheworkofLyleR.JohnsonandFrederickP.Brooks,Jr.,membersoftheMachineOrganizationdepartmentinIBM\xe2\x80\x99smainresearchcenterin1959.JohnsonhadtheopportunitytowriteaproprietaryresearchcommunicationabouttheStretch,anIBM-developedsupercomputerforLosAlamosNationalLaboratory(atthetimeknownasLosAlamosScientificLaboratory).Todescribethelevelofdetailfordiscussingtheluxuriouslyembellishedcomputer,henotedthathisdescriptionofformats,instructiontypes,hardwareparameters,andspeedenhancementswereatthelevelof\xe2\x80\x9csystemarchitecture\xe2\x80\x9d\xe2\x80\x93atermthatseemedmoreusefulthan\xe2\x80\x9cmachineorganization.\xe2\x80\x9d[7]\n\nSubsequently,Brooks,aStretchdesigner,startedChapter2ofabook(PlanningaComputerSystem:ProjectStretch,ed.W.Buchholz,1962)bywriting,[8]Computerarchitecture,likeotherarchitecture,istheartofdeterminingtheneedsoftheuserofastructureandthendesigningtomeetthoseneedsaseffectivelyaspossiblewithineconomicandtechnologicalconstraints.\nBrookswentontohelpdeveloptheIBMSystem/360(nowcalledtheIBMzSeries)lineofcomputers,inwhich\xe2\x80\x9carchitecture\xe2\x80\x9dbecameanoundefining\xe2\x80\x9cwhattheuserneedstoknow\xe2\x80\x9d.[9]Later,computeruserscametousetheterminmanyless-explicitways.[10]\nTheearliestcomputerarchitecturesweredesignedonpaperandthendirectlybuiltintothefinalhardwareform.[11]\nLater,computerarchitectureprototypeswerephysicallybuiltintheformofatransistor\xe2\x80\x93transistorlogic(TTL)computer\xe2\x80\x94suchastheprototypesofthe6800andthePA-RISC\xe2\x80\x94tested,andtweaked,beforecommittingtothefinalhardwareform.\nAsofthe1990s,newcomputerarchitecturesaretypically"built",tested,andtweaked\xe2\x80\x94insidesomeothercomputerarchitectureinacomputerarchitecturesimulator;orinsideaFPGAasasoftmicroprocessor;orboth\xe2\x80\x94beforecommittingtothefinalhardwareform.[12]\nThedisciplineofcomputerarchitecturehasthreemainsubcategories:[13]\nThereareothertypesofcomputerarchitecture.ThefollowingtypesareusedinbiggercompanieslikeIntel,andcountfor1%ofallofcomputerarchitecture\nThepurposeistodesignacomputerthatmaximizesperformancewhilekeepingpowerconsumptionincheck,costslowrelativetotheamountofexpectedperformance,andisalsoveryreliable.\nForthis,manyaspectsaretobeconsideredwhichincludesinstructionsetdesign,functionalorganization,logicdesign,andimplementation.\nTheimplementationinvolvesintegratedcircuitdesign,packaging,power,andcooling.Optimizationofthedesignrequiresfamiliaritywithcompilers,operatingsystemstologicdesign,andpackaging.[15]\nAninstructionsetarchitecture(ISA)istheinterfacebetweenthecomputer\'ssoftwareandhardwareandalsocanbeviewedastheprogrammer\'sviewofthemachine.Computersdonotunderstandhigh-levelprogramminglanguagessuchasJava,C++,ormostprogramminglanguagesused.Aprocessoronlyunderstandsinstructionsencodedinsomenumericalfashion,usuallyasbinarynumbers.Softwaretools,suchascompilers,translatethosehighlevellanguagesintoinstructionsthattheprocessorcanunderstand.\nBesidesinstructions,theISAdefinesitemsinthecomputerthatareavailabletoaprogram—e.g.datatypes,registers,addressingmodes,andmemory.Instructionslocatetheseavailableitemswithregisterindexes(ornames)andmemoryaddressingmodes.\nTheISAofacomputerisusuallydescribedinasmallinstructionmanual,whichdescribeshowtheinstructionsareencoded.Also,itmaydefineshort(vaguely)mnemonicnamesfortheinstructions.Thenamescanberecognizedbyasoftwaredevelopmenttoolcalledanassembler.Anassemblerisacomputerprogramthattranslatesahuman-readableformoftheISAintoacomputer-readableform.Disassemblersarealsowidelyavailable,usuallyindebuggersandsoftwareprogramstoisolateandcorrectmalfunctionsinbinarycomputerprograms.\nISAsvaryinqualityandcompleteness.AgoodISAcompromisesbetweenprogrammerconvenience(howeasythecodeistounderstand),sizeofthecode(howmuchcodeisrequiredtodoaspecificaction),costofthecomputertointerprettheinstructions(morecomplexitymeansmorehardwareneededtodecodeandexecutetheinstructions),andspeedofthecomputer(withmorecomplexdecodinghardwarecomeslongerdecodetime).Memoryorganizationdefineshowinstructionsinteractwiththememory,andhowmemoryinteractswithitself.\nDuringdesignemulationsoftware(emulators)canrunprogramswritteninaproposedinstructionset.Modernemulatorscanmeasuresize,cost,andspeedtodetermineifaparticularISAismeetingitsgoals.\nComputerorganizationhelpsoptimizeperformance-basedproducts.Forexample,softwareengineersneedtoknowtheprocessingpowerofprocessors.Theymayneedtooptimizesoftwareinordertogainthemostperformanceforthelowestprice.Thiscanrequirequitedetailedanalysisofthecomputer\'sorganization.Forexample,inaSDcard,thedesignersmightneedtoarrangethecardsothatthemostdatacanbeprocessedinthefastestpossibleway.\nComputerorganizationalsohelpsplantheselectionofaprocessorforaparticularproject.Multimediaprojectsmayneedveryrapiddataaccess,whilevirtualmachinesmayneedfastinterrupts.Sometimescertaintasksneedadditionalcomponentsaswell.Forexample,acomputercapableofrunningavirtualmachineneedsvirtualmemoryhardwaresothatthememoryofdifferentvirtualcomputerscanbekeptseparated.Computerorganizationandfeaturesalsoaffectpowerconsumptionandprocessorcost.\nOnceaninstructionsetandmicro-architecturearedesigned,apracticalmachinemustbedeveloped.Thisdesignprocessiscalledtheimplementation.Implementationisusuallynotconsideredarchitecturaldesign,butratherhardwaredesignengineering.Implementationcanbefurtherbrokendownintoseveralsteps:\nForCPUs,theentireimplementationprocessisorganizeddifferentlyandisoftenreferredtoasCPUdesign.\nTheexactformofacomputersystemdependsontheconstraintsandgoals.Computerarchitecturesusuallytradeoffstandards,powerversusperformance,cost,memorycapacity,latency(latencyistheamountoftimethatittakesforinformationfromonenodetotraveltothesource)andthroughput.Sometimesotherconsiderations,suchasfeatures,size,weight,reliability,andexpandabilityarealsofactors.\nThemostcommonschemedoesanindepthpoweranalysisandfiguresouthowtokeeppowerconsumptionlow,whilemaintainingadequateperformance.\nModerncomputerperformanceisoftendescribedinIPC(instructionspercycle).Thismeasurestheefficiencyofthearchitectureatanyclockfrequency.Sinceafasterratecanmakeafastercomputer,thisisausefulmeasurement.OldercomputershadIPCcountsaslowas0.1instructionspercycle.Simplemodernprocessorseasilyreachnear1.SuperscalarprocessorsmayreachthreetofiveIPCbyexecutingseveralinstructionsperclockcycle.\nCountingmachinelanguageinstructionswouldbemisleadingbecausetheycandovaryingamountsofworkindifferentISAs.The"instruction"inthestandardmeasurementsisnotacountoftheISA\'sactualmachinelanguageinstructions,butaunitofmeasurement,usuallybasedonthespeedoftheVAXcomputerarchitecture.\nManypeopleusedtomeasureacomputer\'sspeedbytheclockrate(usuallyinMHzorGHz).ThisreferstothecyclespersecondofthemainclockoftheCPU.However,thismetricissomewhatmisleading,asamachinewithahigherclockratemaynotnecessarilyhavegreaterperformance.Asaresult,manufacturershavemovedawayfromclockspeedasameasureofperformance.\nOtherfactorsinfluencespeed,suchasthemixoffunctionalunits,busspeeds,availablememory,andthetypeandorderofinstructionsintheprograms.\nTherearetwomaintypesofspeed:latencyandthroughput.Latencyisthetimebetweenthestartofaprocessanditscompletion.Throughputistheamountofworkdoneperunittime.Interruptlatencyistheguaranteedmaximumresponsetimeofthesystemtoanelectronicevent(likewhenthediskdrivefinishesmovingsomedata).\nPerformanceisaffectedbyaverywiderangeofdesignchoices\xe2\x80\x94forexample,pipeliningaprocessorusuallymakeslatencyworse,butmakesthroughputbetter.Computersthatcontrolmachineryusuallyneedlowinterruptlatencies.Thesecomputersoperateinareal-timeenvironmentandfailifanoperationisnotcompletedinaspecifiedamountoftime.Forexample,computer-controlledanti-lockbrakesmustbeginbrakingwithinapredictable,shorttimeafterthebrakepedalissensedorelsefailureofthebrakewilloccur.\nBenchmarkingtakesallthesefactorsintoaccountbymeasuringthetimeacomputertakestorunthroughaseriesoftestprograms.Althoughbenchmarkingshowsstrengths,itshouldn\'tbehowyouchooseacomputer.Oftenthemeasuredmachinessplitondifferentmeasures.Forexample,onesystemmighthandlescientificapplicationsquickly,whileanothermightrendervideogamesmoresmoothly.Furthermore,designersmaytargetandaddspecialfeaturestotheirproducts,throughhardwareorsoftware,thatpermitaspecificbenchmarktoexecutequicklybutdon\'toffersimilaradvantagestogeneraltasks.\nPowerefficiencyisanotherimportantmeasurementinmoderncomputers.Ahigherpowerefficiencycanoftenbetradedforlowerspeedorhighercost.ThetypicalmeasurementwhenreferringtopowerconsumptionincomputerarchitectureisMIPS/W(millionsofinstructionspersecondperwatt).\nModerncircuitshavelesspowerrequiredpertransistorasthenumberoftransistorsperchipgrows.[16]Thisisbecauseeachtransistorthatisputinanewchiprequiresitsownpowersupplyandrequiresnewpathwaystobebuilttopowerit.Howeverthenumberoftransistorsperchipisstartingtoincreaseataslowerrate.Therefore,powerefficiencyisstartingtobecomeasimportant,ifnotmoreimportantthanfittingmoreandmoretransistorsintoasinglechip.Recentprocessordesignshaveshownthisemphasisastheyputmorefocusonpowerefficiencyratherthancrammingasmanytransistorsintoasinglechipaspossible.[17]Intheworldofembeddedcomputers,powerefficiencyhaslongbeenanimportantgoalnexttothroughputandlatency.\nIncreasesinpubliclyreleasedrefreshrateshavegrownslowlyoverthepastfewyears,withrespecttovastleapsinpowerconsumptionreductionandminiaturizationdemand.Thishasledtoanewdemandforlongerbatterylifeandreductionsinsizeduetothemobiletechnologybeingproducedatagreaterrate.Thischangeinfocusfromgreaterrefreshratestopowerconsumptionandminiaturizationcanbeshownbythesignificantreductionsinpowerconsumption,asmuchas50%,thatwerereportedbyIntelintheirreleaseoftheHaswellmicroarchitecture;wheretheydroppedtheirpowerconsumptionbenchmarkfrom30-40wattsdownto10-20watts.[18]Comparingthistotheprocessingspeedincreaseof3 GHzto4 GHz(2002to2006)[19]itcanbeseenthatthefocusinresearchanddevelopmentareshiftingawayfromrefreshratesandmovingtowardsconsuminglesspowerandtakinguplessspace.\n