verilog work "clk_for_d0.v"
verilog work "Seg_Display.v"
