{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723050713616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723050713620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 14:11:53 2024 " "Processing started: Wed Aug 07 14:11:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723050713620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050713620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050713620 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1723050713802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.v 1 1 " "Found 1 design units, including 1 entities, in source file saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Saida " "Found entity 1: Saida" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manualcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file manualcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ManualControlUnit " "Found entity 1: ManualControlUnit" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder2.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadencoder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder2 " "Found entity 1: keypadEncoder2" {  } { { "keypadEncoder2.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeypadEncoder " "Found entity 1: KeypadEncoder" {  } { { "KeypadEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/KeypadEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rompadrao.v 1 1 " "Found 1 design units, including 1 entities, in source file rompadrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomPadrao " "Found entity 1: RomPadrao" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdefinirsecundario.v 1 1 " "Found 1 design units, including 1 entities, in source file romdefinirsecundario.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomDefinirSecundario " "Found entity 1: RomDefinirSecundario" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdefinirprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file romdefinirprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomDefinirPrincipal " "Found entity 1: RomDefinirPrincipal" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdefiniramarelo.v 1 1 " "Found 1 design units, including 1 entities, in source file romdefiniramarelo.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomDefinirAmarelo " "Found entity 1: RomDefinirAmarelo" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phrasebank.v 1 1 " "Found 1 design units, including 1 entities, in source file phrasebank.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhraseBank " "Found entity 1: PhraseBank" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file displaycontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayControlUnit " "Found entity 1: DisplayControlUnit" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphorecontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphorecontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SemaphoreControlUnit " "Found entity 1: SemaphoreControlUnit" {  } { { "SemaphoreControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/SemaphoreControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timermultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file timermultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerMultiplexer " "Found entity 1: TimerMultiplexer" {  } { { "TimerMultiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/TimerMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatener.v 1 1 " "Found 1 design units, including 1 entities, in source file concatener.v" { { "Info" "ISGN_ENTITY_NAME" "1 Concatener " "Found entity 1: Concatener" {  } { { "Concatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Concatener.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(11) " "Verilog HDL information at Timer.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1723050720104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723050720104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Saida " "Elaborating entity \"Saida\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723050720123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhraseBank PhraseBank:inst01 " "Elaborating entity \"PhraseBank\" for hierarchy \"PhraseBank:inst01\"" {  } { { "Saida.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723050720129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomPadrao PhraseBank:inst01\|RomPadrao:inst01 " "Elaborating entity \"RomPadrao\" for hierarchy \"PhraseBank:inst01\|RomPadrao:inst01\"" {  } { { "PhraseBank.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723050720138 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomPadrao.v(8) " "Net \"phrase.data_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720148 "|PhraseBank|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomPadrao.v(8) " "Net \"phrase.waddr_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720148 "|PhraseBank|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomPadrao.v(8) " "Net \"phrase.we_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720148 "|PhraseBank|RomPadrao:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomDefinirPrincipal PhraseBank:inst01\|RomDefinirPrincipal:inst02 " "Elaborating entity \"RomDefinirPrincipal\" for hierarchy \"PhraseBank:inst01\|RomDefinirPrincipal:inst02\"" {  } { { "PhraseBank.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723050720148 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomDefinirPrincipal.v(8) " "Net \"phrase.data_a\" at RomDefinirPrincipal.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720162 "|PhraseBank|RomDefinirPrincipal:inst02"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomDefinirPrincipal.v(8) " "Net \"phrase.waddr_a\" at RomDefinirPrincipal.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720162 "|PhraseBank|RomDefinirPrincipal:inst02"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomDefinirPrincipal.v(8) " "Net \"phrase.we_a\" at RomDefinirPrincipal.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720162 "|PhraseBank|RomDefinirPrincipal:inst02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomDefinirSecundario PhraseBank:inst01\|RomDefinirSecundario:inst03 " "Elaborating entity \"RomDefinirSecundario\" for hierarchy \"PhraseBank:inst01\|RomDefinirSecundario:inst03\"" {  } { { "PhraseBank.v" "inst03" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723050720162 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomDefinirSecundario.v(8) " "Net \"phrase.data_a\" at RomDefinirSecundario.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720171 "|PhraseBank|RomDefinirSecundario:inst03"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomDefinirSecundario.v(8) " "Net \"phrase.waddr_a\" at RomDefinirSecundario.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720171 "|PhraseBank|RomDefinirSecundario:inst03"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomDefinirSecundario.v(8) " "Net \"phrase.we_a\" at RomDefinirSecundario.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720171 "|PhraseBank|RomDefinirSecundario:inst03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomDefinirAmarelo PhraseBank:inst01\|RomDefinirAmarelo:inst04 " "Elaborating entity \"RomDefinirAmarelo\" for hierarchy \"PhraseBank:inst01\|RomDefinirAmarelo:inst04\"" {  } { { "PhraseBank.v" "inst04" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723050720172 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomDefinirAmarelo.v(8) " "Net \"phrase.data_a\" at RomDefinirAmarelo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720188 "|PhraseBank|RomDefinirAmarelo:inst04"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomDefinirAmarelo.v(8) " "Net \"phrase.waddr_a\" at RomDefinirAmarelo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720188 "|PhraseBank|RomDefinirAmarelo:inst04"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomDefinirAmarelo.v(8) " "Net \"phrase.we_a\" at RomDefinirAmarelo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723050720188 "|PhraseBank|RomDefinirAmarelo:inst04"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayControlUnit DisplayControlUnit:inst02 " "Elaborating entity \"DisplayControlUnit\" for hierarchy \"DisplayControlUnit:inst02\"" {  } { { "Saida.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723050720188 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PhraseBank:inst01\|RomPadrao:inst01\|phrase " "RAM logic \"PhraseBank:inst01\|RomPadrao:inst01\|phrase\" is uninferred due to inappropriate RAM size" {  } { { "RomPadrao.v" "phrase" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723050720390 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PhraseBank:inst01\|RomDefinirPrincipal:inst02\|phrase " "RAM logic \"PhraseBank:inst01\|RomDefinirPrincipal:inst02\|phrase\" is uninferred due to inappropriate RAM size" {  } { { "RomDefinirPrincipal.v" "phrase" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723050720390 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PhraseBank:inst01\|RomDefinirSecundario:inst03\|phrase " "RAM logic \"PhraseBank:inst01\|RomDefinirSecundario:inst03\|phrase\" is uninferred due to inappropriate RAM size" {  } { { "RomDefinirSecundario.v" "phrase" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723050720390 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PhraseBank:inst01\|RomDefinirAmarelo:inst04\|phrase " "RAM logic \"PhraseBank:inst01\|RomDefinirAmarelo:inst04\|phrase\" is uninferred due to inappropriate RAM size" {  } { { "RomDefinirAmarelo.v" "phrase" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723050720390 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1723050720390 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723050720551 "|Saida|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723050720551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723050720601 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723050720890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050720917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723050721007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723050721007 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "40 " "Design contains 40 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tpv\[0\] " "No output dependent on input pin \"Tpv\[0\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tpv[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tpv\[1\] " "No output dependent on input pin \"Tpv\[1\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tpv[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tpv\[2\] " "No output dependent on input pin \"Tpv\[2\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tpv[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tpv\[3\] " "No output dependent on input pin \"Tpv\[3\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tpv[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tpv\[4\] " "No output dependent on input pin \"Tpv\[4\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tpv[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tpv\[5\] " "No output dependent on input pin \"Tpv\[5\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tpv[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tpv\[6\] " "No output dependent on input pin \"Tpv\[6\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tpv[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tsv\[0\] " "No output dependent on input pin \"Tsv\[0\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tsv[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tsv\[1\] " "No output dependent on input pin \"Tsv\[1\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tsv[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tsv\[2\] " "No output dependent on input pin \"Tsv\[2\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tsv[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tsv\[3\] " "No output dependent on input pin \"Tsv\[3\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tsv[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tsv\[4\] " "No output dependent on input pin \"Tsv\[4\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tsv[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tsv\[5\] " "No output dependent on input pin \"Tsv\[5\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tsv[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tsv\[6\] " "No output dependent on input pin \"Tsv\[6\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Tsv[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ta\[0\] " "No output dependent on input pin \"Ta\[0\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Ta[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ta\[1\] " "No output dependent on input pin \"Ta\[1\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Ta[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ta\[2\] " "No output dependent on input pin \"Ta\[2\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Ta[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ta\[3\] " "No output dependent on input pin \"Ta\[3\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Ta[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ta\[4\] " "No output dependent on input pin \"Ta\[4\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Ta[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ta\[5\] " "No output dependent on input pin \"Ta\[5\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Ta[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ta\[6\] " "No output dependent on input pin \"Ta\[6\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Ta[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeRemaining\[0\] " "No output dependent on input pin \"timeRemaining\[0\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|timeRemaining[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeRemaining\[1\] " "No output dependent on input pin \"timeRemaining\[1\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|timeRemaining[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeRemaining\[2\] " "No output dependent on input pin \"timeRemaining\[2\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|timeRemaining[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeRemaining\[3\] " "No output dependent on input pin \"timeRemaining\[3\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|timeRemaining[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeRemaining\[4\] " "No output dependent on input pin \"timeRemaining\[4\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|timeRemaining[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeRemaining\[5\] " "No output dependent on input pin \"timeRemaining\[5\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|timeRemaining[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeRemaining\[6\] " "No output dependent on input pin \"timeRemaining\[6\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|timeRemaining[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Principal_Road\[0\] " "No output dependent on input pin \"Principal_Road\[0\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Principal_Road[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Principal_Road\[1\] " "No output dependent on input pin \"Principal_Road\[1\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Principal_Road[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Principal_Road\[2\] " "No output dependent on input pin \"Principal_Road\[2\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Principal_Road[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Secondary_Road\[0\] " "No output dependent on input pin \"Secondary_Road\[0\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Secondary_Road[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Secondary_Road\[1\] " "No output dependent on input pin \"Secondary_Road\[1\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Secondary_Road[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Secondary_Road\[2\] " "No output dependent on input pin \"Secondary_Road\[2\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Secondary_Road[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Principal_Pedestrian\[0\] " "No output dependent on input pin \"Principal_Pedestrian\[0\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Principal_Pedestrian[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Principal_Pedestrian\[1\] " "No output dependent on input pin \"Principal_Pedestrian\[1\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Principal_Pedestrian[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Secondary_Pedestrian\[0\] " "No output dependent on input pin \"Secondary_Pedestrian\[0\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Secondary_Pedestrian[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Secondary_Pedestrian\[1\] " "No output dependent on input pin \"Secondary_Pedestrian\[1\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|Secondary_Pedestrian[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "StateFlag\[0\] " "No output dependent on input pin \"StateFlag\[0\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|StateFlag[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "StateFlag\[1\] " "No output dependent on input pin \"StateFlag\[1\]\"" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723050721037 "|Saida|StateFlag[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1723050721037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723050721038 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723050721038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723050721038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723050721038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723050721057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 14:12:01 2024 " "Processing ended: Wed Aug 07 14:12:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723050721057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723050721057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723050721057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723050721057 ""}
