Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Feb 05 15:36:34 2017
| Host         : 2002-09 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file uart_loop_control_sets_placed.rpt
| Design       : uart_loop
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           12 |
| Yes          | No                    | No                     |              17 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------+------------------------------+------------------+----------------+
| Clock Signal |        Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+-----------------------------+------------------------------+------------------+----------------+
|  clock_BUFG  |                             |                              |                2 |              3 |
|  clock_BUFG  | u1/bit_number               | u1/baud_count[15]_i_1__0_n_0 |                1 |              4 |
|  clock_BUFG  | u2/bit_number               | u2/baud_count[15]_i_1_n_0    |                1 |              4 |
|  clock_BUFG  | u1/data[7]_i_1_n_0          | reset_IBUF                   |                1 |              8 |
|  clock_BUFG  | u1/E[0]                     |                              |                3 |              8 |
|  clock_BUFG  | u1/parallel_data            | reset_IBUF                   |                2 |              9 |
|  clock_BUFG  | u2/parallel_data[0]_i_1_n_0 |                              |                2 |              9 |
|  clock_BUFG  |                             | u1/baud_count[15]_i_1__0_n_0 |                7 |             16 |
|  clock_BUFG  |                             | u2/baud_count[15]_i_1_n_0    |                5 |             16 |
+--------------+-----------------------------+------------------------------+------------------+----------------+


