<<<

[#insns-conbr-32bit_CHERI,reftext="Conditional branches"]
==== BEQ, BNE, BLT[U], BGE[U] ({cheri_base_ext_name})

Synopsis::
Conditional branches (BEQ, BNE, BLT[U], BGE[U])

Mnemonics::
`beq rs1, rs2, imm` +
`bne rs1, rs2, imm` +
`blt rs1, rs2, imm` +
`bge rs1, rs2, imm` +
`bltu rs1, rs2, imm` +
`bgeu rs1, rs2, imm`

Encoding::
include::wavedrom/ct-conditional.adoc[]

Description::
Execute as defined in the base ISA.
The target address is written into the address field of <<pcc>>.

Exceptions::
A minimum sized instruction at the target address is not in <<pcc>> bounds.

//include::pcrel_debug_warning.adoc[]
