

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Wed Mar 23 18:56:11 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F4680
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4680 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATDbits	set	3980
    48  0000                     _TRISDbits	set	3989
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  00FFC0                     __pcinit:
    54                           	callstack 0
    55  00FFC0                     start_initialization:
    56                           	callstack 0
    57  00FFC0                     __initialization:
    58                           	callstack 0
    59  00FFC0                     end_of_initialization:
    60                           	callstack 0
    61  00FFC0                     __end_of__initialization:
    62                           	callstack 0
    63  00FFC0  0100               	movlb	0
    64  00FFC2  EFE3  F07F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000001                     main@times:
    70                           	callstack 0
    71                           
    72                           ; 2 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 75 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;  times           2    0[COMRAM] int 
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2, status,0
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
    94 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
    95 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
    96 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  00FFC6                     __ptext0:
   108                           	callstack 0
   109  00FFC6                     _main:
   110                           	callstack 31
   111  00FFC6                     
   112                           ;main.c: 77:     TRISDbits.TRISD1 = 0x0;
   113  00FFC6  9295               	bcf	149,1,c	;volatile
   114                           
   115                           ;main.c: 78:     TRISDbits.TRISD2 = 0x0;
   116  00FFC8  9495               	bcf	149,2,c	;volatile
   117                           
   118                           ;main.c: 81:     LATDbits.LATD1 = 0x0;
   119  00FFCA  928C               	bcf	140,1,c	;volatile
   120                           
   121                           ;main.c: 82:     LATDbits.LATD2 = 0x1;
   122  00FFCC  848C               	bsf	140,2,c	;volatile
   123  00FFCE                     
   124                           ;main.c: 85:     int times = 0;
   125  00FFCE  0E00               	movlw	0
   126  00FFD0  6E02               	movwf	(main@times+1)^0,c
   127  00FFD2  0E00               	movlw	0
   128  00FFD4  6E01               	movwf	main@times^0,c
   129  00FFD6                     l696:
   130                           
   131                           ;main.c: 88:         LATDbits.LATD1 = 0x0;
   132  00FFD6  928C               	bcf	140,1,c	;volatile
   133  00FFD8                     
   134                           ;main.c: 91:         _delay(1);
   135  00FFD8  F000               	nop	
   136  00FFDA                     
   137                           ;main.c: 94:         LATDbits.LATD1 = 0x1;
   138  00FFDA  828C               	bsf	140,1,c	;volatile
   139  00FFDC                     
   140                           ;main.c: 97:         _delay(1);
   141  00FFDC  F000               	nop	
   142  00FFDE                     
   143                           ;main.c: 99:         times++;
   144  00FFDE  4A01               	infsnz	main@times^0,f,c
   145  00FFE0  2A02               	incf	(main@times+1)^0,f,c
   146  00FFE2                     
   147                           ;main.c: 101:         if (times == 10) {
   148  00FFE2  0E0A               	movlw	10
   149  00FFE4  1801               	xorwf	main@times^0,w,c
   150  00FFE6  1002               	iorwf	(main@times+1)^0,w,c
   151  00FFE8  A4D8               	btfss	status,2,c
   152  00FFEA  EFF9  F07F         	goto	u11
   153  00FFEE  EFFB  F07F         	goto	u10
   154  00FFF2                     u11:
   155  00FFF2  EFEB  F07F         	goto	l696
   156  00FFF6                     u10:
   157  00FFF6                     
   158                           ;main.c: 102:             LATDbits.LATD1 = 0x1;
   159  00FFF6  828C               	bsf	140,1,c	;volatile
   160  00FFF8                     l13:
   161  00FFF8  EFFC  F07F         	goto	l13
   162  00FFFC  EF00  F000         	goto	start
   163  010000                     __end_of_main:
   164                           	callstack 0
   165  0000                     
   166                           	psect	rparam
   167  0000                     
   168                           	psect	idloc
   169                           
   170                           ;Config register IDLOC0 @ 0x200000
   171                           ;	unspecified, using default values
   172  200000                     	org	2097152
   173  200000  FF                 	db	255
   174                           
   175                           ;Config register IDLOC1 @ 0x200001
   176                           ;	unspecified, using default values
   177  200001                     	org	2097153
   178  200001  FF                 	db	255
   179                           
   180                           ;Config register IDLOC2 @ 0x200002
   181                           ;	unspecified, using default values
   182  200002                     	org	2097154
   183  200002  FF                 	db	255
   184                           
   185                           ;Config register IDLOC3 @ 0x200003
   186                           ;	unspecified, using default values
   187  200003                     	org	2097155
   188  200003  FF                 	db	255
   189                           
   190                           ;Config register IDLOC4 @ 0x200004
   191                           ;	unspecified, using default values
   192  200004                     	org	2097156
   193  200004  FF                 	db	255
   194                           
   195                           ;Config register IDLOC5 @ 0x200005
   196                           ;	unspecified, using default values
   197  200005                     	org	2097157
   198  200005  FF                 	db	255
   199                           
   200                           ;Config register IDLOC6 @ 0x200006
   201                           ;	unspecified, using default values
   202  200006                     	org	2097158
   203  200006  FF                 	db	255
   204                           
   205                           ;Config register IDLOC7 @ 0x200007
   206                           ;	unspecified, using default values
   207  200007                     	org	2097159
   208  200007  FF                 	db	255
   209                           
   210                           	psect	config
   211                           
   212                           ; Padding undefined space
   213  300000                     	org	3145728
   214  300000  FF                 	db	255
   215                           
   216                           ;Config register CONFIG1H @ 0x300001
   217                           ;	Oscillator Selection bits
   218                           ;	OSC = IRCIO67, Internal oscillator block, port function on RA6 and RA7
   219                           ;	Fail-Safe Clock Monitor Enable bit
   220                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   221                           ;	Internal/External Oscillator Switchover bit
   222                           ;	IESO = OFF, Oscillator Switchover mode disabled
   223  300001                     	org	3145729
   224  300001  08                 	db	8
   225                           
   226                           ;Config register CONFIG2L @ 0x300002
   227                           ;	Power-up Timer Enable bit
   228                           ;	PWRT = OFF, PWRT disabled
   229                           ;	Brown-out Reset Enable bits
   230                           ;	BOREN = BOHW, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   231                           ;	Brown-out Reset Voltage bits
   232                           ;	BORV = 3, VBOR set to 2.1V
   233  300002                     	org	3145730
   234  300002  1F                 	db	31
   235                           
   236                           ;Config register CONFIG2H @ 0x300003
   237                           ;	Watchdog Timer Enable bit
   238                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   239                           ;	Watchdog Timer Postscale Select bits
   240                           ;	WDTPS = 32768, 1:32768
   241  300003                     	org	3145731
   242  300003  1E                 	db	30
   243                           
   244                           ; Padding undefined space
   245  300004                     	org	3145732
   246  300004  FF                 	db	255
   247                           
   248                           ;Config register CONFIG3H @ 0x300005
   249                           ;	PORTB A/D Enable bit
   250                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   251                           ;	Low-Power Timer 1 Oscillator Enable bit
   252                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   253                           ;	MCLR Pin Enable bit
   254                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   255  300005                     	org	3145733
   256  300005  82                 	db	130
   257                           
   258                           ;Config register CONFIG4L @ 0x300006
   259                           ;	Stack Full/Underflow Reset Enable bit
   260                           ;	STVREN = ON, Stack full/underflow will cause Reset
   261                           ;	Single-Supply ICSP Enable bit
   262                           ;	LVP = ON, Single-Supply ICSP enabled
   263                           ;	Boot Block Size Select bits
   264                           ;	BBSIZ = 1024, 1K words (2K bytes) Boot Block
   265                           ;	Extended Instruction Set Enable bit
   266                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   267                           ;	Background Debugger Enable bit
   268                           ;	DEBUG = 0x1, unprogrammed default
   269  300006                     	org	3145734
   270  300006  85                 	db	133
   271                           
   272                           ; Padding undefined space
   273  300007                     	org	3145735
   274  300007  FF                 	db	255
   275                           
   276                           ;Config register CONFIG5L @ 0x300008
   277                           ;	Code Protection bit
   278                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   279                           ;	Code Protection bit
   280                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   281                           ;	Code Protection bit
   282                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   283                           ;	Code Protection bit
   284                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   285  300008                     	org	3145736
   286  300008  0F                 	db	15
   287                           
   288                           ;Config register CONFIG5H @ 0x300009
   289                           ;	Boot Block Code Protection bit
   290                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   291                           ;	Data EEPROM Code Protection bit
   292                           ;	CPD = OFF, Data EEPROM not code-protected
   293  300009                     	org	3145737
   294  300009  C0                 	db	192
   295                           
   296                           ;Config register CONFIG6L @ 0x30000A
   297                           ;	Write Protection bit
   298                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   299                           ;	Write Protection bit
   300                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   301                           ;	Write Protection bit
   302                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   303                           ;	Write Protection bit
   304                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   305  30000A                     	org	3145738
   306  30000A  0F                 	db	15
   307                           
   308                           ;Config register CONFIG6H @ 0x30000B
   309                           ;	Configuration Register Write Protection bit
   310                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   311                           ;	Boot Block Write Protection bit
   312                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   313                           ;	Data EEPROM Write Protection bit
   314                           ;	WRTD = OFF, Data EEPROM not write-protected
   315  30000B                     	org	3145739
   316  30000B  E0                 	db	224
   317                           
   318                           ;Config register CONFIG7L @ 0x30000C
   319                           ;	Table Read Protection bit
   320                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   321                           ;	Table Read Protection bit
   322                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   323                           ;	Table Read Protection bit
   324                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   325                           ;	Table Read Protection bit
   326                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   327  30000C                     	org	3145740
   328  30000C  0F                 	db	15
   329                           
   330                           ;Config register CONFIG7H @ 0x30000D
   331                           ;	Boot Block Table Read Protection bit
   332                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   333  30000D                     	org	3145741
   334  30000D  40                 	db	64
   335                           tosu	equ	0xFFF
   336                           tosh	equ	0xFFE
   337                           tosl	equ	0xFFD
   338                           stkptr	equ	0xFFC
   339                           pclatu	equ	0xFFB
   340                           pclath	equ	0xFFA
   341                           pcl	equ	0xFF9
   342                           tblptru	equ	0xFF8
   343                           tblptrh	equ	0xFF7
   344                           tblptrl	equ	0xFF6
   345                           tablat	equ	0xFF5
   346                           prodh	equ	0xFF4
   347                           prodl	equ	0xFF3
   348                           indf0	equ	0xFEF
   349                           postinc0	equ	0xFEE
   350                           postdec0	equ	0xFED
   351                           preinc0	equ	0xFEC
   352                           plusw0	equ	0xFEB
   353                           fsr0h	equ	0xFEA
   354                           fsr0l	equ	0xFE9
   355                           wreg	equ	0xFE8
   356                           indf1	equ	0xFE7
   357                           postinc1	equ	0xFE6
   358                           postdec1	equ	0xFE5
   359                           preinc1	equ	0xFE4
   360                           plusw1	equ	0xFE3
   361                           fsr1h	equ	0xFE2
   362                           fsr1l	equ	0xFE1
   363                           bsr	equ	0xFE0
   364                           indf2	equ	0xFDF
   365                           postinc2	equ	0xFDE
   366                           postdec2	equ	0xFDD
   367                           preinc2	equ	0xFDC
   368                           plusw2	equ	0xFDB
   369                           fsr2h	equ	0xFDA
   370                           fsr2l	equ	0xFD9
   371                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      15
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
ABS                  0      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBIGSFRh          6A      0       0      31        0.0%
BITBIGSFRlh          8      0       0      32        0.0%
BITBIGSFRll        28C      0       0      33        0.0%
BIGRAM             CFF      0       0      34        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Wed Mar 23 18:56:11 2022

                     l13 FFF8                       u10 FFF6                       u11 FFF2  
                    l700 FFDA                      l702 FFDC                      l704 FFDE  
                    l706 FFE2                      l708 FFF6                      l692 FFC6  
                    l694 FFCE                      l696 FFD6                      l698 FFD8  
                   _main FFC6                     start 0000             ___param_bank 000000  
                  ?_main 0001                    status 000FD8          __initialization FFC0  
           __end_of_main 0000                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization FFC0  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit FFC0                  __ramtop 0D00  
                __ptext0 FFC6     end_of_initialization FFC0                _TRISDbits 000F95  
    start_initialization FFC0                 _LATDbits 000F8C                main@times 0001  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
