
<html><head><title>Introducing VHDL In</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946568" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes VHDL In, VHDL In forms and importing a VHDL design." />
<meta name="DocTitle" content="VHDL In for Virtuoso Design Environment User Guide and Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Introducing VHDL In" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vhdlinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946568" />
<meta name="NextFile" content="chap2.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom Environment  Layout" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="VHDL In for Virtuoso Design Environment User Guide and Reference -- Introducing VHDL In" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vhdlinuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlinuserTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="vhdlinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2.html" title="Getting Started with VHDL In">Getting Started with VHDL In</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>VHDL In for Virtuoso Design Environment User Guide and Reference<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1014263"></a></h1>
<h1>
<a id="pgfId-1014265"></a><hr />
<a id="39073"></a>Introducing VHDL In<hr />
</h1>

<p>
<a id="pgfId-1014266"></a>This chapter discusses the following:</p>
<ul><li>
<a id="pgfId-1014270"></a><a href="chap1.html#25450">Uses of VHDL In</a></li><li>
<a id="pgfId-1014274"></a><a href="chap1.html#37317">Other Cadence Products Used with VHDL In</a></li><li>
<a id="pgfId-1014278"></a><a href="chap1.html#27441">Design Flow Using VHDL In</a></li><li>
<a id="pgfId-1014282"></a><a href="chap1.html#20301">VHDL In Software Directory</a></li><li>
<a id="pgfId-1014286"></a><a href="chap1.html#34340">Starting Options and Requirements</a></li><li>
<a id="pgfId-1015444"></a><a href="chap1.html#14909">Conversion Limitations</a></li></ul>






<h2>
<a id="pgfId-1015446"></a><a id="25450"></a>Uses of VHDL In</h2>

<p>
<a id="pgfId-1017992"></a>When you use VHDL In for Virtuoso&#174; Design Environment, you can convert a VHDL structural or behavioral description into one of the following forms in Cadence OpenAccess database (OA) storage format:</p>
<ul><li>
<a id="pgfId-1017993"></a>Schematic view</li><li>
<a id="pgfId-1017544"></a>Netlist view</li><li>
<a id="pgfId-1017546"></a>VHDL text views</li></ul>


<p>
<a id="pgfId-1017550"></a>In every case, VHDL In imports the design from the VHDL format into a <h-hot><a href="glossary.html#47049">Virtuoso Design Environment</a></h-hot> database format&#8212;a data format that can be used by Cadence tools. </p>
<p>
<a id="pgfId-1014303"></a>You can import the following into a Virtuoso&#174; Design Environment library:</p>
<ul><li>
<a id="pgfId-1014304"></a>A VHDL design</li><li>
<a id="pgfId-1014305"></a>A VHDL ASIC library</li><li>
<a id="pgfId-1014306"></a>A VHDL design, minus modules that already exist in the Virtuoso&#174; Design Environment library</li><li>
<a id="pgfId-1014307"></a>Pieces of a hierarchical design</li><li>
<a id="pgfId-1014308"></a>A combination of the above architecture</li></ul>




<p>
<a id="pgfId-1014309"></a>If you convert your VHDL design into schematics, you can edit the schematics with <a id="marker-1014310"></a><a id="marker-1015551"></a>Virtuoso Schematic Editor L.</p>

<h2>
<a id="pgfId-1014319"></a><a id="37317"></a>Other Cadence Products Used with VHDL In</h2>

<p>
<a id="pgfId-1014323"></a><a id="marker-1014320"></a><a id="marker-1014321"></a><a id="marker-1014322"></a>VHDL In is available as part of the VHDL Interface product or by itself. VHDL Interface in Virtuoso&#174; Design Environment is available as part of the VHDL Virtuoso Schematic Editor L software package, or in combination with only the<a id="marker-1014325"></a> Schematic Generator.</p>
<p>
<a id="pgfId-1015577"></a>VHDL In is also available with the Virtuoso Schematic Editor L and <a id="marker-1015576"></a>Synergy™ products. If you do not have Virtuoso Schematic Editor L and Synergy to generate schematics, you can buy the Composer Schematic Generator product, which includes the VHDL In and <a id="marker-1015578"></a>Verilog In™ tools.</p>
<p>
<a id="pgfId-1015784"></a>VHDL In requires a parser to parse the designs before these are created in OA database. The ncvhdl parser is a default parser for parsing the designs. </p>

<h3>
<a id="pgfId-1015582"></a>The ncvhdl <a id="ncvhdlParser"></a>Parser</h3>

<p>
<a id="pgfId-1015711"></a>The ncvhdl parser and other libraries, such as IEEE and STD required to parse the designs, are available in both hierarchies, IUS and dfII. However, IUS hierarchy contains the latest version of the ncvhdl parser and libraries. These are used from IUS hierarchy if either of the following IUS versions is available:</p>
<ul><li>
<a id="pgfId-1015726"></a>05.83-s009 or higher in IUS 05 series</li><li>
<a id="pgfId-1015728"></a>06.11-s004 or higher in IUS 06 series</li></ul>

<p>
<a id="pgfId-1017081"></a>If none of these versions is available, the parser and libraries are used from the dfII hierarchy. To use the ncvhdl parser in the standalone mode, start VHDL In using the following command:</p>
<p>
<a id="pgfId-1017083"></a><code>vhdlin</code></p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1017122"></a>
Starting IC 6.1.4, VHDL In does not support usage of the Leapfrog parser. Only ncvhdl parser is used.</div>
<h2>
<a id="pgfId-1017105"></a><a id="27441"></a>Design Flow Using VHDL In</h2>

<p>
<a id="pgfId-1017111"></a>The following diagram shows how you use VHDL In as part of the <a id="marker-1017106"></a>VHDL <a id="marker-1017107"></a><a id="marker-1017109"></a><a id="marker-1017110"></a>design process.</p>

<ft-figtabl-title id="#id1017112">
<a id="pgfId-1017112"></a>VHDL In Design Flow</ft-figtabl-title>
<p>
<a id="pgfId-1014892"></a></p>
<div class="webflare-div-image">
<img width="656" height="208" src="images/chap1-3.gif" /></div>

<p>
<a id="pgfId-1014411"></a>The <code>.</code>oa<a id="marker-1014412"></a> file generated by VHDL In is in OA database format, the design data storage format used by Cadence tools. <a id="marker-1014413"></a></p>

<h2>
<a id="pgfId-1014415"></a><a id="20301"></a>VHDL In Software Directory</h2>

<p>
<a id="pgfId-1014417"></a>The VHDL In <a id="marker-1014416"></a>software is located in </p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014418"></a><code><em>&lt;dfII_install_dir&gt;</em></code>/tools/dfII/bin/vhdlin </pre>

<p>
<a id="pgfId-1014419"></a>where </p>
<p>
<a id="pgfId-1014420"></a><span class="webflare-courier-new" style="white-space:pre"><em>&lt;dfII_install_dir&gt;</em></span> is a variable signifying the directory where your Cadence software is installed.</p>
<p>
<a id="pgfId-1014421"></a>To find out where the Cadence software is installed, enter <code>cds_root</code> at the UNIX command prompt.</p>
<p>
<a id="pgfId-1014422"></a>cds_root is a utility that identifies the location of Cadence installation hierarchies. Startup scripts typically use it to find the location of Cadence installation hierarchies before starting tools. </p>
<p>
<a id="pgfId-1014423"></a>cds_root requires one argument. This is an executable name. </p>
<p>
<a id="pgfId-1014424"></a>Use the following syntax for cds_root:</p>

<a id="pgfId-1014425"></a><pre class="webflare-courier-new webflare-syx-syntax codeContent">
cds_root executableName </pre>

<p>
<a id="pgfId-1014426"></a>Here, <code>executableName</code> is either an executable found in $PATH or is a full path name to an executable. </p>
<p>
<a id="pgfId-1014427"></a>cds_root uses the executableName argument to identify the installation hierarchy of the tool and to check if it is a legal hierarchy. If you specify the full path to the executable, then cds_root checks only that location to see if it is a legal hierarchy. </p>
<p>
<a id="pgfId-1014428"></a>If the executable is not found in $PATH or is not located in the hierarchy, cds_root displays the following error message: </p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014429"></a>Error! Cant determine installation root from PATH</pre>
<h2>
<a id="pgfId-1014431"></a><a id="34340"></a>Starting Options and Requirements</h2>

<p>
<a id="pgfId-1014432"></a>There are two ways to set up and run VHDL In. You must have several items ready before you start.</p>

<h3>
<a id="pgfId-1014433"></a>Starting Options</h3>

<p>
<a id="pgfId-1014436"></a>You can start VHDL In in two ways: <a id="marker-1014434"></a><a id="marker-1014435"></a></p>
<ul><li>
<a id="pgfId-1017519"></a>From the menu in the <a id="marker-1017518"></a>Virtuoso Design Environment <a href="glossary.html#CIW">Command Interpreter Window (CIW)</a>.</li><li>
<a id="pgfId-1017525"></a>In the standalone mode <a href="chap2.html#Getting Started with VHDL In">Chapter 2, &#8220;Getting Started with VHDL In,&#8221;</a> describes these options in more detail.</li></ul>


<h3>
<a id="pgfId-1014446"></a>Input Requirements</h3>

<p>
<a id="pgfId-1014450"></a><a id="marker-1014447"></a><a id="marker-1014448"></a>Before starting <a id="marker-1014449"></a>VHDL In in Virtuoso Design Environment, you need these input elements:</p>
<ul><li>
<a id="pgfId-1014451"></a>The VHDL design files</li><li>
<a id="pgfId-1014452"></a>The correct library environment</li></ul>

<p>
<a id="pgfId-1014454"></a><a id="marker-1014453"></a>To start VHDL In in standalone mode, you need </p>
<ul><li>
<a id="pgfId-1014455"></a>A file listing the parameters </li><li>
<a id="pgfId-1014456"></a>VHDL design files <br />
<a id="pgfId-1014457"></a>You can place the file names in a file, or enter them directly at the command prompt.</li></ul>



<h2>
<a id="pgfId-1014461"></a><a id="marker-1014458"></a><a id="marker-1014459"></a><a id="14909"></a>Conversion Limitations</h2>

<p>
<a id="pgfId-1014462"></a>Due to some fundamental differences between the text files used in VHDL and the structural <h-hot><a href="glossary.html#component">component</a></h-hot> files used in schematics and layout, VHDL In cannot convert some elements of IEEE standard 1076 VHDL into Virtuoso schematics or OA format netlists. VHDL In can convert some elements of a VHDL design, but only after you modify them. VHDL In makes certain assumptions when it converts VHDL elements into Cadence format.<a id="marker-1014464"></a><a id="marker-1014467"></a><a id="marker-1014468"></a></p>
<p>
<a id="pgfId-1014473"></a><a href="chap6.html#24333">Chapter 6, &#8220;Conversion Issues,&#8221;</a> details the <a href="chap6.html#24333">constructs</a> in VHDL that can or cannot be converted, as well as the limitations and by-products of the conversion process.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="chap2.html" id="nex" title="Getting Started with VHDL In">Getting Started with VHDL In</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>