

================================================================
== Vivado HLS Report for 'xFResizeAreaUpScale_s'
================================================================
* Date:           Wed Mar 18 11:34:57 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 36.846 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   928049|   928049| 46.402 ms | 46.402 ms |  928049|  928049|   none  |
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Hoffset_loop  |     1280|     1280|         1|          1|          1|  1280|    yes   |
        |- Voffset_loop  |      720|      720|         1|          1|          1|   720|    yes   |
        |- Loop 3        |      320|      320|         2|          1|          1|   320|    yes   |
        |- Loop 4        |      320|      320|         2|          1|          1|   320|    yes   |
        |- outerloop     |   925200|   925200|      1285|          -|          -|   720|    no    |
        | + innerloop    |     1281|     1281|         3|          1|          1|  1280|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 5
  Pipeline-0 : II = 1, D = 1, States = { 6 }
  Pipeline-1 : II = 1, D = 1, States = { 8 }
  Pipeline-2 : II = 1, D = 2, States = { 10 11 }
  Pipeline-3 : II = 1, D = 2, States = { 13 14 }
  Pipeline-4 : II = 1, D = 3, States = { 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 21 19 
19 --> 20 
20 --> 18 
21 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.34>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lbuf_in0_V = alloca [320 x i24], align 4" [./xf_resize_2.hpp:632]   --->   Operation 22 'alloca' 'lbuf_in0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lbuf_in1_V = alloca [320 x i24], align 4" [./xf_resize_2.hpp:633]   --->   Operation 23 'alloca' 'lbuf_in1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lbuf_in2_V = alloca [320 x i24], align 4" [./xf_resize_2.hpp:634]   --->   Operation 24 'alloca' 'lbuf_in2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Hoffset_V = alloca [1280 x i13], align 2" [./xf_resize_2.hpp:635]   --->   Operation 25 'alloca' 'Hoffset_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Voffset_V = alloca [720 x i13], align 2" [./xf_resize_2.hpp:635]   --->   Operation 26 'alloca' 'Voffset_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Hweight = alloca [1280 x i32], align 16" [./xf_resize_2.hpp:640]   --->   Operation 27 'alloca' 'Hweight' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Vweight = alloca [721 x i32], align 16" [./xf_resize_2.hpp:640]   --->   Operation 28 'alloca' 'Vweight' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_1 : Operation 29 [2/2] (6.34ns)   --->   "%tmp = call fastcc i38 @xFUDivAreaUp_2(i45 1374389534720, i12 zeroext 1280)" [./xf_resize_2.hpp:662]   --->   Operation 29 'call' 'tmp' <Predicate = true> <Delay = 6.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.34>
ST_2 : Operation 30 [1/2] (4.48ns)   --->   "%tmp = call fastcc i38 @xFUDivAreaUp_2(i45 1374389534720, i12 zeroext 1280)" [./xf_resize_2.hpp:662]   --->   Operation 30 'call' 'tmp' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [2/2] (6.34ns)   --->   "%tmp_s = call fastcc i38 @xFUDivAreaUp_2(i45 773094113280, i12 zeroext 720)" [./xf_resize_2.hpp:663]   --->   Operation 31 'call' 'tmp_s' <Predicate = true> <Delay = 6.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln669 = trunc i38 %tmp to i32" [./xf_resize_2.hpp:669]   --->   Operation 32 'trunc' 'trunc_ln669' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.34>
ST_3 : Operation 33 [1/2] (4.48ns)   --->   "%tmp_s = call fastcc i38 @xFUDivAreaUp_2(i45 773094113280, i12 zeroext 720)" [./xf_resize_2.hpp:663]   --->   Operation 33 'call' 'tmp_s' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [2/2] (6.34ns)   --->   "%inv_Xscale = call fastcc i38 @xFUDivAreaUp_2(i45 5497558138880, i12 zeroext 320)" [./xf_resize_2.hpp:664]   --->   Operation 34 'call' 'inv_Xscale' <Predicate = true> <Delay = 6.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.34>
ST_4 : Operation 35 [1/2] (4.48ns)   --->   "%inv_Xscale = call fastcc i38 @xFUDivAreaUp_2(i45 5497558138880, i12 zeroext 320)" [./xf_resize_2.hpp:664]   --->   Operation 35 'call' 'inv_Xscale' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [2/2] (6.34ns)   --->   "%inv_Yscale = call fastcc i38 @xFUDivAreaUp_2(i45 3092376453120, i12 zeroext 180)" [./xf_resize_2.hpp:665]   --->   Operation 36 'call' 'inv_Yscale' <Predicate = true> <Delay = 6.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.48>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %resize_out_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [15 x i8]* @p_str63, [1 x i8]* @p_str) nounwind" [./xf_resize_2.hpp:661]   --->   Operation 39 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (4.48ns)   --->   "%inv_Yscale = call fastcc i38 @xFUDivAreaUp_2(i45 3092376453120, i12 zeroext 180)" [./xf_resize_2.hpp:665]   --->   Operation 40 'call' 'inv_Yscale' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln669 = zext i32 %trunc_ln669 to i43" [./xf_resize_2.hpp:669]   --->   Operation 41 'zext' 'zext_ln669' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln669_1 = zext i38 %inv_Xscale to i58" [./xf_resize_2.hpp:669]   --->   Operation 42 'zext' 'zext_ln669_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.76ns)   --->   "br label %0" [./xf_resize_2.hpp:669]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 19.7>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %arrayctor.loop1.preheader ], [ %x_V, %Hoffset_loop_end ]"   --->   Operation 44 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%phi_mul = phi i43 [ 0, %arrayctor.loop1.preheader ], [ %add_ln673_1, %Hoffset_loop_end ]" [./xf_resize_2.hpp:673]   --->   Operation 45 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.88ns)   --->   "%icmp_ln887 = icmp ult i11 %t_V, -768" [./xf_resize_2.hpp:669]   --->   Operation 46 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (1.63ns)   --->   "%x_V = add i11 %t_V, 1" [./xf_resize_2.hpp:669]   --->   Operation 47 'add' 'x_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"   --->   Operation 48 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %Hoffset_loop_begin, label %.preheader.preheader" [./xf_resize_2.hpp:669]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str64) nounwind" [./xf_resize_2.hpp:670]   --->   Operation 50 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str64)" [./xf_resize_2.hpp:670]   --->   Operation 51 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_resize_2.hpp:671]   --->   Operation 52 'specpipeline' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i11 %t_V to i64" [./xf_resize_2.hpp:673]   --->   Operation 53 'zext' 'zext_ln544' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (2.96ns)   --->   "%add_ln673_1 = add i43 %phi_mul, %zext_ln669" [./xf_resize_2.hpp:673]   --->   Operation 54 'add' 'add_ln673_1' <Predicate = (icmp_ln887)> <Delay = 2.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (2.96ns)   --->   "%add_ln673 = add i43 %phi_mul, 429496" [./xf_resize_2.hpp:673]   --->   Operation 55 'add' 'add_ln673' <Predicate = (icmp_ln887)> <Delay = 2.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_10 = call i11 @_ssdm_op_PartSelect.i11.i43.i32.i32(i43 %add_ln673, i32 32, i32 42)" [./xf_resize_2.hpp:673]   --->   Operation 56 'partselect' 'tmp_10' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%offset_temp_V_3 = zext i11 %tmp_10 to i13" [./xf_resize_2.hpp:673]   --->   Operation 57 'zext' 'offset_temp_V_3' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_11 = call i43 @_ssdm_op_BitConcatenate.i43.i11.i32(i11 %x_V, i32 0)" [./xf_resize_2.hpp:674]   --->   Operation 58 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i43 %tmp_11 to i59" [./xf_resize_2.hpp:674]   --->   Operation 59 'zext' 'zext_ln215' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i11 %tmp_10 to i14" [./xf_resize_2.hpp:674]   --->   Operation 60 'zext' 'zext_ln215_8' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.63ns)   --->   "%ret_V = add i14 %zext_ln215_8, 1" [./xf_resize_2.hpp:674]   --->   Operation 61 'add' 'ret_V' <Predicate = (icmp_ln887)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i14 %ret_V to i58" [./xf_resize_2.hpp:674]   --->   Operation 62 'zext' 'zext_ln544_4' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (8.69ns)   --->   "%mul_ln544 = mul i58 %zext_ln544_4, %zext_ln669_1" [./xf_resize_2.hpp:674]   --->   Operation 63 'mul' 'mul_ln544' <Predicate = (icmp_ln887)> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1472 = zext i58 %mul_ln544 to i59" [./xf_resize_2.hpp:674]   --->   Operation 64 'zext' 'zext_ln1472' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (3.15ns)   --->   "%Xtemp = sub i59 %zext_ln215, %zext_ln1472" [./xf_resize_2.hpp:674]   --->   Operation 65 'sub' 'Xtemp' <Predicate = (icmp_ln887)> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i59.i32(i59 %Xtemp, i32 58)" [./xf_resize_2.hpp:675]   --->   Operation 66 'bitselect' 'tmp_12' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %1, label %2" [./xf_resize_2.hpp:675]   --->   Operation 67 'br' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln678 = trunc i59 %Xtemp to i32" [./xf_resize_2.hpp:678]   --->   Operation 68 'trunc' 'trunc_ln678' <Predicate = (icmp_ln887 & !tmp_12)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%Hweight_addr_1 = getelementptr inbounds [1280 x i32]* %Hweight, i64 0, i64 %zext_ln544" [./xf_resize_2.hpp:678]   --->   Operation 69 'getelementptr' 'Hweight_addr_1' <Predicate = (icmp_ln887 & !tmp_12)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %trunc_ln678, i32* %Hweight_addr_1, align 4" [./xf_resize_2.hpp:678]   --->   Operation 70 'store' <Predicate = (icmp_ln887 & !tmp_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %Hoffset_loop_end"   --->   Operation 71 'br' <Predicate = (icmp_ln887 & !tmp_12)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%Hweight_addr = getelementptr inbounds [1280 x i32]* %Hweight, i64 0, i64 %zext_ln544" [./xf_resize_2.hpp:676]   --->   Operation 72 'getelementptr' 'Hweight_addr' <Predicate = (icmp_ln887 & tmp_12)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (3.25ns)   --->   "store i32 0, i32* %Hweight_addr, align 4" [./xf_resize_2.hpp:676]   --->   Operation 73 'store' <Predicate = (icmp_ln887 & tmp_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %Hoffset_loop_end" [./xf_resize_2.hpp:676]   --->   Operation 74 'br' <Predicate = (icmp_ln887 & tmp_12)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%Hoffset_V_addr = getelementptr [1280 x i13]* %Hoffset_V, i64 0, i64 %zext_ln544" [./xf_resize_2.hpp:699]   --->   Operation 75 'getelementptr' 'Hoffset_V_addr' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (3.25ns)   --->   "store i13 %offset_temp_V_3, i13* %Hoffset_V_addr, align 2" [./xf_resize_2.hpp:699]   --->   Operation 76 'store' <Predicate = (icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str64, i32 %tmp_2)" [./xf_resize_2.hpp:701]   --->   Operation 77 'specregionend' 'empty' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br label %0" [./xf_resize_2.hpp:669]   --->   Operation 78 'br' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1597 = trunc i38 %tmp_s to i32" [./xf_resize_2.hpp:704]   --->   Operation 79 'trunc' 'trunc_ln1597' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1597 = zext i32 %trunc_ln1597 to i42" [./xf_resize_2.hpp:704]   --->   Operation 80 'zext' 'zext_ln1597' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1597_1 = zext i38 %inv_Yscale to i58" [./xf_resize_2.hpp:704]   --->   Operation 81 'zext' 'zext_ln1597_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader" [./xf_resize_2.hpp:704]   --->   Operation 82 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 20.4>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%t_V_4 = phi i10 [ %x_V_1, %Voffset_loop_end ], [ 0, %.preheader.preheader ]"   --->   Operation 83 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%phi_mul474 = phi i42 [ %add_ln709_1, %Voffset_loop_end ], [ 0, %.preheader.preheader ]" [./xf_resize_2.hpp:709]   --->   Operation 84 'phi' 'phi_mul474' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.77ns)   --->   "%icmp_ln887_7 = icmp ult i10 %t_V_4, -304" [./xf_resize_2.hpp:704]   --->   Operation 85 'icmp' 'icmp_ln887_7' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.73ns)   --->   "%x_V_1 = add i10 %t_V_4, 1" [./xf_resize_2.hpp:704]   --->   Operation 86 'add' 'x_V_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)"   --->   Operation 87 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_7, label %Voffset_loop_begin, label %.preheader2.preheader" [./xf_resize_2.hpp:704]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str65) nounwind" [./xf_resize_2.hpp:705]   --->   Operation 89 'specloopname' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str65)" [./xf_resize_2.hpp:705]   --->   Operation 90 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_resize_2.hpp:706]   --->   Operation 91 'specpipeline' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i10 %t_V_4 to i64" [./xf_resize_2.hpp:709]   --->   Operation 92 'zext' 'zext_ln544_5' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (2.93ns)   --->   "%add_ln709_1 = add i42 %phi_mul474, %zext_ln1597" [./xf_resize_2.hpp:709]   --->   Operation 93 'add' 'add_ln709_1' <Predicate = (icmp_ln887_7)> <Delay = 2.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (2.93ns)   --->   "%add_ln709 = add i42 %phi_mul474, 429496" [./xf_resize_2.hpp:709]   --->   Operation 94 'add' 'add_ln709' <Predicate = (icmp_ln887_7)> <Delay = 2.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_PartSelect.i10.i42.i32.i32(i42 %add_ln709, i32 32, i32 41)" [./xf_resize_2.hpp:709]   --->   Operation 95 'partselect' 'tmp_13' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%offset_temp_V = zext i10 %tmp_13 to i13" [./xf_resize_2.hpp:709]   --->   Operation 96 'zext' 'offset_temp_V' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_14 = call i42 @_ssdm_op_BitConcatenate.i42.i10.i32(i10 %x_V_1, i32 0)" [./xf_resize_2.hpp:710]   --->   Operation 97 'bitconcatenate' 'tmp_14' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i42 %tmp_14 to i59" [./xf_resize_2.hpp:710]   --->   Operation 98 'zext' 'zext_ln215_9' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i10 %tmp_13 to i14" [./xf_resize_2.hpp:710]   --->   Operation 99 'zext' 'zext_ln215_10' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.73ns)   --->   "%ret_V_3 = add i14 %zext_ln215_10, 1" [./xf_resize_2.hpp:710]   --->   Operation 100 'add' 'ret_V_3' <Predicate = (icmp_ln887_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i14 %ret_V_3 to i58" [./xf_resize_2.hpp:710]   --->   Operation 101 'zext' 'zext_ln544_6' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (8.69ns)   --->   "%mul_ln544_1 = mul i58 %zext_ln544_6, %zext_ln1597_1" [./xf_resize_2.hpp:710]   --->   Operation 102 'mul' 'mul_ln544_1' <Predicate = (icmp_ln887_7)> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1472_1 = zext i58 %mul_ln544_1 to i59" [./xf_resize_2.hpp:710]   --->   Operation 103 'zext' 'zext_ln1472_1' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (3.13ns)   --->   "%Ytemp = sub i59 %zext_ln215_9, %zext_ln1472_1" [./xf_resize_2.hpp:710]   --->   Operation 104 'sub' 'Ytemp' <Predicate = (icmp_ln887_7)> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i59.i32(i59 %Ytemp, i32 58)" [./xf_resize_2.hpp:711]   --->   Operation 105 'bitselect' 'tmp_15' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %3, label %4" [./xf_resize_2.hpp:711]   --->   Operation 106 'br' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.77ns)   --->   "%icmp_ln887_8 = icmp ult i10 %tmp_13, 179" [./xf_resize_2.hpp:714]   --->   Operation 107 'icmp' 'icmp_ln887_8' <Predicate = (icmp_ln887_7 & !tmp_15)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln714 = trunc i59 %Ytemp to i32" [./xf_resize_2.hpp:714]   --->   Operation 108 'trunc' 'trunc_ln714' <Predicate = (icmp_ln887_7 & !tmp_15)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.69ns)   --->   "%select_ln714 = select i1 %icmp_ln887_8, i32 %trunc_ln714, i32 0" [./xf_resize_2.hpp:714]   --->   Operation 109 'select' 'select_ln714' <Predicate = (icmp_ln887_7 & !tmp_15)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%Vweight_addr_1 = getelementptr inbounds [721 x i32]* %Vweight, i64 0, i64 %zext_ln544_5" [./xf_resize_2.hpp:714]   --->   Operation 110 'getelementptr' 'Vweight_addr_1' <Predicate = (icmp_ln887_7 & !tmp_15)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (3.25ns)   --->   "store i32 %select_ln714, i32* %Vweight_addr_1, align 4" [./xf_resize_2.hpp:714]   --->   Operation 111 'store' <Predicate = (icmp_ln887_7 & !tmp_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "br label %Voffset_loop_end"   --->   Operation 112 'br' <Predicate = (icmp_ln887_7 & !tmp_15)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%Vweight_addr = getelementptr inbounds [721 x i32]* %Vweight, i64 0, i64 %zext_ln544_5" [./xf_resize_2.hpp:712]   --->   Operation 113 'getelementptr' 'Vweight_addr' <Predicate = (icmp_ln887_7 & tmp_15)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (3.25ns)   --->   "store i32 0, i32* %Vweight_addr, align 4" [./xf_resize_2.hpp:712]   --->   Operation 114 'store' <Predicate = (icmp_ln887_7 & tmp_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "br label %Voffset_loop_end" [./xf_resize_2.hpp:712]   --->   Operation 115 'br' <Predicate = (icmp_ln887_7 & tmp_15)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%Voffset_V_addr = getelementptr [720 x i13]* %Voffset_V, i64 0, i64 %zext_ln544_5" [./xf_resize_2.hpp:720]   --->   Operation 116 'getelementptr' 'Voffset_V_addr' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.77ns)   --->   "%icmp_ln887_9 = icmp ugt i13 %offset_temp_V, 179" [./xf_resize_2.hpp:718]   --->   Operation 117 'icmp' 'icmp_ln887_9' <Predicate = (icmp_ln887_7)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.68ns)   --->   "%offset_temp_V_2 = select i1 %icmp_ln887_9, i13 179, i13 %offset_temp_V" [./xf_resize_2.hpp:718]   --->   Operation 118 'select' 'offset_temp_V_2' <Predicate = (icmp_ln887_7)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (3.25ns)   --->   "store i13 %offset_temp_V_2, i13* %Voffset_V_addr, align 2" [./xf_resize_2.hpp:720]   --->   Operation 119 'store' <Predicate = (icmp_ln887_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str65, i32 %tmp_3)" [./xf_resize_2.hpp:726]   --->   Operation 120 'specregionend' 'empty_90' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader" [./xf_resize_2.hpp:704]   --->   Operation 121 'br' <Predicate = (icmp_ln887_7)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.76>
ST_9 : Operation 122 [1/1] (1.76ns)   --->   "br label %.preheader2" [./xf_resize_2.hpp:733]   --->   Operation 122 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 1.82>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%t_V_5 = phi i9 [ %x_V_2, %hls_label_74 ], [ 0, %.preheader2.preheader ]"   --->   Operation 123 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%index_assign = phi i9 [ %add_ln736, %hls_label_74 ], [ 0, %.preheader2.preheader ]" [./xf_resize_2.hpp:736]   --->   Operation 124 'phi' 'index_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.66ns)   --->   "%icmp_ln733 = icmp eq i9 %index_assign, -192" [./xf_resize_2.hpp:733]   --->   Operation 125 'icmp' 'icmp_ln733' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (1.82ns)   --->   "%x_V_2 = add i9 %t_V_5, 1" [./xf_resize_2.hpp:733]   --->   Operation 126 'add' 'x_V_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 127 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln733, label %.preheader6.preheader, label %hls_label_74" [./xf_resize_2.hpp:733]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.82ns)   --->   "%add_ln736 = add i9 %index_assign, 1" [./xf_resize_2.hpp:736]   --->   Operation 129 'add' 'add_ln736' <Predicate = (!icmp_ln733)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.88>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str66)" [./xf_resize_2.hpp:733]   --->   Operation 130 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln733)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_resize_2.hpp:734]   --->   Operation 131 'specpipeline' <Predicate = (!icmp_ln733)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (3.63ns)   --->   "%tmp_in_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %stream_in_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_resize_2.hpp:736]   --->   Operation 132 'read' 'tmp_in_V' <Predicate = (!icmp_ln733)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i9 %t_V_5 to i64" [./xf_resize_2.hpp:737]   --->   Operation 133 'zext' 'zext_ln544_7' <Predicate = (!icmp_ln733)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%lbuf_in0_V_addr = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_7" [./xf_resize_2.hpp:737]   --->   Operation 134 'getelementptr' 'lbuf_in0_V_addr' <Predicate = (!icmp_ln733)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (3.25ns)   --->   "store i24 %tmp_in_V, i24* %lbuf_in0_V_addr, align 4" [./xf_resize_2.hpp:737]   --->   Operation 135 'store' <Predicate = (!icmp_ln733)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str66, i32 %tmp_4)" [./xf_resize_2.hpp:738]   --->   Operation 136 'specregionend' 'empty_91' <Predicate = (!icmp_ln733)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "br label %.preheader2" [./xf_resize_2.hpp:733]   --->   Operation 137 'br' <Predicate = (!icmp_ln733)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 1.76>
ST_12 : Operation 138 [1/1] (1.76ns)   --->   "br label %.preheader6" [./xf_resize_2.hpp:740]   --->   Operation 138 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 11> <Delay = 2.43>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%t_V_6 = phi i13 [ %x_V_3, %hls_label_75 ], [ 0, %.preheader6.preheader ]"   --->   Operation 139 'phi' 't_V_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%index_assign_2 = phi i17 [ %read_index, %hls_label_75 ], [ 320, %.preheader6.preheader ]"   --->   Operation 140 'phi' 'index_assign_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (2.43ns)   --->   "%icmp_ln740 = icmp eq i17 %index_assign_2, 640" [./xf_resize_2.hpp:740]   --->   Operation 141 'icmp' 'icmp_ln740' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (1.67ns)   --->   "%x_V_3 = add i13 %t_V_6, 1" [./xf_resize_2.hpp:740]   --->   Operation 142 'add' 'x_V_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 143 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln740, label %.preheader1, label %hls_label_75" [./xf_resize_2.hpp:740]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (2.10ns)   --->   "%read_index = add i17 %index_assign_2, 1" [./xf_resize_2.hpp:743]   --->   Operation 145 'add' 'read_index' <Predicate = (!icmp_ln740)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 6.88>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str67)" [./xf_resize_2.hpp:740]   --->   Operation 146 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_resize_2.hpp:741]   --->   Operation 147 'specpipeline' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (3.63ns)   --->   "%tmp_in_V_1 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %stream_in_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_resize_2.hpp:743]   --->   Operation 148 'read' 'tmp_in_V_1' <Predicate = (!icmp_ln740)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i13 %t_V_6 to i64" [./xf_resize_2.hpp:744]   --->   Operation 149 'zext' 'zext_ln544_8' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%lbuf_in1_V_addr = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_8" [./xf_resize_2.hpp:744]   --->   Operation 150 'getelementptr' 'lbuf_in1_V_addr' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (3.25ns)   --->   "store i24 %tmp_in_V_1, i24* %lbuf_in1_V_addr, align 4" [./xf_resize_2.hpp:744]   --->   Operation 151 'store' <Predicate = (!icmp_ln740)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str67, i32 %tmp_5)" [./xf_resize_2.hpp:745]   --->   Operation 152 'specregionend' 'empty_92' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader6" [./xf_resize_2.hpp:740]   --->   Operation 153 'br' <Predicate = (!icmp_ln740)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 1.76>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%line0_0_V_2 = alloca i24"   --->   Operation 154 'alloca' 'line0_0_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%line0_1_V_2 = alloca i24"   --->   Operation 155 'alloca' 'line0_1_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%line0_2_V_2 = alloca i24"   --->   Operation 156 'alloca' 'line0_2_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%line0_3_V_2 = alloca i24"   --->   Operation 157 'alloca' 'line0_3_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%line1_0_V_2 = alloca i24"   --->   Operation 158 'alloca' 'line1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%line1_1_V_2 = alloca i24"   --->   Operation 159 'alloca' 'line1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%line1_2_V_2 = alloca i24"   --->   Operation 160 'alloca' 'line1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%line1_3_V_2 = alloca i24"   --->   Operation 161 'alloca' 'line1_3_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (1.76ns)   --->   "br label %5" [./xf_resize_2.hpp:759]   --->   Operation 162 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 13> <Delay = 5.31>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%indvars_iv = phi i20 [ %add_ln748, %outerloop_end ], [ 1280, %.preheader1 ]" [./xf_resize_2.hpp:748]   --->   Operation 163 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%t_V_10 = phi i10 [ %ret_V_6, %outerloop_end ], [ 0, %.preheader1 ]"   --->   Operation 164 'phi' 't_V_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%p_0887_0 = phi i2 [ %p_0887_3, %outerloop_end ], [ 0, %.preheader1 ]" [./xf_resize_2.hpp:776]   --->   Operation 165 'phi' 'p_0887_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%p_01010_0 = phi i2 [ %p_01010_3, %outerloop_end ], [ 1, %.preheader1 ]" [./xf_resize_2.hpp:776]   --->   Operation 166 'phi' 'p_01010_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%p_0893_0 = phi i2 [ %p_0893_3, %outerloop_end ], [ -2, %.preheader1 ]" [./xf_resize_2.hpp:776]   --->   Operation 167 'phi' 'p_0893_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%p_0821_0 = phi i16 [ %lind1_V_5, %outerloop_end ], [ 0, %.preheader1 ]"   --->   Operation 168 'phi' 'p_0821_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%p_0823_0 = phi i16 [ %lind1_V_6, %outerloop_end ], [ 1, %.preheader1 ]"   --->   Operation 169 'phi' 'p_0823_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%p_0831_0 = phi i16 [ %t_V_9, %outerloop_end ], [ -1, %.preheader1 ]"   --->   Operation 170 'phi' 'p_0831_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%lind1_V_7 = phi i16 [ %out_j_V_1, %outerloop_end ], [ 2, %.preheader1 ]"   --->   Operation 171 'phi' 'lind1_V_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%write_index_0 = phi i20 [ %write_index, %outerloop_end ], [ 0, %.preheader1 ]"   --->   Operation 172 'phi' 'write_index_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%read_flag_0 = phi i1 [ %and_ln887, %outerloop_end ], [ false, %.preheader1 ]" [./xf_resize_2.hpp:789]   --->   Operation 173 'phi' 'read_flag_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (1.77ns)   --->   "%icmp_ln887_10 = icmp ult i10 %t_V_10, -304" [./xf_resize_2.hpp:748]   --->   Operation 174 'icmp' 'icmp_ln887_10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (1.73ns)   --->   "%ret_V_6 = add i10 %t_V_10, 1" [./xf_resize_2.hpp:748]   --->   Operation 175 'add' 'ret_V_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)"   --->   Operation 176 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_10, label %outerloop_begin, label %24" [./xf_resize_2.hpp:748]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.95ns)   --->   "%icmp_ln879 = icmp eq i2 %p_0893_0, -2" [./xf_resize_2.hpp:753]   --->   Operation 178 'icmp' 'icmp_ln879' <Predicate = (icmp_ln887_10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.95ns)   --->   "%icmp_ln879_1 = icmp eq i2 %p_0893_0, 1" [./xf_resize_2.hpp:757]   --->   Operation 179 'icmp' 'icmp_ln879_1' <Predicate = (icmp_ln887_10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node lind1_V_3)   --->   "%lind1_V = select i1 %icmp_ln879_1, i16 %p_0821_0, i16 %lind1_V_7" [./xf_resize_2.hpp:757]   --->   Operation 180 'select' 'lind1_V' <Predicate = (icmp_ln887_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node lind1_V_4)   --->   "%lind1_V_2 = select i1 %icmp_ln879_1, i16 %lind1_V_7, i16 %p_0823_0" [./xf_resize_2.hpp:757]   --->   Operation 181 'select' 'lind1_V_2' <Predicate = (icmp_ln887_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.80ns) (out node of the LUT)   --->   "%lind1_V_3 = select i1 %icmp_ln879, i16 %p_0821_0, i16 %lind1_V" [./xf_resize_2.hpp:753]   --->   Operation 182 'select' 'lind1_V_3' <Predicate = (icmp_ln887_10)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (0.80ns) (out node of the LUT)   --->   "%lind1_V_4 = select i1 %icmp_ln879, i16 %p_0823_0, i16 %lind1_V_2" [./xf_resize_2.hpp:753]   --->   Operation 183 'select' 'lind1_V_4' <Predicate = (icmp_ln887_10)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node t_V_9)   --->   "%t_V_7 = select i1 %icmp_ln879, i16 %lind1_V_7, i16 %p_0831_0" [./xf_resize_2.hpp:753]   --->   Operation 184 'select' 't_V_7' <Predicate = (icmp_ln887_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (2.07ns)   --->   "%out_j_V = add i16 %lind1_V_7, 1" [./xf_resize_2.hpp:765]   --->   Operation 185 'add' 'out_j_V' <Predicate = (icmp_ln887_10)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.80ns) (out node of the LUT)   --->   "%lind1_V_5 = select i1 %read_flag_0, i16 %lind1_V_3, i16 %p_0821_0" [./xf_resize_2.hpp:789]   --->   Operation 186 'select' 'lind1_V_5' <Predicate = (icmp_ln887_10)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.80ns) (out node of the LUT)   --->   "%lind1_V_6 = select i1 %read_flag_0, i16 %lind1_V_4, i16 %p_0823_0" [./xf_resize_2.hpp:789]   --->   Operation 187 'select' 'lind1_V_6' <Predicate = (icmp_ln887_10)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.80ns) (out node of the LUT)   --->   "%t_V_9 = select i1 %read_flag_0, i16 %t_V_7, i16 %p_0831_0" [./xf_resize_2.hpp:789]   --->   Operation 188 'select' 't_V_9' <Predicate = (icmp_ln887_10)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.80ns)   --->   "%out_j_V_1 = select i1 %read_flag_0, i16 %out_j_V, i16 %lind1_V_7" [./xf_resize_2.hpp:789]   --->   Operation 189 'select' 'out_j_V_1' <Predicate = (icmp_ln887_10)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i10 %t_V_10 to i64" [./xf_resize_2.hpp:767]   --->   Operation 190 'zext' 'zext_ln544_9' <Predicate = (icmp_ln887_10)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%Voffset_V_addr_1 = getelementptr [720 x i13]* %Voffset_V, i64 0, i64 %zext_ln544_9" [./xf_resize_2.hpp:767]   --->   Operation 191 'getelementptr' 'Voffset_V_addr_1' <Predicate = (icmp_ln887_10)> <Delay = 0.00>
ST_16 : Operation 192 [2/2] (3.25ns)   --->   "%Yoffset_V = load i13* %Voffset_V_addr_1, align 2" [./xf_resize_2.hpp:767]   --->   Operation 192 'load' 'Yoffset_V' <Predicate = (icmp_ln887_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%Vweight_addr_2 = getelementptr inbounds [721 x i32]* %Vweight, i64 0, i64 %zext_ln544_9" [./xf_resize_2.hpp:768]   --->   Operation 193 'getelementptr' 'Vweight_addr_2' <Predicate = (icmp_ln887_10)> <Delay = 0.00>
ST_16 : Operation 194 [2/2] (3.25ns)   --->   "%Yweight = load i32* %Vweight_addr_2, align 4" [./xf_resize_2.hpp:768]   --->   Operation 194 'load' 'Yweight' <Predicate = (icmp_ln887_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_16 : Operation 195 [1/1] (1.77ns)   --->   "%icmp_ln887_11 = icmp ult i10 %t_V_10, -305" [./xf_resize_2.hpp:789]   --->   Operation 195 'icmp' 'icmp_ln887_11' <Predicate = (icmp_ln887_10)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln544_10 = zext i10 %ret_V_6 to i64" [./xf_resize_2.hpp:791]   --->   Operation 196 'zext' 'zext_ln544_10' <Predicate = (icmp_ln887_10)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%Voffset_V_addr_2 = getelementptr [720 x i13]* %Voffset_V, i64 0, i64 %zext_ln544_10" [./xf_resize_2.hpp:791]   --->   Operation 197 'getelementptr' 'Voffset_V_addr_2' <Predicate = (icmp_ln887_10)> <Delay = 0.00>
ST_16 : Operation 198 [2/2] (3.25ns)   --->   "%Voffset_V_load = load i13* %Voffset_V_addr_2, align 2" [./xf_resize_2.hpp:791]   --->   Operation 198 'load' 'Voffset_V_load' <Predicate = (icmp_ln887_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_16 : Operation 199 [1/1] (2.42ns)   --->   "%icmp_ln887_12 = icmp ult i16 %out_j_V_1, 180" [./xf_resize_2.hpp:813]   --->   Operation 199 'icmp' 'icmp_ln887_12' <Predicate = (icmp_ln887_10)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "ret void" [./xf_resize_2.hpp:913]   --->   Operation 200 'ret' <Predicate = (!icmp_ln887_10)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 12.2>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str68) nounwind" [./xf_resize_2.hpp:749]   --->   Operation 201 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str68)" [./xf_resize_2.hpp:749]   --->   Operation 202 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/2] (3.25ns)   --->   "%Yoffset_V = load i13* %Voffset_V_addr_1, align 2" [./xf_resize_2.hpp:767]   --->   Operation 203 'load' 'Yoffset_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_17 : Operation 204 [1/2] (3.25ns)   --->   "%Yweight = load i32* %Vweight_addr_2, align 4" [./xf_resize_2.hpp:768]   --->   Operation 204 'load' 'Yweight' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i13 %Yoffset_V to i16" [./xf_resize_2.hpp:770]   --->   Operation 205 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (2.42ns)   --->   "%icmp_ln879_2 = icmp eq i16 %zext_ln879, %lind1_V_5" [./xf_resize_2.hpp:770]   --->   Operation 206 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i13 %Yoffset_V to i14" [./xf_resize_2.hpp:770]   --->   Operation 207 'zext' 'zext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (1.67ns)   --->   "%ret_V_4 = add i14 %zext_ln215_11, 1" [./xf_resize_2.hpp:770]   --->   Operation 208 'add' 'ret_V_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1353 = zext i14 %ret_V_4 to i16" [./xf_resize_2.hpp:770]   --->   Operation 209 'zext' 'zext_ln1353' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (2.42ns)   --->   "%icmp_ln879_3 = icmp eq i16 %zext_ln1353, %lind1_V_6" [./xf_resize_2.hpp:770]   --->   Operation 210 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (2.42ns)   --->   "%icmp_ln879_4 = icmp eq i16 %zext_ln879, %lind1_V_6" [./xf_resize_2.hpp:776]   --->   Operation 211 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (2.42ns)   --->   "%icmp_ln879_5 = icmp eq i16 %zext_ln1353, %t_V_9" [./xf_resize_2.hpp:776]   --->   Operation 212 'icmp' 'icmp_ln879_5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (2.42ns)   --->   "%icmp_ln879_6 = icmp eq i16 %zext_ln879, %t_V_9" [./xf_resize_2.hpp:782]   --->   Operation 213 'icmp' 'icmp_ln879_6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (2.42ns)   --->   "%icmp_ln879_7 = icmp eq i16 %zext_ln1353, %lind1_V_5" [./xf_resize_2.hpp:782]   --->   Operation 214 'icmp' 'icmp_ln879_7' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_0887_3)   --->   "%select_ln782 = select i1 %icmp_ln879_7, i2 -2, i2 %p_0887_0" [./xf_resize_2.hpp:782]   --->   Operation 215 'select' 'select_ln782' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_01010_3)   --->   "%select_ln782_1 = select i1 %icmp_ln879_7, i2 0, i2 %p_01010_0" [./xf_resize_2.hpp:782]   --->   Operation 216 'select' 'select_ln782_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_0893_3)   --->   "%select_ln782_2 = select i1 %icmp_ln879_7, i2 1, i2 %p_0893_0" [./xf_resize_2.hpp:782]   --->   Operation 217 'select' 'select_ln782_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (0.97ns)   --->   "%and_ln879 = and i1 %icmp_ln879_2, %icmp_ln879_3" [./xf_resize_2.hpp:776]   --->   Operation 218 'and' 'and_ln879' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%and_ln879_1 = and i1 %icmp_ln879_5, %icmp_ln879_4" [./xf_resize_2.hpp:776]   --->   Operation 219 'and' 'and_ln879_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%or_ln879 = or i1 %and_ln879, %and_ln879_1" [./xf_resize_2.hpp:776]   --->   Operation 220 'or' 'or_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%xor_ln879 = xor i1 %or_ln879, true" [./xf_resize_2.hpp:776]   --->   Operation 221 'xor' 'xor_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp80 = and i1 %icmp_ln879_6, %xor_ln879" [./xf_resize_2.hpp:782]   --->   Operation 222 'and' 'sel_tmp80' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_0887_3)   --->   "%sel_tmp81 = select i1 %sel_tmp80, i2 %select_ln782, i2 %p_0887_0" [./xf_resize_2.hpp:782]   --->   Operation 223 'select' 'sel_tmp81' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp88)   --->   "%and_ln879_2 = and i1 %icmp_ln879_2, %icmp_ln879_3" [./xf_resize_2.hpp:770]   --->   Operation 224 'and' 'and_ln879_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp88)   --->   "%xor_ln879_1 = xor i1 %and_ln879_2, true" [./xf_resize_2.hpp:770]   --->   Operation 225 'xor' 'xor_ln879_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp88)   --->   "%tmp145 = and i1 %icmp_ln879_5, %xor_ln879_1" [./xf_resize_2.hpp:776]   --->   Operation 226 'and' 'tmp145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp88 = and i1 %tmp145, %icmp_ln879_4" [./xf_resize_2.hpp:776]   --->   Operation 227 'and' 'sel_tmp88' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node p_0887_3)   --->   "%sel_tmp83 = zext i1 %sel_tmp88 to i2" [./xf_resize_2.hpp:776]   --->   Operation 228 'zext' 'sel_tmp83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.97ns)   --->   "%empty_93 = or i1 %sel_tmp88, %and_ln879" [./xf_resize_2.hpp:776]   --->   Operation 229 'or' 'empty_93' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0887_3 = select i1 %empty_93, i2 %sel_tmp83, i2 %sel_tmp81" [./xf_resize_2.hpp:776]   --->   Operation 230 'select' 'p_0887_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_01010_3)   --->   "%sel_tmp106 = select i1 %sel_tmp80, i2 %select_ln782_1, i2 %p_01010_0" [./xf_resize_2.hpp:782]   --->   Operation 231 'select' 'sel_tmp106' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_01010_3)   --->   "%sel_tmp108 = select i1 %sel_tmp88, i2 -2, i2 1" [./xf_resize_2.hpp:776]   --->   Operation 232 'select' 'sel_tmp108' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_01010_3 = select i1 %empty_93, i2 %sel_tmp108, i2 %sel_tmp106" [./xf_resize_2.hpp:776]   --->   Operation 233 'select' 'p_01010_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_0893_3)   --->   "%sel_tmp131 = select i1 %sel_tmp80, i2 %select_ln782_2, i2 %p_0893_0" [./xf_resize_2.hpp:782]   --->   Operation 234 'select' 'sel_tmp131' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node p_0893_3)   --->   "%sel_tmp133 = select i1 %sel_tmp88, i2 0, i2 -2" [./xf_resize_2.hpp:776]   --->   Operation 235 'select' 'sel_tmp133' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0893_3 = select i1 %empty_93, i2 %sel_tmp133, i2 %sel_tmp131" [./xf_resize_2.hpp:776]   --->   Operation 236 'select' 'p_0893_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 237 [1/2] (3.25ns)   --->   "%Voffset_V_load = load i13* %Voffset_V_addr_2, align 2" [./xf_resize_2.hpp:791]   --->   Operation 237 'load' 'Voffset_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_17 : Operation 238 [1/1] (2.09ns)   --->   "%icmp_ln791 = icmp ne i13 %Voffset_V_load, %Yoffset_V" [./xf_resize_2.hpp:791]   --->   Operation 238 'icmp' 'icmp_ln791' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.97ns)   --->   "%and_ln887 = and i1 %icmp_ln887_11, %icmp_ln791" [./xf_resize_2.hpp:789]   --->   Operation 239 'and' 'and_ln887' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (2.19ns)   --->   "%write_index = add i20 %write_index_0, 1280" [./xf_resize_2.hpp:910]   --->   Operation 240 'add' 'write_index' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.95ns)   --->   "%icmp_ln879_8 = icmp eq i2 %p_0893_3, 0" [./xf_resize_2.hpp:815]   --->   Operation 241 'icmp' 'icmp_ln879_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.95ns)   --->   "%icmp_ln879_9 = icmp eq i2 %p_0893_3, 1" [./xf_resize_2.hpp:833]   --->   Operation 242 'icmp' 'icmp_ln879_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.95ns)   --->   "%icmp_ln879_10 = icmp eq i2 %p_0887_3, 0" [./xf_resize_2.hpp:877]   --->   Operation 243 'icmp' 'icmp_ln879_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (0.95ns)   --->   "%icmp_ln879_11 = icmp eq i2 %p_01010_3, 1" [./xf_resize_2.hpp:880]   --->   Operation 244 'icmp' 'icmp_ln879_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 245 [1/1] (0.95ns)   --->   "%icmp_ln879_12 = icmp eq i2 %p_0887_3, 1" [./xf_resize_2.hpp:885]   --->   Operation 245 'icmp' 'icmp_ln879_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 246 [1/1] (0.95ns)   --->   "%icmp_ln879_13 = icmp eq i2 %p_01010_3, 0" [./xf_resize_2.hpp:888]   --->   Operation 246 'icmp' 'icmp_ln879_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [1/1] (0.97ns)   --->   "%xor_ln879_2 = xor i1 %icmp_ln879_11, true" [./xf_resize_2.hpp:880]   --->   Operation 247 'xor' 'xor_ln879_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [1/1] (0.97ns)   --->   "%xor_ln879_3 = xor i1 %icmp_ln879_10, true" [./xf_resize_2.hpp:877]   --->   Operation 248 'xor' 'xor_ln879_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [1/1] (0.97ns)   --->   "%xor_ln879_4 = xor i1 %icmp_ln879_13, true" [./xf_resize_2.hpp:888]   --->   Operation 249 'xor' 'xor_ln879_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_10)   --->   "%xor_ln879_5 = xor i1 %icmp_ln879_12, true" [./xf_resize_2.hpp:885]   --->   Operation 250 'xor' 'xor_ln879_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln879_10 = and i1 %icmp_ln879_13, %xor_ln879_5" [./xf_resize_2.hpp:888]   --->   Operation 251 'and' 'and_ln879_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [1/1] (1.76ns)   --->   "br label %6" [./xf_resize_2.hpp:805]   --->   Operation 252 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 15> <Delay = 3.41>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%r_V = phi i11 [ 0, %outerloop_begin ], [ %i_V, %innerloop_end ]"   --->   Operation 253 'phi' 'r_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%index_assign_3 = phi i20 [ %write_index_0, %outerloop_begin ], [ %add_ln910, %innerloop_end ]" [./xf_resize_2.hpp:910]   --->   Operation 254 'phi' 'index_assign_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (2.44ns)   --->   "%icmp_ln805 = icmp eq i20 %index_assign_3, %indvars_iv" [./xf_resize_2.hpp:805]   --->   Operation 255 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (1.63ns)   --->   "%i_V = add i11 %r_V, 1" [./xf_resize_2.hpp:805]   --->   Operation 256 'add' 'i_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"   --->   Operation 257 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %icmp_ln805, label %outerloop_end, label %innerloop_begin" [./xf_resize_2.hpp:805]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln544_11 = zext i11 %r_V to i64" [./xf_resize_2.hpp:811]   --->   Operation 259 'zext' 'zext_ln544_11' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%Hoffset_V_addr_1 = getelementptr [1280 x i13]* %Hoffset_V, i64 0, i64 %zext_ln544_11" [./xf_resize_2.hpp:811]   --->   Operation 260 'getelementptr' 'Hoffset_V_addr_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_18 : Operation 261 [2/2] (3.25ns)   --->   "%block_start_V = load i13* %Hoffset_V_addr_1, align 2" [./xf_resize_2.hpp:811]   --->   Operation 261 'load' 'block_start_V' <Predicate = (!icmp_ln805)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %and_ln887, label %7, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv" [./xf_resize_2.hpp:813]   --->   Operation 262 'br' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (1.88ns)   --->   "%icmp_ln887_14 = icmp ult i11 %r_V, 320" [./xf_resize_2.hpp:813]   --->   Operation 263 'icmp' 'icmp_ln887_14' <Predicate = (!icmp_ln805 & and_ln887)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [1/1] (0.97ns)   --->   "%and_ln813 = and i1 %icmp_ln887_14, %icmp_ln887_12" [./xf_resize_2.hpp:813]   --->   Operation 264 'and' 'and_ln813' <Predicate = (!icmp_ln805 & and_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "br i1 %and_ln813, label %8, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv" [./xf_resize_2.hpp:813]   --->   Operation 265 'br' <Predicate = (!icmp_ln805 & and_ln887)> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_8, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv, label %9" [./xf_resize_2.hpp:815]   --->   Operation 266 'br' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813)> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_9, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv" [./xf_resize_2.hpp:833]   --->   Operation 267 'br' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8)> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (2.19ns)   --->   "%add_ln910 = add i20 1, %index_assign_3" [./xf_resize_2.hpp:910]   --->   Operation 268 'add' 'add_ln910' <Predicate = (!icmp_ln805)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 8.18>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str69) nounwind" [./xf_resize_2.hpp:806]   --->   Operation 269 'specloopname' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str69)" [./xf_resize_2.hpp:806]   --->   Operation 270 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_resize_2.hpp:807]   --->   Operation 271 'specpipeline' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_19 : Operation 272 [1/2] (3.25ns)   --->   "%block_start_V = load i13* %Hoffset_V_addr_1, align 2" [./xf_resize_2.hpp:811]   --->   Operation 272 'load' 'block_start_V' <Predicate = (!icmp_ln805)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 273 [1/1] (2.09ns)   --->   "%icmp_ln887_13 = icmp ult i13 %block_start_V, 320" [./xf_resize_2.hpp:821]   --->   Operation 273 'icmp' 'icmp_ln887_13' <Predicate = (!icmp_ln805)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i13 %block_start_V to i14" [./xf_resize_2.hpp:875]   --->   Operation 274 'zext' 'rhs_V_4' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln544_12 = zext i13 %block_start_V to i64" [./xf_resize_2.hpp:879]   --->   Operation 275 'zext' 'zext_ln544_12' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%lbuf_in0_V_addr_2 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_12" [./xf_resize_2.hpp:879]   --->   Operation 276 'getelementptr' 'lbuf_in0_V_addr_2' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.00>
ST_19 : Operation 277 [2/2] (3.25ns)   --->   "%D0_0_V = load i24* %lbuf_in0_V_addr_2, align 4" [./xf_resize_2.hpp:879]   --->   Operation 277 'load' 'D0_0_V' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%lbuf_in1_V_addr_3 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_12" [./xf_resize_2.hpp:881]   --->   Operation 278 'getelementptr' 'lbuf_in1_V_addr_3' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.00>
ST_19 : Operation 279 [2/2] (3.25ns)   --->   "%D0_0_V_1 = load i24* %lbuf_in1_V_addr_3, align 4" [./xf_resize_2.hpp:881]   --->   Operation 279 'load' 'D0_0_V_1' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%lbuf_in2_V_addr_2 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_12" [./xf_resize_2.hpp:883]   --->   Operation 280 'getelementptr' 'lbuf_in2_V_addr_2' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.00>
ST_19 : Operation 281 [2/2] (3.25ns)   --->   "%D0_0_V_2 = load i24* %lbuf_in2_V_addr_2, align 4" [./xf_resize_2.hpp:883]   --->   Operation 281 'load' 'D0_0_V_2' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 282 [1/1] (1.67ns)   --->   "%add_ln1353_5 = add i14 %rhs_V_4, 1" [./xf_resize_2.hpp:875]   --->   Operation 282 'add' 'add_ln1353_5' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 283 [1/1] (2.20ns)   --->   "%icmp_ln887_15 = icmp ult i14 %add_ln1353_5, 320" [./xf_resize_2.hpp:875]   --->   Operation 283 'icmp' 'icmp_ln887_15' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln544_13 = zext i14 %add_ln1353_5 to i64" [./xf_resize_2.hpp:879]   --->   Operation 284 'zext' 'zext_ln544_13' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15)> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_10, label %14, label %19" [./xf_resize_2.hpp:877]   --->   Operation 285 'br' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15)> <Delay = 0.00>
ST_19 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_12, label %18, label %22" [./xf_resize_2.hpp:885]   --->   Operation 286 'br' <Predicate = (!and_ln813 & icmp_ln887_15 & !icmp_ln879_10) | (!and_ln887 & icmp_ln887_15 & !icmp_ln879_10)> <Delay = 0.00>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%lbuf_in2_V_addr_6 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_13" [./xf_resize_2.hpp:895]   --->   Operation 287 'getelementptr' 'lbuf_in2_V_addr_6' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12)> <Delay = 0.00>
ST_19 : Operation 288 [2/2] (3.25ns)   --->   "%D0_1_V_3 = load i24* %lbuf_in2_V_addr_6, align 4" [./xf_resize_2.hpp:895]   --->   Operation 288 'load' 'D0_1_V_3' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%lbuf_in1_V_addr_9 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_13" [./xf_resize_2.hpp:899]   --->   Operation 289 'getelementptr' 'lbuf_in1_V_addr_9' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & !icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & !icmp_ln879_13)> <Delay = 0.00>
ST_19 : Operation 290 [2/2] (3.25ns)   --->   "%lbuf_in1_V_load_4 = load i24* %lbuf_in1_V_addr_9, align 4" [./xf_resize_2.hpp:899]   --->   Operation 290 'load' 'lbuf_in1_V_load_4' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & !icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & !icmp_ln879_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "%lbuf_in0_V_addr_9 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_13" [./xf_resize_2.hpp:897]   --->   Operation 291 'getelementptr' 'lbuf_in0_V_addr_9' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & icmp_ln879_13)> <Delay = 0.00>
ST_19 : Operation 292 [2/2] (3.25ns)   --->   "%lbuf_in0_V_load_7 = load i24* %lbuf_in0_V_addr_9, align 4" [./xf_resize_2.hpp:897]   --->   Operation 292 'load' 'lbuf_in0_V_load_7' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & icmp_ln879_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%lbuf_in1_V_addr_7 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_13" [./xf_resize_2.hpp:887]   --->   Operation 293 'getelementptr' 'lbuf_in1_V_addr_7' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12)> <Delay = 0.00>
ST_19 : Operation 294 [2/2] (3.25ns)   --->   "%D0_1_V_2 = load i24* %lbuf_in1_V_addr_7, align 4" [./xf_resize_2.hpp:887]   --->   Operation 294 'load' 'D0_1_V_2' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%lbuf_in2_V_addr_8 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_13" [./xf_resize_2.hpp:891]   --->   Operation 295 'getelementptr' 'lbuf_in2_V_addr_8' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & !icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & !icmp_ln879_13)> <Delay = 0.00>
ST_19 : Operation 296 [2/2] (3.25ns)   --->   "%lbuf_in2_V_load_7 = load i24* %lbuf_in2_V_addr_8, align 4" [./xf_resize_2.hpp:891]   --->   Operation 296 'load' 'lbuf_in2_V_load_7' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & !icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & !icmp_ln879_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%lbuf_in0_V_addr_8 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_13" [./xf_resize_2.hpp:889]   --->   Operation 297 'getelementptr' 'lbuf_in0_V_addr_8' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & icmp_ln879_13)> <Delay = 0.00>
ST_19 : Operation 298 [2/2] (3.25ns)   --->   "%lbuf_in0_V_load_6 = load i24* %lbuf_in0_V_addr_8, align 4" [./xf_resize_2.hpp:889]   --->   Operation 298 'load' 'lbuf_in0_V_load_6' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & icmp_ln879_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%lbuf_in0_V_addr_5 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_13" [./xf_resize_2.hpp:879]   --->   Operation 299 'getelementptr' 'lbuf_in0_V_addr_5' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10)> <Delay = 0.00>
ST_19 : Operation 300 [2/2] (3.25ns)   --->   "%D0_1_V_1 = load i24* %lbuf_in0_V_addr_5, align 4" [./xf_resize_2.hpp:879]   --->   Operation 300 'load' 'D0_1_V_1' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%lbuf_in2_V_addr_5 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_13" [./xf_resize_2.hpp:883]   --->   Operation 301 'getelementptr' 'lbuf_in2_V_addr_5' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10 & !icmp_ln879_11) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10 & !icmp_ln879_11)> <Delay = 0.00>
ST_19 : Operation 302 [2/2] (3.25ns)   --->   "%lbuf_in2_V_load_4 = load i24* %lbuf_in2_V_addr_5, align 4" [./xf_resize_2.hpp:883]   --->   Operation 302 'load' 'lbuf_in2_V_load_4' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10 & !icmp_ln879_11) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10 & !icmp_ln879_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%lbuf_in1_V_addr_6 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_13" [./xf_resize_2.hpp:881]   --->   Operation 303 'getelementptr' 'lbuf_in1_V_addr_6' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10 & icmp_ln879_11) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10 & icmp_ln879_11)> <Delay = 0.00>
ST_19 : Operation 304 [2/2] (3.25ns)   --->   "%lbuf_in1_V_load_1 = load i24* %lbuf_in1_V_addr_6, align 4" [./xf_resize_2.hpp:881]   --->   Operation 304 'load' 'lbuf_in1_V_load_1' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10 & icmp_ln879_11) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10 & icmp_ln879_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 305 [1/1] (3.63ns)   --->   "%stream_in_data_V_rea = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %stream_in_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_resize_2.hpp:817]   --->   Operation 305 'read' 'stream_in_data_V_rea' <Predicate = (and_ln887 & and_ln813)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%lbuf_in2_V_addr = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_11" [./xf_resize_2.hpp:853]   --->   Operation 306 'getelementptr' 'lbuf_in2_V_addr' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (3.25ns)   --->   "store i24 %stream_in_data_V_rea, i24* %lbuf_in2_V_addr, align 4" [./xf_resize_2.hpp:853]   --->   Operation 307 'store' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i13 %block_start_V to i14" [./xf_resize_2.hpp:857]   --->   Operation 308 'zext' 'rhs_V_3' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln544_17 = zext i13 %block_start_V to i64" [./xf_resize_2.hpp:859]   --->   Operation 309 'zext' 'zext_ln544_17' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%lbuf_in0_V_addr_4 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_17" [./xf_resize_2.hpp:859]   --->   Operation 310 'getelementptr' 'lbuf_in0_V_addr_4' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 0.00>
ST_19 : Operation 311 [2/2] (3.25ns)   --->   "%D0_0_V_11 = load i24* %lbuf_in0_V_addr_4, align 4" [./xf_resize_2.hpp:859]   --->   Operation 311 'load' 'D0_0_V_11' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%lbuf_in1_V_addr_5 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_17" [./xf_resize_2.hpp:860]   --->   Operation 312 'getelementptr' 'lbuf_in1_V_addr_5' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 0.00>
ST_19 : Operation 313 [2/2] (3.25ns)   --->   "%lbuf_in1_V_load = load i24* %lbuf_in1_V_addr_5, align 4" [./xf_resize_2.hpp:860]   --->   Operation 313 'load' 'lbuf_in1_V_load' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 314 [1/1] (1.67ns)   --->   "%add_ln1353_4 = add i14 %rhs_V_3, 1" [./xf_resize_2.hpp:857]   --->   Operation 314 'add' 'add_ln1353_4' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (2.20ns)   --->   "%icmp_ln887_18 = icmp ult i14 %add_ln1353_4, 320" [./xf_resize_2.hpp:857]   --->   Operation 315 'icmp' 'icmp_ln887_18' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln544_19 = zext i14 %add_ln1353_4 to i64" [./xf_resize_2.hpp:859]   --->   Operation 316 'zext' 'zext_ln544_19' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9 & icmp_ln887_18)> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%lbuf_in0_V_addr_7 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_19" [./xf_resize_2.hpp:859]   --->   Operation 317 'getelementptr' 'lbuf_in0_V_addr_7' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9 & icmp_ln887_18)> <Delay = 0.00>
ST_19 : Operation 318 [2/2] (3.25ns)   --->   "%D0_1_V_5 = load i24* %lbuf_in0_V_addr_7, align 4" [./xf_resize_2.hpp:859]   --->   Operation 318 'load' 'D0_1_V_5' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9 & icmp_ln887_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%lbuf_in1_V_addr_8 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_19" [./xf_resize_2.hpp:860]   --->   Operation 319 'getelementptr' 'lbuf_in1_V_addr_8' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9 & icmp_ln887_18)> <Delay = 0.00>
ST_19 : Operation 320 [2/2] (3.25ns)   --->   "%lbuf_in1_V_load_3 = load i24* %lbuf_in1_V_addr_8, align 4" [./xf_resize_2.hpp:860]   --->   Operation 320 'load' 'lbuf_in1_V_load_3' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9 & icmp_ln887_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%lbuf_in1_V_addr_1 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_11" [./xf_resize_2.hpp:835]   --->   Operation 321 'getelementptr' 'lbuf_in1_V_addr_1' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (3.25ns)   --->   "store i24 %stream_in_data_V_rea, i24* %lbuf_in1_V_addr_1, align 4" [./xf_resize_2.hpp:835]   --->   Operation 322 'store' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i13 %block_start_V to i14" [./xf_resize_2.hpp:839]   --->   Operation 323 'zext' 'rhs_V_2' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln544_16 = zext i13 %block_start_V to i64" [./xf_resize_2.hpp:841]   --->   Operation 324 'zext' 'zext_ln544_16' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%lbuf_in2_V_addr_4 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_16" [./xf_resize_2.hpp:841]   --->   Operation 325 'getelementptr' 'lbuf_in2_V_addr_4' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 0.00>
ST_19 : Operation 326 [2/2] (3.25ns)   --->   "%D0_0_V_10 = load i24* %lbuf_in2_V_addr_4, align 4" [./xf_resize_2.hpp:841]   --->   Operation 326 'load' 'D0_0_V_10' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%lbuf_in0_V_addr_3 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_16" [./xf_resize_2.hpp:842]   --->   Operation 327 'getelementptr' 'lbuf_in0_V_addr_3' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 0.00>
ST_19 : Operation 328 [2/2] (3.25ns)   --->   "%lbuf_in0_V_load = load i24* %lbuf_in0_V_addr_3, align 4" [./xf_resize_2.hpp:842]   --->   Operation 328 'load' 'lbuf_in0_V_load' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 329 [1/1] (1.67ns)   --->   "%add_ln1353_3 = add i14 %rhs_V_2, 1" [./xf_resize_2.hpp:839]   --->   Operation 329 'add' 'add_ln1353_3' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 330 [1/1] (2.20ns)   --->   "%icmp_ln887_17 = icmp ult i14 %add_ln1353_3, 320" [./xf_resize_2.hpp:839]   --->   Operation 330 'icmp' 'icmp_ln887_17' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln544_18 = zext i14 %add_ln1353_3 to i64" [./xf_resize_2.hpp:841]   --->   Operation 331 'zext' 'zext_ln544_18' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9 & icmp_ln887_17)> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "%lbuf_in2_V_addr_7 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_18" [./xf_resize_2.hpp:841]   --->   Operation 332 'getelementptr' 'lbuf_in2_V_addr_7' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9 & icmp_ln887_17)> <Delay = 0.00>
ST_19 : Operation 333 [2/2] (3.25ns)   --->   "%D0_1_V_4 = load i24* %lbuf_in2_V_addr_7, align 4" [./xf_resize_2.hpp:841]   --->   Operation 333 'load' 'D0_1_V_4' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9 & icmp_ln887_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%lbuf_in0_V_addr_6 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_18" [./xf_resize_2.hpp:842]   --->   Operation 334 'getelementptr' 'lbuf_in0_V_addr_6' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9 & icmp_ln887_17)> <Delay = 0.00>
ST_19 : Operation 335 [2/2] (3.25ns)   --->   "%lbuf_in0_V_load_4 = load i24* %lbuf_in0_V_addr_6, align 4" [./xf_resize_2.hpp:842]   --->   Operation 335 'load' 'lbuf_in0_V_load_4' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9 & icmp_ln887_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%lbuf_in0_V_addr_1 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_11" [./xf_resize_2.hpp:817]   --->   Operation 336 'getelementptr' 'lbuf_in0_V_addr_1' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (3.25ns)   --->   "store i24 %stream_in_data_V_rea, i24* %lbuf_in0_V_addr_1, align 4" [./xf_resize_2.hpp:817]   --->   Operation 337 'store' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%rhs_V = zext i13 %block_start_V to i14" [./xf_resize_2.hpp:821]   --->   Operation 338 'zext' 'rhs_V' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln544_14 = zext i13 %block_start_V to i64" [./xf_resize_2.hpp:823]   --->   Operation 339 'zext' 'zext_ln544_14' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%lbuf_in1_V_addr_2 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_14" [./xf_resize_2.hpp:823]   --->   Operation 340 'getelementptr' 'lbuf_in1_V_addr_2' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 0.00>
ST_19 : Operation 341 [2/2] (3.25ns)   --->   "%D0_0_V_9 = load i24* %lbuf_in1_V_addr_2, align 4" [./xf_resize_2.hpp:823]   --->   Operation 341 'load' 'D0_0_V_9' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%lbuf_in2_V_addr_1 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_14" [./xf_resize_2.hpp:824]   --->   Operation 342 'getelementptr' 'lbuf_in2_V_addr_1' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 0.00>
ST_19 : Operation 343 [2/2] (3.25ns)   --->   "%lbuf_in2_V_load = load i24* %lbuf_in2_V_addr_1, align 4" [./xf_resize_2.hpp:824]   --->   Operation 343 'load' 'lbuf_in2_V_load' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 344 [1/1] (1.67ns)   --->   "%add_ln1353 = add i14 %rhs_V, 1" [./xf_resize_2.hpp:821]   --->   Operation 344 'add' 'add_ln1353' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 345 [1/1] (2.20ns)   --->   "%icmp_ln887_16 = icmp ult i14 %add_ln1353, 320" [./xf_resize_2.hpp:821]   --->   Operation 345 'icmp' 'icmp_ln887_16' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln544_15 = zext i14 %add_ln1353 to i64" [./xf_resize_2.hpp:823]   --->   Operation 346 'zext' 'zext_ln544_15' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8 & icmp_ln887_16)> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%lbuf_in1_V_addr_4 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_15" [./xf_resize_2.hpp:823]   --->   Operation 347 'getelementptr' 'lbuf_in1_V_addr_4' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8 & icmp_ln887_16)> <Delay = 0.00>
ST_19 : Operation 348 [2/2] (3.25ns)   --->   "%D0_1_V = load i24* %lbuf_in1_V_addr_4, align 4" [./xf_resize_2.hpp:823]   --->   Operation 348 'load' 'D0_1_V' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8 & icmp_ln887_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%lbuf_in2_V_addr_3 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_15" [./xf_resize_2.hpp:824]   --->   Operation 349 'getelementptr' 'lbuf_in2_V_addr_3' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8 & icmp_ln887_16)> <Delay = 0.00>
ST_19 : Operation 350 [2/2] (3.25ns)   --->   "%lbuf_in2_V_load_2 = load i24* %lbuf_in2_V_addr_3, align 4" [./xf_resize_2.hpp:824]   --->   Operation 350 'load' 'lbuf_in2_V_load_2' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8 & icmp_ln887_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%Hweight_addr_2 = getelementptr inbounds [1280 x i32]* %Hweight, i64 0, i64 %zext_ln544_11" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 351 'getelementptr' 'Hweight_addr_2' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_19 : Operation 352 [2/2] (3.25ns)   --->   "%Hweight_load = load i32* %Hweight_addr_2, align 4" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 352 'load' 'Hweight_load' <Predicate = (!icmp_ln805)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>

State 20 <SV = 17> <Delay = 36.8>
ST_20 : Operation 353 [1/2] (3.25ns)   --->   "%D0_0_V = load i24* %lbuf_in0_V_addr_2, align 4" [./xf_resize_2.hpp:879]   --->   Operation 353 'load' 'D0_0_V' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 354 [1/2] (3.25ns)   --->   "%D0_0_V_1 = load i24* %lbuf_in1_V_addr_3, align 4" [./xf_resize_2.hpp:881]   --->   Operation 354 'load' 'D0_0_V_1' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 355 [1/2] (3.25ns)   --->   "%D0_0_V_2 = load i24* %lbuf_in2_V_addr_2, align 4" [./xf_resize_2.hpp:883]   --->   Operation 355 'load' 'D0_0_V_2' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 356 [1/1] (0.97ns)   --->   "%and_ln879_3 = and i1 %icmp_ln887_13, %icmp_ln879_10" [./xf_resize_2.hpp:877]   --->   Operation 356 'and' 'and_ln879_3' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node D0_0_V_4)   --->   "%and_ln879_4 = and i1 %and_ln879_3, %icmp_ln879_11" [./xf_resize_2.hpp:880]   --->   Operation 357 'and' 'and_ln879_4' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node D0_0_V_4)   --->   "%D0_0_V_3 = select i1 %and_ln879_4, i24 %D0_0_V, i24 %D0_0_V_2" [./xf_resize_2.hpp:880]   --->   Operation 358 'select' 'D0_0_V_3' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 359 [1/1] (0.97ns)   --->   "%and_ln879_5 = and i1 %and_ln879_3, %xor_ln879_2" [./xf_resize_2.hpp:880]   --->   Operation 359 'and' 'and_ln879_5' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 360 [1/1] (0.97ns) (out node of the LUT)   --->   "%D0_0_V_4 = select i1 %and_ln879_5, i24 %D0_0_V, i24 %D0_0_V_3" [./xf_resize_2.hpp:880]   --->   Operation 360 'select' 'D0_0_V_4' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 361 [1/1] (0.97ns)   --->   "%and_ln879_6 = and i1 %icmp_ln887_13, %xor_ln879_3" [./xf_resize_2.hpp:877]   --->   Operation 361 'and' 'and_ln879_6' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 362 [1/1] (0.97ns)   --->   "%and_ln879_7 = and i1 %and_ln879_6, %icmp_ln879_12" [./xf_resize_2.hpp:885]   --->   Operation 362 'and' 'and_ln879_7' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [1/1] (0.97ns)   --->   "%and_ln879_8 = and i1 %and_ln879_7, %icmp_ln879_13" [./xf_resize_2.hpp:888]   --->   Operation 363 'and' 'and_ln879_8' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node D0_0_V_6)   --->   "%D0_0_V_5 = select i1 %and_ln879_8, i24 %D0_0_V_1, i24 %D0_0_V_4" [./xf_resize_2.hpp:888]   --->   Operation 364 'select' 'D0_0_V_5' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 365 [1/1] (0.97ns)   --->   "%and_ln879_9 = and i1 %and_ln879_7, %xor_ln879_4" [./xf_resize_2.hpp:888]   --->   Operation 365 'and' 'and_ln879_9' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 366 [1/1] (0.69ns) (out node of the LUT)   --->   "%D0_0_V_6 = select i1 %and_ln879_9, i24 %D0_0_V_1, i24 %D0_0_V_5" [./xf_resize_2.hpp:888]   --->   Operation 366 'select' 'D0_0_V_6' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 367 [1/1] (0.97ns)   --->   "%and_ln879_11 = and i1 %and_ln879_10, %and_ln879_6" [./xf_resize_2.hpp:888]   --->   Operation 367 'and' 'and_ln879_11' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node D0_0_V_8)   --->   "%D0_0_V_7 = select i1 %and_ln879_11, i24 %D0_0_V_2, i24 %D0_0_V_6" [./xf_resize_2.hpp:888]   --->   Operation 368 'select' 'D0_0_V_7' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 369 [1/1] (0.69ns) (out node of the LUT)   --->   "%D0_0_V_8 = select i1 %icmp_ln887_13, i24 %D0_0_V_7, i24 0" [./xf_resize_2.hpp:875]   --->   Operation 369 'select' 'D0_0_V_8' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_1)   --->   "%select_ln879 = select i1 %and_ln879_5, i24 %D0_0_V_2, i24 %D0_0_V_1" [./xf_resize_2.hpp:880]   --->   Operation 370 'select' 'select_ln879' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 371 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln879_1 = select i1 %and_ln879_8, i24 %D0_0_V, i24 %select_ln879" [./xf_resize_2.hpp:888]   --->   Operation 371 'select' 'select_ln879_1' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node D1_0_V_1)   --->   "%select_ln879_2 = select i1 %and_ln879_9, i24 %D0_0_V_2, i24 %select_ln879_1" [./xf_resize_2.hpp:888]   --->   Operation 372 'select' 'select_ln879_2' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node D1_0_V_1)   --->   "%select_ln879_3 = select i1 %and_ln879_11, i24 %D0_0_V, i24 %select_ln879_2" [./xf_resize_2.hpp:888]   --->   Operation 373 'select' 'select_ln879_3' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 374 [1/1] (0.69ns) (out node of the LUT)   --->   "%D1_0_V_1 = select i1 %icmp_ln887_13, i24 %select_ln879_3, i24 0" [./xf_resize_2.hpp:875]   --->   Operation 374 'select' 'D1_0_V_1' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 375 [1/1] (2.05ns)   --->   "br i1 %icmp_ln887_15, label %15, label %innerloop_end" [./xf_resize_2.hpp:875]   --->   Operation 375 'br' <Predicate = (!icmp_ln805 & !and_ln813) | (!icmp_ln805 & !and_ln887)> <Delay = 2.05>
ST_20 : Operation 376 [1/2] (3.25ns)   --->   "%D0_1_V_3 = load i24* %lbuf_in2_V_addr_6, align 4" [./xf_resize_2.hpp:895]   --->   Operation 376 'load' 'D0_1_V_3' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_13, label %21, label %23" [./xf_resize_2.hpp:896]   --->   Operation 377 'br' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12)> <Delay = 0.00>
ST_20 : Operation 378 [1/2] (3.25ns)   --->   "%lbuf_in1_V_load_4 = load i24* %lbuf_in1_V_addr_9, align 4" [./xf_resize_2.hpp:899]   --->   Operation 378 'load' 'lbuf_in1_V_load_4' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & !icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & !icmp_ln879_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 379 [1/1] (2.05ns)   --->   "br label %innerloop_end"   --->   Operation 379 'br' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & !icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & !icmp_ln879_13)> <Delay = 2.05>
ST_20 : Operation 380 [1/2] (3.25ns)   --->   "%lbuf_in0_V_load_7 = load i24* %lbuf_in0_V_addr_9, align 4" [./xf_resize_2.hpp:897]   --->   Operation 380 'load' 'lbuf_in0_V_load_7' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & icmp_ln879_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 381 [1/1] (2.05ns)   --->   "br label %innerloop_end" [./xf_resize_2.hpp:897]   --->   Operation 381 'br' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & !icmp_ln879_12 & icmp_ln879_13)> <Delay = 2.05>
ST_20 : Operation 382 [1/2] (3.25ns)   --->   "%D0_1_V_2 = load i24* %lbuf_in1_V_addr_7, align 4" [./xf_resize_2.hpp:887]   --->   Operation 382 'load' 'D0_1_V_2' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 383 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_13, label %17, label %20" [./xf_resize_2.hpp:888]   --->   Operation 383 'br' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12)> <Delay = 0.00>
ST_20 : Operation 384 [1/2] (3.25ns)   --->   "%lbuf_in2_V_load_7 = load i24* %lbuf_in2_V_addr_8, align 4" [./xf_resize_2.hpp:891]   --->   Operation 384 'load' 'lbuf_in2_V_load_7' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & !icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & !icmp_ln879_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 385 [1/1] (2.05ns)   --->   "br label %innerloop_end"   --->   Operation 385 'br' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & !icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & !icmp_ln879_13)> <Delay = 2.05>
ST_20 : Operation 386 [1/2] (3.25ns)   --->   "%lbuf_in0_V_load_6 = load i24* %lbuf_in0_V_addr_8, align 4" [./xf_resize_2.hpp:889]   --->   Operation 386 'load' 'lbuf_in0_V_load_6' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & icmp_ln879_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 387 [1/1] (2.05ns)   --->   "br label %innerloop_end" [./xf_resize_2.hpp:889]   --->   Operation 387 'br' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & icmp_ln879_13) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & !icmp_ln879_10 & icmp_ln879_12 & icmp_ln879_13)> <Delay = 2.05>
ST_20 : Operation 388 [1/2] (3.25ns)   --->   "%D0_1_V_1 = load i24* %lbuf_in0_V_addr_5, align 4" [./xf_resize_2.hpp:879]   --->   Operation 388 'load' 'D0_1_V_1' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_11, label %13, label %16" [./xf_resize_2.hpp:880]   --->   Operation 389 'br' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10)> <Delay = 0.00>
ST_20 : Operation 390 [1/2] (3.25ns)   --->   "%lbuf_in2_V_load_4 = load i24* %lbuf_in2_V_addr_5, align 4" [./xf_resize_2.hpp:883]   --->   Operation 390 'load' 'lbuf_in2_V_load_4' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10 & !icmp_ln879_11) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10 & !icmp_ln879_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 391 [1/1] (2.05ns)   --->   "br label %innerloop_end"   --->   Operation 391 'br' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10 & !icmp_ln879_11) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10 & !icmp_ln879_11)> <Delay = 2.05>
ST_20 : Operation 392 [1/2] (3.25ns)   --->   "%lbuf_in1_V_load_1 = load i24* %lbuf_in1_V_addr_6, align 4" [./xf_resize_2.hpp:881]   --->   Operation 392 'load' 'lbuf_in1_V_load_1' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10 & icmp_ln879_11) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10 & icmp_ln879_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 393 [1/1] (2.05ns)   --->   "br label %innerloop_end" [./xf_resize_2.hpp:881]   --->   Operation 393 'br' <Predicate = (!icmp_ln805 & !and_ln813 & icmp_ln887_15 & icmp_ln879_10 & icmp_ln879_11) | (!icmp_ln805 & !and_ln887 & icmp_ln887_15 & icmp_ln879_10 & icmp_ln879_11)> <Delay = 2.05>
ST_20 : Operation 394 [1/2] (3.25ns)   --->   "%D0_0_V_11 = load i24* %lbuf_in0_V_addr_4, align 4" [./xf_resize_2.hpp:859]   --->   Operation 394 'load' 'D0_0_V_11' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 395 [1/2] (3.25ns)   --->   "%lbuf_in1_V_load = load i24* %lbuf_in1_V_addr_5, align 4" [./xf_resize_2.hpp:860]   --->   Operation 395 'load' 'lbuf_in1_V_load' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 396 [1/1] (0.69ns)   --->   "%select_ln887_8 = select i1 %icmp_ln887_13, i24 %D0_0_V_11, i24 0" [./xf_resize_2.hpp:857]   --->   Operation 396 'select' 'select_ln887_8' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 397 [1/1] (0.69ns)   --->   "%D1_0_V_3 = select i1 %icmp_ln887_13, i24 %lbuf_in1_V_load, i24 0" [./xf_resize_2.hpp:857]   --->   Operation 397 'select' 'D1_0_V_3' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 398 [1/1] (2.05ns)   --->   "br i1 %icmp_ln887_18, label %10, label %innerloop_end" [./xf_resize_2.hpp:857]   --->   Operation 398 'br' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9)> <Delay = 2.05>
ST_20 : Operation 399 [1/2] (3.25ns)   --->   "%D0_1_V_5 = load i24* %lbuf_in0_V_addr_7, align 4" [./xf_resize_2.hpp:859]   --->   Operation 399 'load' 'D0_1_V_5' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9 & icmp_ln887_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 400 [1/2] (3.25ns)   --->   "%lbuf_in1_V_load_3 = load i24* %lbuf_in1_V_addr_8, align 4" [./xf_resize_2.hpp:860]   --->   Operation 400 'load' 'lbuf_in1_V_load_3' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9 & icmp_ln887_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 401 [1/1] (2.05ns)   --->   "br label %innerloop_end" [./xf_resize_2.hpp:861]   --->   Operation 401 'br' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & !icmp_ln879_9 & icmp_ln887_18)> <Delay = 2.05>
ST_20 : Operation 402 [1/2] (3.25ns)   --->   "%D0_0_V_10 = load i24* %lbuf_in2_V_addr_4, align 4" [./xf_resize_2.hpp:841]   --->   Operation 402 'load' 'D0_0_V_10' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 403 [1/2] (3.25ns)   --->   "%lbuf_in0_V_load = load i24* %lbuf_in0_V_addr_3, align 4" [./xf_resize_2.hpp:842]   --->   Operation 403 'load' 'lbuf_in0_V_load' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 404 [1/1] (0.69ns)   --->   "%select_ln887_6 = select i1 %icmp_ln887_13, i24 %D0_0_V_10, i24 0" [./xf_resize_2.hpp:839]   --->   Operation 404 'select' 'select_ln887_6' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 405 [1/1] (0.69ns)   --->   "%D1_0_V_2 = select i1 %icmp_ln887_13, i24 %lbuf_in0_V_load, i24 0" [./xf_resize_2.hpp:839]   --->   Operation 405 'select' 'D1_0_V_2' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 406 [1/1] (2.05ns)   --->   "br i1 %icmp_ln887_17, label %11, label %innerloop_end" [./xf_resize_2.hpp:839]   --->   Operation 406 'br' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9)> <Delay = 2.05>
ST_20 : Operation 407 [1/2] (3.25ns)   --->   "%D0_1_V_4 = load i24* %lbuf_in2_V_addr_7, align 4" [./xf_resize_2.hpp:841]   --->   Operation 407 'load' 'D0_1_V_4' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9 & icmp_ln887_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 408 [1/2] (3.25ns)   --->   "%lbuf_in0_V_load_4 = load i24* %lbuf_in0_V_addr_6, align 4" [./xf_resize_2.hpp:842]   --->   Operation 408 'load' 'lbuf_in0_V_load_4' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9 & icmp_ln887_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 409 [1/1] (2.05ns)   --->   "br label %innerloop_end" [./xf_resize_2.hpp:843]   --->   Operation 409 'br' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & !icmp_ln879_8 & icmp_ln879_9 & icmp_ln887_17)> <Delay = 2.05>
ST_20 : Operation 410 [1/2] (3.25ns)   --->   "%D0_0_V_9 = load i24* %lbuf_in1_V_addr_2, align 4" [./xf_resize_2.hpp:823]   --->   Operation 410 'load' 'D0_0_V_9' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 411 [1/2] (3.25ns)   --->   "%lbuf_in2_V_load = load i24* %lbuf_in2_V_addr_1, align 4" [./xf_resize_2.hpp:824]   --->   Operation 411 'load' 'lbuf_in2_V_load' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 412 [1/1] (0.69ns)   --->   "%select_ln887 = select i1 %icmp_ln887_13, i24 %D0_0_V_9, i24 0" [./xf_resize_2.hpp:821]   --->   Operation 412 'select' 'select_ln887' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 413 [1/1] (0.69ns)   --->   "%D1_0_V = select i1 %icmp_ln887_13, i24 %lbuf_in2_V_load, i24 0" [./xf_resize_2.hpp:821]   --->   Operation 413 'select' 'D1_0_V' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 414 [1/1] (2.05ns)   --->   "br i1 %icmp_ln887_16, label %12, label %innerloop_end" [./xf_resize_2.hpp:821]   --->   Operation 414 'br' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8)> <Delay = 2.05>
ST_20 : Operation 415 [1/2] (3.25ns)   --->   "%D0_1_V = load i24* %lbuf_in1_V_addr_4, align 4" [./xf_resize_2.hpp:823]   --->   Operation 415 'load' 'D0_1_V' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8 & icmp_ln887_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 416 [1/2] (3.25ns)   --->   "%lbuf_in2_V_load_2 = load i24* %lbuf_in2_V_addr_3, align 4" [./xf_resize_2.hpp:824]   --->   Operation 416 'load' 'lbuf_in2_V_load_2' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8 & icmp_ln887_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 417 [1/1] (2.05ns)   --->   "br label %innerloop_end" [./xf_resize_2.hpp:825]   --->   Operation 417 'br' <Predicate = (!icmp_ln805 & and_ln887 & and_ln813 & icmp_ln879_8 & icmp_ln887_16)> <Delay = 2.05>
ST_20 : Operation 418 [1/1] (0.00ns)   --->   "%D1_V_1_0 = phi i24 [ %lbuf_in1_V_load_1, %13 ], [ %lbuf_in2_V_load_4, %16 ], [ %lbuf_in0_V_load_6, %17 ], [ %lbuf_in2_V_load_7, %20 ], [ %lbuf_in0_V_load_7, %21 ], [ %lbuf_in1_V_load_4, %23 ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv ], [ %lbuf_in2_V_load_2, %12 ], [ %lbuf_in0_V_load_4, %11 ], [ %lbuf_in1_V_load_3, %10 ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv ]" [./xf_resize_2.hpp:881]   --->   Operation 418 'phi' 'D1_V_1_0' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 419 [1/1] (0.00ns)   --->   "%D1_V_0_1 = phi i24 [ %D1_0_V_1, %13 ], [ %D1_0_V_1, %16 ], [ %D1_0_V_1, %17 ], [ %D1_0_V_1, %20 ], [ %D1_0_V_1, %21 ], [ %D1_0_V_1, %23 ], [ %D1_0_V_1, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv ], [ %D1_0_V, %12 ], [ %D1_0_V_2, %11 ], [ %D1_0_V_3, %10 ], [ %D1_0_V_3, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv ], [ %D1_0_V_2, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv ], [ %D1_0_V, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv ]"   --->   Operation 419 'phi' 'D1_V_0_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 420 [1/1] (0.00ns)   --->   "%D0_V_1_2 = phi i24 [ %D0_1_V_1, %13 ], [ %D0_1_V_1, %16 ], [ %D0_1_V_2, %17 ], [ %D0_1_V_2, %20 ], [ %D0_1_V_3, %21 ], [ %D0_1_V_3, %23 ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv ], [ %D0_1_V, %12 ], [ %D0_1_V_4, %11 ], [ %D0_1_V_5, %10 ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv ]"   --->   Operation 420 'phi' 'D0_V_1_2' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%D0_V_0_5 = phi i24 [ %D0_0_V_8, %13 ], [ %D0_0_V_8, %16 ], [ %D0_0_V_8, %17 ], [ %D0_0_V_8, %20 ], [ %D0_0_V_8, %21 ], [ %D0_0_V_8, %23 ], [ %D0_0_V_8, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv ], [ %select_ln887, %12 ], [ %select_ln887_6, %11 ], [ %select_ln887_8, %10 ], [ %select_ln887_8, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv ], [ %select_ln887_6, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv ], [ %select_ln887, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv ]"   --->   Operation 421 'phi' 'D0_V_0_5' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (0.00ns)   --->   "%line0_0_V_2_load = load i24* %line0_0_V_2" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 422 'load' 'line0_0_V_2_load' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "%line0_1_V_2_load = load i24* %line0_1_V_2" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 423 'load' 'line0_1_V_2_load' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%line0_2_V_2_load = load i24* %line0_2_V_2" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 424 'load' 'line0_2_V_2_load' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%line0_3_V_2_load = load i24* %line0_3_V_2" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 425 'load' 'line0_3_V_2_load' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%line1_0_V_2_load = load i24* %line1_0_V_2" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 426 'load' 'line1_0_V_2_load' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%line1_1_V_2_load = load i24* %line1_1_V_2" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 427 'load' 'line1_1_V_2_load' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 428 [1/1] (0.00ns)   --->   "%line1_2_V_2_load = load i24* %line1_2_V_2" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 428 'load' 'line1_2_V_2_load' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 429 [1/1] (0.00ns)   --->   "%line1_3_V_2_load = load i24* %line1_3_V_2" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 429 'load' 'line1_3_V_2_load' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 430 [1/1] (1.95ns)   --->   "%call_ret1 = call fastcc { i24, i24, i24, i24 } @xfExtractPixels(i24 %line0_0_V_2_load, i24 %line0_1_V_2_load, i24 %line0_2_V_2_load, i24 %line0_3_V_2_load, i24 %D0_V_0_5, i1 false)" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 430 'call' 'call_ret1' <Predicate = (!icmp_ln805)> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%line0_0_V = extractvalue { i24, i24, i24, i24 } %call_ret1, 0" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 431 'extractvalue' 'line0_0_V' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%line0_1_V = extractvalue { i24, i24, i24, i24 } %call_ret1, 1" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 432 'extractvalue' 'line0_1_V' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 433 [1/1] (0.00ns)   --->   "%line0_2_V = extractvalue { i24, i24, i24, i24 } %call_ret1, 2" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 433 'extractvalue' 'line0_2_V' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%line0_3_V = extractvalue { i24, i24, i24, i24 } %call_ret1, 3" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 434 'extractvalue' 'line0_3_V' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 435 [1/1] (1.95ns)   --->   "%call_ret = call fastcc { i24, i24, i24, i24 } @xfExtractPixels(i24 %line1_0_V_2_load, i24 %line1_1_V_2_load, i24 %line1_2_V_2_load, i24 %line1_3_V_2_load, i24 %D1_V_0_1, i1 false)" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 435 'call' 'call_ret' <Predicate = (!icmp_ln805)> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 436 [1/1] (0.00ns)   --->   "%line1_0_V = extractvalue { i24, i24, i24, i24 } %call_ret, 0" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 436 'extractvalue' 'line1_0_V' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 437 [1/1] (0.00ns)   --->   "%line1_1_V = extractvalue { i24, i24, i24, i24 } %call_ret, 1" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 437 'extractvalue' 'line1_1_V' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 438 [1/1] (0.00ns)   --->   "%line1_2_V = extractvalue { i24, i24, i24, i24 } %call_ret, 2" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 438 'extractvalue' 'line1_2_V' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%line1_3_V = extractvalue { i24, i24, i24, i24 } %call_ret, 3" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 439 'extractvalue' 'line1_3_V' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (1.95ns)   --->   "%call_ret2 = call fastcc { i24, i24, i24, i24 } @xfExtractPixels(i24 %line0_0_V, i24 %line0_1_V, i24 %line0_2_V, i24 %line0_3_V, i24 %D0_V_1_2, i1 true)" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 440 'call' 'call_ret2' <Predicate = (!icmp_ln805)> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 441 [1/1] (0.00ns)   --->   "%line0_0_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret2, 0" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 441 'extractvalue' 'line0_0_V_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 442 [1/1] (0.00ns)   --->   "%line0_1_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret2, 1" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 442 'extractvalue' 'line0_1_V_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 443 [1/1] (0.00ns)   --->   "%line0_2_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret2, 2" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 443 'extractvalue' 'line0_2_V_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 444 [1/1] (0.00ns)   --->   "%line0_3_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret2, 3" [./xf_resize_2.hpp:582->./xf_resize_2.hpp:909]   --->   Operation 444 'extractvalue' 'line0_3_V_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 445 [1/1] (1.95ns)   --->   "%call_ret3 = call fastcc { i24, i24, i24, i24 } @xfExtractPixels(i24 %line1_0_V, i24 %line1_1_V, i24 %line1_2_V, i24 %line1_3_V, i24 %D1_V_1_0, i1 true)" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 445 'call' 'call_ret3' <Predicate = (!icmp_ln805)> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 446 [1/1] (0.00ns)   --->   "%line1_0_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret3, 0" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 446 'extractvalue' 'line1_0_V_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 447 [1/1] (0.00ns)   --->   "%line1_1_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret3, 1" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 447 'extractvalue' 'line1_1_V_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%line1_2_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret3, 2" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 448 'extractvalue' 'line1_2_V_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%line1_3_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret3, 3" [./xf_resize_2.hpp:583->./xf_resize_2.hpp:909]   --->   Operation 449 'extractvalue' 'line1_3_V_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i24 %line0_0_V_1 to i8" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 450 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln681_1 = trunc i24 %line0_1_V_1 to i8" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 451 'trunc' 'trunc_ln681_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln681_2 = trunc i24 %line1_0_V_1 to i8" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 452 'trunc' 'trunc_ln681_2' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln681_3 = trunc i24 %line1_1_V_1 to i8" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 453 'trunc' 'trunc_ln681_3' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 454 [1/2] (3.25ns)   --->   "%Hweight_load = load i32* %Hweight_addr_2, align 4" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 454 'load' 'Hweight_load' <Predicate = (!icmp_ln805)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 720> <RAM>
ST_20 : Operation 455 [1/1] (21.6ns)   --->   "%Pixels = call fastcc i8 @CoreProcessUpArea_2(i8 %trunc_ln681, i8 %trunc_ln681_1, i8 %trunc_ln681_2, i8 %trunc_ln681_3, i32 %Hweight_load, i32 %Yweight)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 455 'call' 'Pixels' <Predicate = (!icmp_ln805)> <Delay = 21.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 456 [1/1] (0.00ns)   --->   "%p_Result_i_i23_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line0_0_V_1, i32 8, i32 15)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 456 'partselect' 'p_Result_i_i23_0_0_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 457 [1/1] (0.00ns)   --->   "%p_Result_i_i16_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line0_1_V_1, i32 8, i32 15)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 457 'partselect' 'p_Result_i_i16_0_0_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_i_i9_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line1_0_V_1, i32 8, i32 15)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 458 'partselect' 'p_Result_i_i9_0_0_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 459 [1/1] (0.00ns)   --->   "%p_Result_i_i_0_0_i_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line1_1_V_1, i32 8, i32 15)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 459 'partselect' 'p_Result_i_i_0_0_i_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 460 [1/1] (21.6ns)   --->   "%Pixels_0_1 = call fastcc i8 @CoreProcessUpArea_2(i8 %p_Result_i_i23_0_0_1, i8 %p_Result_i_i16_0_0_1, i8 %p_Result_i_i9_0_0_1, i8 %p_Result_i_i_0_0_i_1, i32 %Hweight_load, i32 %Yweight)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 460 'call' 'Pixels_0_1' <Predicate = (!icmp_ln805)> <Delay = 21.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_i_i23_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line0_0_V_1, i32 16, i32 23)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 461 'partselect' 'p_Result_i_i23_0_0_2' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 462 [1/1] (0.00ns)   --->   "%p_Result_i_i16_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line0_1_V_1, i32 16, i32 23)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 462 'partselect' 'p_Result_i_i16_0_0_2' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 463 [1/1] (0.00ns)   --->   "%p_Result_i_i9_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line1_0_V_1, i32 16, i32 23)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 463 'partselect' 'p_Result_i_i9_0_0_2' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 464 [1/1] (0.00ns)   --->   "%p_Result_i_i_0_0_i_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line1_1_V_1, i32 16, i32 23)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 464 'partselect' 'p_Result_i_i_0_0_i_2' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 465 [1/1] (21.6ns)   --->   "%Pixels_0_2 = call fastcc i8 @CoreProcessUpArea_2(i8 %p_Result_i_i23_0_0_2, i8 %p_Result_i_i16_0_0_2, i8 %p_Result_i_i9_0_0_2, i8 %p_Result_i_i_0_0_i_2, i32 %Hweight_load, i32 %Yweight)" [./xf_resize_2.hpp:606->./xf_resize_2.hpp:909]   --->   Operation 465 'call' 'Pixels_0_2' <Predicate = (!icmp_ln805)> <Delay = 21.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 466 [1/1] (0.00ns)   --->   "%op2_V_read_assign = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %Pixels_0_2, i8 %Pixels_0_1, i8 %Pixels)" [./xf_resize_2.hpp:607->./xf_resize_2.hpp:909]   --->   Operation 466 'bitconcatenate' 'op2_V_read_assign' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 467 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %resize_out_data_V, i24 %op2_V_read_assign)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->./xf_resize_2.hpp:910]   --->   Operation 467 'write' <Predicate = (!icmp_ln805)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_20 : Operation 468 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str69, i32 %tmp_7)" [./xf_resize_2.hpp:911]   --->   Operation 468 'specregionend' 'empty_94' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 469 [1/1] (0.00ns)   --->   "store i24 %line1_3_V_1, i24* %line1_3_V_2" [./xf_resize_2.hpp:805]   --->   Operation 469 'store' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 470 [1/1] (0.00ns)   --->   "store i24 %line1_2_V_1, i24* %line1_2_V_2" [./xf_resize_2.hpp:805]   --->   Operation 470 'store' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 471 [1/1] (0.00ns)   --->   "store i24 %line1_1_V_1, i24* %line1_1_V_2" [./xf_resize_2.hpp:805]   --->   Operation 471 'store' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 472 [1/1] (0.00ns)   --->   "store i24 %line1_0_V_1, i24* %line1_0_V_2" [./xf_resize_2.hpp:805]   --->   Operation 472 'store' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 473 [1/1] (0.00ns)   --->   "store i24 %line0_3_V_1, i24* %line0_3_V_2" [./xf_resize_2.hpp:805]   --->   Operation 473 'store' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 474 [1/1] (0.00ns)   --->   "store i24 %line0_2_V_1, i24* %line0_2_V_2" [./xf_resize_2.hpp:805]   --->   Operation 474 'store' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 475 [1/1] (0.00ns)   --->   "store i24 %line0_1_V_1, i24* %line0_1_V_2" [./xf_resize_2.hpp:805]   --->   Operation 475 'store' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 476 [1/1] (0.00ns)   --->   "store i24 %line0_0_V_1, i24* %line0_0_V_2" [./xf_resize_2.hpp:805]   --->   Operation 476 'store' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_20 : Operation 477 [1/1] (0.00ns)   --->   "br label %6" [./xf_resize_2.hpp:805]   --->   Operation 477 'br' <Predicate = (!icmp_ln805)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 2.19>
ST_21 : Operation 478 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str68, i32 %tmp_6)" [./xf_resize_2.hpp:912]   --->   Operation 478 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 479 [1/1] (2.19ns)   --->   "%add_ln748 = add i20 %indvars_iv, 1280" [./xf_resize_2.hpp:748]   --->   Operation 479 'add' 'add_ln748' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 480 [1/1] (0.00ns)   --->   "br label %5" [./xf_resize_2.hpp:748]   --->   Operation 480 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 6.35ns
The critical path consists of the following:
	'call' operation ('tmp', ./xf_resize_2.hpp:662) to 'xFUDivAreaUp_2' [13]  (6.35 ns)

 <State 2>: 6.35ns
The critical path consists of the following:
	'call' operation ('tmp_s', ./xf_resize_2.hpp:663) to 'xFUDivAreaUp_2' [14]  (6.35 ns)

 <State 3>: 6.35ns
The critical path consists of the following:
	'call' operation ('inv_Xscale', ./xf_resize_2.hpp:664) to 'xFUDivAreaUp_2' [15]  (6.35 ns)

 <State 4>: 6.35ns
The critical path consists of the following:
	'call' operation ('inv_Yscale', ./xf_resize_2.hpp:665) to 'xFUDivAreaUp_2' [16]  (6.35 ns)

 <State 5>: 4.49ns
The critical path consists of the following:
	'call' operation ('inv_Yscale', ./xf_resize_2.hpp:665) to 'xFUDivAreaUp_2' [16]  (4.49 ns)

 <State 6>: 19.7ns
The critical path consists of the following:
	'phi' operation ('phi_mul', ./xf_resize_2.hpp:673) with incoming values : ('add_ln673_1', ./xf_resize_2.hpp:673) [23]  (0 ns)
	'add' operation ('add_ln673', ./xf_resize_2.hpp:673) [34]  (2.96 ns)
	'add' operation ('ret.V', ./xf_resize_2.hpp:674) [40]  (1.64 ns)
	'mul' operation ('mul_ln544', ./xf_resize_2.hpp:674) [42]  (8.69 ns)
	'sub' operation ('Xtemp', ./xf_resize_2.hpp:674) [44]  (3.16 ns)
	'store' operation ('store_ln678', ./xf_resize_2.hpp:678) of variable 'trunc_ln678', ./xf_resize_2.hpp:678 on array 'Hweight', ./xf_resize_2.hpp:640 [50]  (3.25 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x.V') with incoming values : ('x.V', ./xf_resize_2.hpp:704) [67]  (1.77 ns)

 <State 8>: 20.4ns
The critical path consists of the following:
	'phi' operation ('phi_mul474', ./xf_resize_2.hpp:709) with incoming values : ('add_ln709_1', ./xf_resize_2.hpp:709) [68]  (0 ns)
	'add' operation ('add_ln709', ./xf_resize_2.hpp:709) [79]  (2.93 ns)
	'add' operation ('ret.V', ./xf_resize_2.hpp:710) [85]  (1.73 ns)
	'mul' operation ('mul_ln544_1', ./xf_resize_2.hpp:710) [87]  (8.69 ns)
	'sub' operation ('Ytemp', ./xf_resize_2.hpp:710) [89]  (3.13 ns)
	'select' operation ('select_ln714', ./xf_resize_2.hpp:714) [95]  (0.698 ns)
	'store' operation ('store_ln714', ./xf_resize_2.hpp:714) of variable 'select_ln714', ./xf_resize_2.hpp:714 on array 'Vweight', ./xf_resize_2.hpp:640 [97]  (3.25 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x.V') with incoming values : ('x.V', ./xf_resize_2.hpp:733) [113]  (1.77 ns)

 <State 10>: 1.82ns
The critical path consists of the following:
	'phi' operation ('x.V') with incoming values : ('x.V', ./xf_resize_2.hpp:733) [113]  (0 ns)
	'add' operation ('x.V', ./xf_resize_2.hpp:733) [116]  (1.82 ns)

 <State 11>: 6.89ns
The critical path consists of the following:
	fifo read on port 'stream_in_data_V' (D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_resize_2.hpp:736) [123]  (3.63 ns)
	'store' operation ('store_ln737', ./xf_resize_2.hpp:737) of variable 'tmp_in.V', D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_resize_2.hpp:736 on array 'lbuf_in0.V', ./xf_resize_2.hpp:632 [126]  (3.25 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x.V') with incoming values : ('x.V', ./xf_resize_2.hpp:740) [132]  (1.77 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	'phi' operation ('read_index') with incoming values : ('read_index', ./xf_resize_2.hpp:743) [133]  (0 ns)
	'icmp' operation ('icmp_ln740', ./xf_resize_2.hpp:740) [134]  (2.43 ns)

 <State 14>: 6.89ns
The critical path consists of the following:
	fifo read on port 'stream_in_data_V' (D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_resize_2.hpp:743) [142]  (3.63 ns)
	'store' operation ('store_ln744', ./xf_resize_2.hpp:744) of variable 'tmp_in.V', D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_resize_2.hpp:743 on array 'lbuf_in1.V', ./xf_resize_2.hpp:633 [145]  (3.25 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv', ./xf_resize_2.hpp:748) with incoming values : ('add_ln748', ./xf_resize_2.hpp:748) [159]  (1.77 ns)

 <State 16>: 5.31ns
The critical path consists of the following:
	'phi' operation ('out_j.V') with incoming values : ('out_j.V', ./xf_resize_2.hpp:789) [167]  (0 ns)
	'add' operation ('out_j.V', ./xf_resize_2.hpp:765) [184]  (2.08 ns)
	'select' operation ('out_j.V', ./xf_resize_2.hpp:789) [188]  (0.805 ns)
	'icmp' operation ('icmp_ln887_12', ./xf_resize_2.hpp:813) [233]  (2.43 ns)

 <State 17>: 12.2ns
The critical path consists of the following:
	'load' operation ('Yoffset.V', ./xf_resize_2.hpp:767) on array 'Voffset.V', ./xf_resize_2.hpp:635 [191]  (3.25 ns)
	'add' operation ('ret.V', ./xf_resize_2.hpp:770) [197]  (1.68 ns)
	'icmp' operation ('icmp_ln879_3', ./xf_resize_2.hpp:770) [199]  (2.43 ns)
	'and' operation ('and_ln879', ./xf_resize_2.hpp:776) [207]  (0.978 ns)
	'or' operation ('empty_93', ./xf_resize_2.hpp:776) [218]  (0.978 ns)
	'select' operation ('p_01010_3', ./xf_resize_2.hpp:776) [222]  (0.993 ns)
	'icmp' operation ('icmp_ln879_11', ./xf_resize_2.hpp:880) [237]  (0.959 ns)
	'xor' operation ('xor_ln879_2', ./xf_resize_2.hpp:880) [240]  (0.978 ns)

 <State 18>: 3.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln805', ./xf_resize_2.hpp:805) [249]  (2.44 ns)
	blocking operation 0.978 ns on control path)

 <State 19>: 8.19ns
The critical path consists of the following:
	'load' operation ('block_start.V', ./xf_resize_2.hpp:811) on array 'Hoffset.V', ./xf_resize_2.hpp:635 [259]  (3.25 ns)
	'add' operation ('add_ln1353_5', ./xf_resize_2.hpp:875) [294]  (1.68 ns)
	'getelementptr' operation ('lbuf_in2_V_addr_8', ./xf_resize_2.hpp:891) [319]  (0 ns)
	'load' operation ('lbuf_in2_V_load_7', ./xf_resize_2.hpp:891) on array 'lbuf_in2.V', ./xf_resize_2.hpp:634 [320]  (3.25 ns)

 <State 20>: 36.8ns
The critical path consists of the following:
	'load' operation ('D0[0].V', ./xf_resize_2.hpp:879) on array 'lbuf_in0.V', ./xf_resize_2.hpp:632 [270]  (3.25 ns)
	'select' operation ('D0[0].V', ./xf_resize_2.hpp:880) [279]  (0.978 ns)
	'select' operation ('D0[0].V', ./xf_resize_2.hpp:888) [283]  (0 ns)
	'select' operation ('D0[0].V', ./xf_resize_2.hpp:888) [285]  (0.694 ns)
	'select' operation ('D0[0].V', ./xf_resize_2.hpp:888) [287]  (0 ns)
	'select' operation ('D0[0].V', ./xf_resize_2.hpp:875) [288]  (0.694 ns)
	multiplexor before 'phi' operation ('D0[0].V') with incoming values : ('D0[0].V', ./xf_resize_2.hpp:875) ('select_ln887_8', ./xf_resize_2.hpp:857) ('select_ln887_6', ./xf_resize_2.hpp:839) ('select_ln887', ./xf_resize_2.hpp:821) [410]  (2.05 ns)
	'phi' operation ('D0[0].V') with incoming values : ('D0[0].V', ./xf_resize_2.hpp:875) ('select_ln887_8', ./xf_resize_2.hpp:857) ('select_ln887_6', ./xf_resize_2.hpp:839) ('select_ln887', ./xf_resize_2.hpp:821) [410]  (0 ns)
	'call' operation ('call_ret1', ./xf_resize_2.hpp:582->./xf_resize_2.hpp:909) to 'xfExtractPixels' [419]  (1.96 ns)
	'call' operation ('call_ret2', ./xf_resize_2.hpp:582->./xf_resize_2.hpp:909) to 'xfExtractPixels' [429]  (1.96 ns)
	'call' operation ('Pixels_0_2', ./xf_resize_2.hpp:606->./xf_resize_2.hpp:909) to 'CoreProcessUpArea_2' [455]  (21.6 ns)
	fifo write on port 'resize_out_data_V' (D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->./xf_resize_2.hpp:910) [458]  (3.63 ns)

 <State 21>: 2.2ns
The critical path consists of the following:
	'add' operation ('add_ln748', ./xf_resize_2.hpp:748) [471]  (2.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
