[01/23 23:58:30     0s] 
[01/23 23:58:30     0s] Cadence Innovus(TM) Implementation System.
[01/23 23:58:30     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/23 23:58:30     0s] 
[01/23 23:58:30     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[01/23 23:58:30     0s] Options:	-common_ui 
[01/23 23:58:30     0s] Date:		Mon Jan 23 23:58:30 2023
[01/23 23:58:30     0s] Host:		pgmicro01 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[01/23 23:58:30     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/23 23:58:30     0s] 
[01/23 23:58:30     0s] License:
[01/23 23:58:30     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[01/23 23:58:30     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/23 23:58:43    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[01/23 23:58:43    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[01/23 23:58:43    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[01/23 23:58:43    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[01/23 23:58:43    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[01/23 23:58:43    11s] @(#)CDS: CPE v15.20-p002
[01/23 23:58:43    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[01/23 23:58:43    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[01/23 23:58:43    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[01/23 23:58:43    11s] @(#)CDS: RCDB 11.6
[01/23 23:58:43    11s] --- Running on pgmicro01 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[01/23 23:58:43    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_45245_pgmicro01_felipe.bertoglio_jmFViE.

[01/23 23:58:43    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_45245_pgmicro01_felipe.bertoglio_jmFViE.
[01/23 23:58:43    11s] 
[01/23 23:58:44    12s] 
[01/23 23:58:44    12s] **INFO:  MMMC transition support version v31-84 
[01/23 23:58:44    12s] 
[01/23 23:58:45    13s] Loading fill procedures ...
[01/23 23:58:46    14s] [DEV]innovus 1> eval_legacy {source minimips_floor01}
exclude_path_collection 0
[01/23 23:59:49    26s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[01/23 23:59:49    26s] 
[01/23 23:59:49    26s] Loading LEF file /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/libs/lef/xc018m6_FE.lef ...
[01/23 23:59:49    26s] 
[01/23 23:59:49    26s] Loading LEF file /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/libs/lef/D_CELLS.lef ...
[01/23 23:59:49    26s] Set DBUPerIGU to M2 pitch 630.
[01/23 23:59:49    27s] 
[01/23 23:59:49    27s] Loading LEF file /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/libs/lef/IO_CELLS_5V.lef ...
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-200' for more detail.
[01/23 23:59:50    28s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[01/23 23:59:50    28s] To increase the message display limit, refer to the product command reference manual.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/23 23:59:50    28s] Type 'man IMPLF-201' for more detail.
[01/23 23:59:50    28s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[01/23 23:59:50    28s] To increase the message display limit, refer to the product command reference manual.
[01/23 23:59:50    28s] 
[01/23 23:59:50    28s] viaInitial starts at Mon Jan 23 23:59:50 2023
[01/23 23:59:50    28s] viaInitial ends at Mon Jan 23 23:59:50 2023
[01/23 23:59:50    28s] Loading view definition file from /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/viewDefinition.tcl
[01/23 23:59:50    28s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib' ...
[01/23 23:59:53    31s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[01/23 23:59:53    31s] Read 811 cells in library 'D_CELLS_MOSST_typ_1_80V_25C' 
[01/23 23:59:53    31s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib' ...
[01/23 23:59:55    32s] Read 414 cells in library 'IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C' 
[01/23 23:59:55    32s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.54min, fe_real=1.42min, fe_mem=565.3M) ***
[01/23 23:59:55    32s] *** Begin netlist parsing (mem=565.3M) ***
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[01/23 23:59:55    32s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[01/23 23:59:55    32s] To increase the message display limit, refer to the product command reference manual.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/23 23:59:55    32s] Created 1225 new cells from 2 timing libraries.
[01/23 23:59:55    32s] Reading netlist ...
[01/23 23:59:55    32s] Backslashed names will retain backslash and a trailing blank character.
[01/23 23:59:55    33s] Reading verilog netlist '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/minimips.v.gz'
[01/23 23:59:55    33s] 
[01/23 23:59:55    33s] *** Memory Usage v#1 (Current mem = 565.301M, initial mem = 173.848M) ***
[01/23 23:59:55    33s] *** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=565.3M) ***
[01/23 23:59:55    33s] Top level cell is minimips.
[01/23 23:59:55    33s] ** Removed 1 unused lib cells.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/23 23:59:56    33s] Type 'man IMPTS-282' for more detail.
[01/23 23:59:56    33s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[01/23 23:59:56    33s] To increase the message display limit, refer to the product command reference manual.
[01/23 23:59:56    34s] Hooked 1224 DB cells to tlib cells.
[01/23 23:59:56    34s] Starting recursive module instantiation check.
[01/23 23:59:56    34s] No recursion found.
[01/23 23:59:56    34s] Building hierarchical netlist for Cell minimips ...
[01/23 23:59:56    34s] *** Netlist is unique.
[01/23 23:59:56    34s] ** info: there are 1281 modules.
[01/23 23:59:56    34s] ** info: there are 22971 stdCell insts.
[01/23 23:59:56    34s] 
[01/23 23:59:56    34s] *** Memory Usage v#1 (Current mem = 613.559M, initial mem = 173.848M) ***
[01/23 23:59:56    34s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/23 23:59:56    34s] Type 'man IMPFP-3961' for more detail.
[01/23 23:59:56    34s] Set Default Net Delay as 1000 ps.
[01/23 23:59:56    34s] Set Default Net Load as 0.5 pF. 
[01/23 23:59:56    34s] Set Default Input Pin Transition as 0.1 ps.
[01/23 23:59:56    34s] Loading preference file /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/gui.pref.tcl ...
[01/23 23:59:56    34s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/23 23:59:56    34s] Reading Capacitance Table File /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/libs/mmmc/xc018m6_typ.capTbl ...
[01/23 23:59:56    34s] Cap table was created using Encounter 07.10-s219_1.
[01/23 23:59:56    34s] Process name: xc018m6_typ.
[01/23 23:59:56    34s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[01/23 23:59:56    34s] Type 'man IMPEXT-2773' for more detail.
[01/23 23:59:56    34s] Importing multi-corner RC tables ... 
[01/23 23:59:56    34s] Summary of Active RC-Corners : 
[01/23 23:59:56    34s]  
[01/23 23:59:56    34s]  Analysis View: default_emulate_view
[01/23 23:59:56    34s]     RC-Corner Name        : default_emulate_rc_corner
[01/23 23:59:56    34s]     RC-Corner Index       : 0
[01/23 23:59:56    34s]     RC-Corner Temperature : 25 Celsius
[01/23 23:59:56    34s]     RC-Corner Cap Table   : '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/libs/mmmc/xc018m6_typ.capTbl'
[01/23 23:59:56    34s]     RC-Corner PreRoute Res Factor         : 1
[01/23 23:59:56    34s]     RC-Corner PreRoute Cap Factor         : 1
[01/23 23:59:56    34s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/23 23:59:56    34s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/23 23:59:56    34s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/23 23:59:56    34s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/23 23:59:56    34s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/23 23:59:56    34s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[01/23 23:59:56    34s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[01/23 23:59:56    34s] *Info: initialize multi-corner CTS.
[01/23 23:59:56    34s] Reading timing constraints file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/libs/mmmc/minimips.default_emulate_constraint_mode.sdc' ...
[01/23 23:59:56    34s] Current (total cpu=0:00:33.9, real=0:01:26, peak res=354.9M, current mem=727.2M)
[01/23 23:59:57    34s] minimips
[01/23 23:59:57    34s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/libs/mmmc/minimips.default_emulate_constraint_mode.sdc, Line 7263).
[01/23 23:59:57    34s] 
[01/23 23:59:57    34s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/libs/mmmc/minimips.default_emulate_constraint_mode.sdc, Line 7264).
[01/23 23:59:57    34s] 
[01/23 23:59:57    34s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/libs/mmmc/minimips.default_emulate_constraint_mode.sdc, Line 7265).
[01/23 23:59:57    34s] 
[01/23 23:59:57    35s] Number of path exceptions in the constraint file = 1
[01/23 23:59:57    35s] Number of paths exceptions after getting compressed = 1
[01/23 23:59:57    35s] INFO (CTE): Reading of timing constraints file /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/libs/mmmc/minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[01/23 23:59:57    35s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=373.1M, current mem=746.5M)
[01/23 23:59:57    35s] Current (total cpu=0:00:34.1, real=0:01:27, peak res=373.1M, current mem=746.5M)
[01/23 23:59:57    35s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[01/23 23:59:57    35s] Summary for sequential cells idenfication: 
[01/23 23:59:57    35s] Identified SBFF number: 128
[01/23 23:59:57    35s] Identified MBFF number: 0
[01/23 23:59:57    35s] Not identified SBFF number: 0
[01/23 23:59:57    35s] Not identified MBFF number: 0
[01/23 23:59:57    35s] Number of sequential cells which are not FFs: 106
[01/23 23:59:57    35s] 
[01/23 23:59:57    35s] Total number of combinational cells: 511
[01/23 23:59:57    35s] Total number of sequential cells: 234
[01/23 23:59:57    35s] Total number of tristate cells: 64
[01/23 23:59:57    35s] Total number of level shifter cells: 0
[01/23 23:59:57    35s] Total number of power gating cells: 0
[01/23 23:59:57    35s] Total number of isolation cells: 0
[01/23 23:59:57    35s] Total number of power switch cells: 0
[01/23 23:59:57    35s] Total number of pulse generator cells: 0
[01/23 23:59:57    35s] Total number of always on buffers: 0
[01/23 23:59:57    35s] Total number of retention cells: 0
[01/23 23:59:57    35s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[01/23 23:59:57    35s] Total number of usable buffers: 10
[01/23 23:59:57    35s] List of unusable buffers:
[01/23 23:59:57    35s] Total number of unusable buffers: 0
[01/23 23:59:57    35s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[01/23 23:59:57    35s] Total number of usable inverters: 13
[01/23 23:59:57    35s] List of unusable inverters:
[01/23 23:59:57    35s] Total number of unusable inverters: 0
[01/23 23:59:57    35s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[01/23 23:59:57    35s] Total number of identified usable delay cells: 14
[01/23 23:59:57    35s] List of identified unusable delay cells:
[01/23 23:59:57    35s] Total number of identified unusable delay cells: 0
[01/23 23:59:57    35s] Reading floorplan file - /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/minimips.fp.gz (mem = 752.5M).
[01/23 23:59:57    35s] *info: reset 23636 existing net BottomPreferredLayer and AvoidDetour
[01/23 23:59:57    35s] Deleting old partition specification.
[01/23 23:59:57    35s]  ... processed partition successfully.
[01/23 23:59:57    35s] Extracting standard cell pins and blockage ...... 
[01/23 23:59:57    35s] Pin and blockage extraction finished
[01/23 23:59:57    35s] Delete all existing relative floorplan constraints.
[01/23 23:59:57    35s] *** End loading floorplan (cpu = 0:00:00.1, mem = 752.5M) ***
[01/23 23:59:57    35s] Reading placement file - /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/minimips.place.gz.
[01/23 23:59:57    35s] ** Reading stdCellPlacement "/home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/minimips.place.gz" ...
[01/23 23:59:57    35s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=752.5M) ***
[01/23 23:59:57    35s] Total net length = 4.699e+01 (2.350e+01 2.350e+01) (ext = 1.400e-01)
[01/23 23:59:57    35s] Reading routing file - /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/minimips.route.gz.
[01/23 23:59:57    35s] Reading Innovus routing data (Created by Innovus v15.20-p005_1 on Mon Jan 23 23:50:17 2023 Format: 15.2) ...
[01/23 23:59:57    35s] *** Total 23502 nets are successfully restored.
[01/23 23:59:57    35s] *** Completed restoreRoute (cpu=0:00:00.1 real=0:00:00.0 mem=752.5M) ***
[01/23 23:59:57    35s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[01/23 23:59:57    35s] source /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis/minimips_floor01.dat/minimips_power_constraints.tcl
[01/23 23:59:57    35s] 
[01/23 23:59:57    35s] *** Summary of all messages that are not suppressed in this session:
[01/23 23:59:57    35s] Severity  ID               Count  Summary                                  
[01/23 23:59:57    35s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/23 23:59:57    35s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/23 23:59:57    35s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[01/23 23:59:57    35s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[01/23 23:59:57    35s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[01/23 23:59:57    35s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[01/23 23:59:57    35s] *** Message Summary: 2448 warning(s), 0 error(s)
[01/23 23:59:57    35s] 
[01/23 23:59:57    35s] 3
[01/23 23:59:57    35s] [DEV]innovus 2> source physical/2_power_plan.tcl 

[01/24 00:02:25    64s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[01/24 00:02:25    64s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[01/24 00:02:25    64s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/24 00:02:25    64s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command add_io_fillers to fill gaps among cells before add_rings.
[01/24 00:02:25    64s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 937.5M) ***
[01/24 00:02:25    64s] *** Begin SPECIAL ROUTE on Tue Jan 24 00:02:25 2023 ***
[01/24 00:02:25    64s] SPECIAL ROUTE ran on directory: /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis
[01/24 00:02:25    64s] SPECIAL ROUTE ran on machine: pgmicro01 (Linux 3.10.0-1160.6.1.el7.x86_64 Xeon 1.28Ghz)
[01/24 00:02:25    64s] 
[01/24 00:02:25    64s] Begin option processing ...
[01/24 00:02:25    64s] srouteConnectPowerBump set to false
[01/24 00:02:25    64s] routeSelectNet set to "gnd vdd"
[01/24 00:02:25    64s] routeSpecial set to true
[01/24 00:02:25    64s] srouteBlockPin set to "useLef"
[01/24 00:02:25    64s] srouteBottomLayerLimit set to 1
[01/24 00:02:25    64s] srouteBottomTargetLayerLimit set to 1
[01/24 00:02:25    64s] srouteConnectConverterPin set to false
[01/24 00:02:25    64s] srouteCrossoverViaBottomLayer set to 1
[01/24 00:02:25    64s] srouteCrossoverViaTopLayer set to 6
[01/24 00:02:25    64s] srouteFollowCorePinEnd set to 3
[01/24 00:02:25    64s] srouteJogControl set to "preferWithChanges differentLayer"
[01/24 00:02:25    64s] sroutePadPinAllPorts set to true
[01/24 00:02:25    64s] sroutePreserveExistingRoutes set to true
[01/24 00:02:25    64s] srouteRoutePowerBarPortOnBothDir set to true
[01/24 00:02:25    64s] srouteStopBlockPin set to "nearestTarget"
[01/24 00:02:25    64s] srouteTopLayerLimit set to 6
[01/24 00:02:25    64s] srouteTopTargetLayerLimit set to 6
[01/24 00:02:25    64s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1561.00 megs.
[01/24 00:02:25    64s] 
[01/24 00:02:25    64s] Reading DB technology information...
[01/24 00:02:25    64s] Finished reading DB technology information.
[01/24 00:02:25    64s] Reading floorplan and netlist information...
[01/24 00:02:26    64s] Finished reading floorplan and netlist information.
[01/24 00:02:26    65s] Read in 12 layers, 6 routing layers, 1 overlap layer
[01/24 00:02:26    65s] Read in 825 macros, 196 used
[01/24 00:02:26    65s] Read in 188 components
[01/24 00:02:26    65s]   188 core components: 188 unplaced, 0 placed, 0 fixed
[01/24 00:02:26    65s] Read in 70 logical pins
[01/24 00:02:26    65s] Read in 70 nets
[01/24 00:02:26    65s] Read in 7 special nets
[01/24 00:02:26    65s] 2 nets selected.
[01/24 00:02:26    65s] 
[01/24 00:02:26    65s] Begin power routing ...
[01/24 00:02:26    65s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:02:26    65s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/24 00:02:26    65s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[01/24 00:02:26    65s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/24 00:02:26    65s] Type 'man IMPSR-1256' for more detail.
[01/24 00:02:26    65s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 00:02:26    65s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:02:26    65s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/24 00:02:26    65s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[01/24 00:02:26    65s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/24 00:02:26    65s] Type 'man IMPSR-1256' for more detail.
[01/24 00:02:26    65s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 00:02:26    65s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:02:26    65s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:02:26    65s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:02:26    65s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:02:26    65s] CPU time for FollowPin 0 seconds
[01/24 00:02:26    65s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:02:26    65s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:02:26    65s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:02:26    65s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:02:26    65s] CPU time for FollowPin 0 seconds
[01/24 00:02:26    65s]   Number of IO ports routed: 0
[01/24 00:02:26    65s]   Number of Block ports routed: 0
[01/24 00:02:26    65s]   Number of Stripe ports routed: 0
[01/24 00:02:26    65s]   Number of Core ports routed: 0  open: 172
[01/24 00:02:26    65s]   Number of Pad ports routed: 0
[01/24 00:02:26    65s]   Number of Power Bump ports routed: 0
[01/24 00:02:26    65s]   Number of Followpin connections: 172
[01/24 00:02:26    65s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1573.00 megs.
[01/24 00:02:26    65s] 
[01/24 00:02:26    65s] 
[01/24 00:02:26    65s] 
[01/24 00:02:26    65s]  Begin updating DB with routing results ...
[01/24 00:02:26    65s]  Updating DB with 33 via definition ...
[01/24 00:02:26    65s] sroute: Total CPU time used = 0:0:0
[01/24 00:02:26    65s] sroute: Total Real time used = 0:0:1
[01/24 00:02:26    65s] sroute: Total Memory used = 45.31 megs
[01/24 00:02:26    65s] sroute: Total Peak Memory used = 982.82 megs
[01/24 00:02:26    65s] **ERROR: (IMPSP-9048):	Cell 'HS65_GS_FILLERNPWPFP3' does not exist.
[01/24 00:02:26    65s] 
[01/24 00:02:26    65s] [DEV]innovus 3> delete_global_net_connections
[DEV]innovus 4> connect_globalconnect_global_net vdd -type tie_hi -inst_base_name *
_net vdd -type tie_hi -inst_base_name *
[01/24 00:05:26   101s] [DEV]innovus 5> connect_global_net gnd -type tie_lo -inst_base_name *connect_global_net gnd -type tie_lo -inst_base_name *
[DEV]innovus 6> add_rings -spacing 0.25 -width 0.5 -layer {top M1 bottom M1 left M2 right M2} -jog_distance 2.5 -offset 1.5 -nets {gnd vdd} -threshold 2.5

[01/24 00:05:46   105s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[01/24 00:05:46   105s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[01/24 00:05:46   105s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/24 00:05:46   105s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command add_io_fillers to fill gaps among cells before add_rings.
[01/24 00:05:46   105s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 982.8M) ***
[01/24 00:05:46   105s] [DEV]innovus 7>  -width 0.44 -spacing 0.46 -offset 0.315
 -width 0.44 -spacing 0.46 -offset 0.315
[01/24 00:05:46   105s] invalid command name "-width"
[01/24 00:05:46   105s] [DEV]innovus 8> add_rings -spacing 0.25 -width 0.5 -layer {top M1 bottom M1 left M2 right M2} -jog_distance 2.5 -offset 1.5 -nets {gnd vdd} -threshold 2.5

[01/24 00:06:13   110s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[01/24 00:06:13   110s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[01/24 00:06:13   110s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/24 00:06:13   110s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command add_io_fillers to fill gaps among cells before add_rings.
[01/24 00:06:13   110s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 982.8M) ***
[01/24 00:06:13   110s] [DEV]innovus 9> add_rings -spacing 0.25 -width 0.5 -layer {top M1 bottom M1 left M2 right M2} -jog_distance 2.5 -offset 1.5 -nets {gnd vdd} -threshold 2.5 -width 0.44 -spacing 0.46 -offset 0.315

[01/24 00:06:41   115s] Usage: add_rings [-help]
[01/24 00:06:41   115s]                  [-around {each_block each_reef power_domain default_power_domain selected cluster shared_cluster user_defined}]
[01/24 00:06:41   115s]                  [-center <0|1>] [-exclude_selected <0|1>]
[01/24 00:06:41   115s]                  [-extend_corner {tl tr bl br lt lb rt rb}] [-follow {core io}]
[01/24 00:06:41   115s]                  [-jog_distance <real_value>] -nets <name-or-value>
[01/24 00:06:41   115s]                  [-offset_adjustment {automatic fixed}] [-rectangle <0|1>]
[01/24 00:06:41   115s]                  [-skip_side {top bottom left right}]
[01/24 00:06:41   115s]                  [-snap_wire_center_to_grid {none grid half_grid either}]
[01/24 00:06:41   115s]                  [-threshold {value|auto}] [-type {core_rings block_rings}]
[01/24 00:06:41   115s]                  [-uda <subclass_string>] [-use_interleaving_wire_group <0|1>]
[01/24 00:06:41   115s]                  [-use_wire_group <0|1>] [-use_wire_group_bits <value>]
[01/24 00:06:41   115s]                  [-use_wire_group_reinforcement <0|1>]
[01/24 00:06:41   115s]                  [-use_wire_group_reinforcement_group_via <0|1>]
[01/24 00:06:41   115s]                  [-use_wire_group_reinforcement_spacing_width {spacing width}]
[01/24 00:06:41   115s]                  [-user_defined_region <x1 y1 x2 y2 ...>] {-layer {layer | {top top_layer bottom bottom_layer left left_layer right right_layer}} } {-width {value | {top top_width bottom bottom_width left left_width right right_width}} } {-spacing {value | {top top_spacing bottom bottom_spacing left left_spacing right right_spacing}} } [-offset {value | {top top_offset bottom bottom_offset left left_offset right right_offset}} ]
[01/24 00:06:41   115s] 
[01/24 00:06:41   115s] **ERROR: (IMPTCM-44):	Argument "-width" is already specified.
[01/24 00:06:41   115s]   
[01/24 00:06:41   115s] [DEV]innovus 10> add_rings -spacing 0.25 -width 0.5 -layer {top M1 bottom M1 left M2 right M2} -jog_distance 2.5 -offset 1.5 -nets {gnd vdd} -threshold 2.5 -width 0.44 -spacing 0.46 -offset 0.315

[01/24 00:07:17   122s] Usage: add_rings [-help]
[01/24 00:07:17   122s]                  [-around {each_block each_reef power_domain default_power_domain selected cluster shared_cluster user_defined}]
[01/24 00:07:17   122s]                  [-center <0|1>] [-exclude_selected <0|1>]
[01/24 00:07:17   122s]                  [-extend_corner {tl tr bl br lt lb rt rb}] [-follow {core io}]
[01/24 00:07:17   122s]                  [-jog_distance <real_value>] -nets <name-or-value>
[01/24 00:07:17   122s]                  [-offset_adjustment {automatic fixed}] [-rectangle <0|1>]
[01/24 00:07:17   122s]                  [-skip_side {top bottom left right}]
[01/24 00:07:17   122s]                  [-snap_wire_center_to_grid {none grid half_grid either}]
[01/24 00:07:17   122s]                  [-threshold {value|auto}] [-type {core_rings block_rings}]
[01/24 00:07:17   122s]                  [-uda <subclass_string>] [-use_interleaving_wire_group <0|1>]
[01/24 00:07:17   122s]                  [-use_wire_group <0|1>] [-use_wire_group_bits <value>]
[01/24 00:07:17   122s]                  [-use_wire_group_reinforcement <0|1>]
[01/24 00:07:17   122s]                  [-use_wire_group_reinforcement_group_via <0|1>]
[01/24 00:07:17   122s]                  [-use_wire_group_reinforcement_spacing_width {spacing width}]
[01/24 00:07:17   122s]                  [-user_defined_region <x1 y1 x2 y2 ...>] {-layer {layer | {top top_layer bottom bottom_layer left left_layer right right_layer}} } {-width {value | {top top_width bottom bottom_width left left_width right right_width}} } {-spacing {value | {top top_spacing bottom bottom_spacing left left_spacing right right_spacing}} } [-offset {value | {top top_offset bottom bottom_offset left left_offset right right_offset}} ]
[01/24 00:07:17   122s] 
[01/24 00:07:17   122s] **ERROR: (IMPTCM-44):	Argument "-width" is already specified.
[01/24 00:07:17   122s]   
[01/24 00:07:17   122s] [DEV]innovus 11> route_special -connect {block_pin core_pin pad_pin pad_ring floating_stripe} -layer_change_range {M1 METTP} -block_pin_target {nearest_target} -pad_pin_port_connect {all_port one_geom} -block_pin {use_lef} -allow_jogging 1 -crossover_via_layer_range {M1 METTP} -allow_layer_change 1 -target_via_layer_range {M1 METTP} -nets {gnd vdd}
*** Begin SPECIAL ROUTE on Tue Jan 24 00:08:30 2023 ***
[01/24 00:08:30   136s] SPECIAL ROUTE ran on directory: /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis
[01/24 00:08:30   136s] SPECIAL ROUTE ran on machine: pgmicro01 (Linux 3.10.0-1160.6.1.el7.x86_64 Xeon 1.20Ghz)
[01/24 00:08:30   136s] 
[01/24 00:08:30   136s] Begin option processing ...
[01/24 00:08:30   136s] srouteConnectPowerBump set to false
[01/24 00:08:30   136s] routeSelectNet set to "gnd vdd"
[01/24 00:08:30   136s] routeSpecial set to true
[01/24 00:08:30   136s] srouteBlockPin set to "useLef"
[01/24 00:08:30   136s] srouteBottomLayerLimit set to 1
[01/24 00:08:30   136s] srouteBottomTargetLayerLimit set to 1
[01/24 00:08:30   136s] srouteConnectConverterPin set to false
[01/24 00:08:30   136s] srouteCrossoverViaBottomLayer set to 1
[01/24 00:08:30   136s] srouteCrossoverViaTopLayer set to 6
[01/24 00:08:30   136s] srouteFollowCorePinEnd set to 3
[01/24 00:08:30   136s] srouteJogControl set to "preferWithChanges differentLayer"
[01/24 00:08:30   136s] sroutePadPinAllPorts set to true
[01/24 00:08:30   136s] sroutePreserveExistingRoutes set to true
[01/24 00:08:30   136s] srouteRoutePowerBarPortOnBothDir set to true
[01/24 00:08:30   136s] srouteStopBlockPin set to "nearestTarget"
[01/24 00:08:30   136s] srouteTopLayerLimit set to 6
[01/24 00:08:30   136s] srouteTopTargetLayerLimit set to 6
[01/24 00:08:30   136s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1605.00 megs.
[01/24 00:08:30   136s] 
[01/24 00:08:30   136s] Reading DB technology information...
[01/24 00:08:30   136s] Finished reading DB technology information.
[01/24 00:08:30   136s] Reading floorplan and netlist information...
[01/24 00:08:30   136s] Finished reading floorplan and netlist information.
[01/24 00:08:30   136s] Read in 12 layers, 6 routing layers, 1 overlap layer
[01/24 00:08:30   136s] Read in 825 macros, 196 used
[01/24 00:08:30   136s] Read in 188 components
[01/24 00:08:30   136s]   188 core components: 188 unplaced, 0 placed, 0 fixed
[01/24 00:08:30   136s] Read in 70 logical pins
[01/24 00:08:30   136s] Read in 70 nets
[01/24 00:08:30   136s] Read in 7 special nets, 2 routed
[01/24 00:08:30   136s] 2 nets selected.
[01/24 00:08:30   136s] 
[01/24 00:08:30   136s] Begin power routing ...
[01/24 00:08:30   136s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:08:30   136s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/24 00:08:30   136s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[01/24 00:08:30   136s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/24 00:08:30   136s] Type 'man IMPSR-1256' for more detail.
[01/24 00:08:30   136s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 00:08:30   136s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:08:30   136s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/24 00:08:30   136s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[01/24 00:08:30   136s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/24 00:08:30   136s] Type 'man IMPSR-1256' for more detail.
[01/24 00:08:30   136s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 00:08:30   136s] **WARN: (IMPSR-1249):	Special wire at (0.000 -0.400) (841.050 0.400) is out of design boundary. Ignored.
[01/24 00:08:30   136s] **WARN: (IMPSR-1249):	Special wire at (0.000 834.080) (841.050 834.880) is out of design boundary. Ignored.
[01/24 00:08:30   136s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:08:30   136s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:08:30   136s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:08:30   136s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:08:30   136s] CPU time for FollowPin 0 seconds
[01/24 00:08:30   136s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:08:30   136s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:08:30   136s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:08:30   136s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:08:30   136s] CPU time for FollowPin 0 seconds
[01/24 00:08:30   136s]   Number of IO ports routed: 0
[01/24 00:08:30   136s]   Number of Block ports routed: 0
[01/24 00:08:30   136s]   Number of Stripe ports routed: 0
[01/24 00:08:30   136s]   Number of Core ports routed: 0  open: 172
[01/24 00:08:30   136s]   Number of Pad ports routed: 0
[01/24 00:08:30   136s]   Number of Power Bump ports routed: 0
[01/24 00:08:30   136s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1609.00 megs.
[01/24 00:08:30   136s] 
[01/24 00:08:30   136s] 
[01/24 00:08:30   136s] 
[01/24 00:08:30   136s]  Begin updating DB with routing results ...
[01/24 00:08:30   136s]  Updating DB with 33 via definition ...
[01/24 00:08:30   136s] sroute: Total CPU time used = 0:0:0
[01/24 00:08:30   136s] sroute: Total Real time used = 0:0:0
[01/24 00:08:30   136s] sroute: Total Memory used = 1.04 megs
[01/24 00:08:30   136s] sroute: Total Peak Memory used = 983.86 megs
[01/24 00:08:30   136s] [DEV]innovus 12> add_well_taps -cell FEED1 -cell_interval 20 -fixed_gap -prefix WELLTAP -in_row_offset 8.0
[01/24 00:08:48   139s] #spOpts: VtWidth no_cmu 
[01/24 00:08:48   139s] Core basic site is core
[01/24 00:08:48   140s] Estimated cell power/ground rail width = 0.915 um
[01/24 00:08:48   140s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
**WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[01/24 00:08:48   140s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[01/24 00:08:48   140s] For 7353 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[01/24 00:08:49   140s] Inserted 7353 well-taps <FEED1> cells (prefix WELLTAP).
[01/24 00:08:49   140s] [DEV]innovus 13> add_stripes -block_ring_top_layer_limit M3 -max_same_layer_jog_length 6 -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 25

[01/24 00:09:03   142s] Usage: add_stripes [-help] [-all_blocks <0|1>] [-area <x1 y1 x2 y2 ...>]
[01/24 00:09:03   142s]                    [-area_blockage < {x1 y1 x2 y2}... {x1 y1 x2 y2 x3 y3 x4 y4 ...} ...>]
[01/24 00:09:03   142s]                    [-between_bumps <0|1>]
[01/24 00:09:03   142s]                    [-block_ring_bottom_layer_limit <layer>]
[01/24 00:09:03   142s]                    [-block_ring_top_layer_limit <layer>] [-create_pins <0|1>]
[01/24 00:09:03   142s]                    [-direction {horizontal vertical}]
[01/24 00:09:03   142s]                    [-extend_to {design_boundary first_padring last_padring all_domains}]
[01/24 00:09:03   142s]                    -layer <layer> [-master <master_cell>]
[01/24 00:09:03   142s]                    [-max_pin_width <real_value>]
[01/24 00:09:03   142s]                    [-max_same_layer_jog_length <real_value>]
[01/24 00:09:03   142s]                    [-merge_stripes_value <auto|value>] [-narrow_channel <0|1>]
[01/24 00:09:03   142s]                    -nets <list_of_nets> [-number_of_sets <integer_value>]
[01/24 00:09:03   142s]                    [-over_bumps <0|1>] [-over_physical_pins <0|1>]
[01/24 00:09:03   142s]                    [-over_pins <0|1>] [-over_power_domain <0|1>]
[01/24 00:09:03   142s]                    [-padcore_ring_bottom_layer_limit <layer>]
[01/24 00:09:03   142s]                    [-padcore_ring_top_layer_limit <layer>] [-pin_layer <layer>]
[01/24 00:09:03   142s]                    [-pin_offset <real_value>] [-report_cut_stripe <log name>]
[01/24 00:09:03   142s]                    [-same_layer_target_only <0|1>]
[01/24 00:09:03   142s]                    [-set_to_set_distance <real_value>]
[01/24 00:09:03   142s]                    [-snap_wire_center_to_grid {none grid mask1_grid mask2_grid half_grid either}]
[01/24 00:09:03   142s]                    [-spacing <name_or_value>] [-start <real_value>]
[01/24 00:09:03   142s]                    [-start_from {left right bottom top}]
[01/24 00:09:03   142s]                    [-start_offset <real_value>] [-stop <real_value>]
[01/24 00:09:03   142s]                    [-stop_offset <real_value>] [-switch_layer_over_obs <0|1>]
[01/24 00:09:03   142s]                    [-uda <subclass_string>] [-use_interleaving_wire_group <0|1>]
[01/24 00:09:03   142s]                    [-use_wire_group {-1 0 1}]
[01/24 00:09:03   142s]                    [-use_wire_group_bits <integer_value>] -width <name_or_value>
[01/24 00:09:03   142s] 
[01/24 00:09:03   142s] **ERROR: (IMPTCM-46):	Argument "-layer" is required for command "add_stripes", either this option is not specified or an option prior to it is not specified correctly.
[01/24 00:09:03   142s]   
[01/24 00:09:03   142s] [DEV]innovus 14>  -pad_core_ring_top_layer_limit M3 -spacing 6 -merge_stripes_va [1Glue 2.5 -layer M2 -block_ring_bottom_layer_limit M1 -width 0.5 -nets {gnd
[01/24 00:09:03   142s] +  vdd}
 -pad_core_ring_top_layer_limit M3 -spacing 6 -merge_stripes_value 2.5 -layer M2 -block_ring_bottom_layer_limit M1 -width 0.5 -nets {gnd
 vdd}
[01/24 00:09:03   142s] invalid command name "-pad_core_ring_top_layer_limit"
[01/24 00:09:03   142s] [DEV]innovus 15> add_stripes -block_ring_top_layer_limit M3 -max_same_layer_jog_length 6 -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 25 -pad_core_ring_top_layer_limit M3 -spacing 6 -merge_stripes_value 2.5 -layer M2 -block_ring_bottom_layer_limit M1 -width 0.5 -nets {gnd vdd}

[01/24 00:10:41   161s] Starting stripe generation ...
[01/24 00:10:41   161s] Non-Default setAddStripeOption Settings :
[01/24 00:10:41   161s]   NONE
[01/24 00:10:41   161s] The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[01/24 00:10:41   161s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[01/24 00:10:41   161s] Stripe generation is complete; vias are now being generated.
[01/24 00:10:41   161s] The power planner created 68 wires.
[01/24 00:10:41   161s] *** Ending Stripe Generation (totcpu: 0:00:00.4,real: 0:00:01.0, mem: 990.9M) ***
[01/24 00:10:41   161s] [DEV]innovus 16> source physical/2_power_plan.tcl 
*** Begin SPECIAL ROUTE on Tue Jan 24 00:11:56 2023 ***
[01/24 00:11:56   176s] SPECIAL ROUTE ran on directory: /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis
[01/24 00:11:56   176s] SPECIAL ROUTE ran on machine: pgmicro01 (Linux 3.10.0-1160.6.1.el7.x86_64 Xeon 1.20Ghz)
[01/24 00:11:56   176s] 
[01/24 00:11:56   176s] Begin option processing ...
[01/24 00:11:56   176s] srouteConnectPowerBump set to false
[01/24 00:11:56   176s] routeSelectNet set to "gnd vdd"
[01/24 00:11:56   176s] routeSpecial set to true
[01/24 00:11:56   176s] srouteBlockPin set to "useLef"
[01/24 00:11:56   176s] srouteBottomLayerLimit set to 1
[01/24 00:11:56   176s] srouteBottomTargetLayerLimit set to 1
[01/24 00:11:56   176s] srouteConnectConverterPin set to false
[01/24 00:11:56   176s] srouteCrossoverViaBottomLayer set to 1
[01/24 00:11:56   176s] srouteCrossoverViaTopLayer set to 6
[01/24 00:11:56   176s] srouteFollowCorePinEnd set to 3
[01/24 00:11:56   176s] srouteJogControl set to "preferWithChanges differentLayer"
[01/24 00:11:56   176s] sroutePadPinAllPorts set to true
[01/24 00:11:56   176s] sroutePreserveExistingRoutes set to true
[01/24 00:11:56   176s] srouteRoutePowerBarPortOnBothDir set to true
[01/24 00:11:56   176s] srouteStopBlockPin set to "nearestTarget"
[01/24 00:11:56   176s] srouteTopLayerLimit set to 6
[01/24 00:11:56   176s] srouteTopTargetLayerLimit set to 6
[01/24 00:11:56   176s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1613.00 megs.
[01/24 00:11:56   176s] 
[01/24 00:11:56   176s] Reading DB technology information...
[01/24 00:11:56   176s] Finished reading DB technology information.
[01/24 00:11:56   176s] Reading floorplan and netlist information...
[01/24 00:11:57   176s] Finished reading floorplan and netlist information.
[01/24 00:11:57   176s] Read in 12 layers, 6 routing layers, 1 overlap layer
[01/24 00:11:57   176s] Read in 825 macros, 197 used
[01/24 00:11:57   176s] Read in 7541 components
[01/24 00:11:57   176s]   7541 core components: 188 unplaced, 0 placed, 7353 fixed
[01/24 00:11:57   176s] Read in 136 physical pins
[01/24 00:11:57   176s]   136 physical pins: 0 unplaced, 0 placed, 136 fixed
[01/24 00:11:57   176s] Read in 70 logical pins
[01/24 00:11:57   176s] Read in 70 nets
[01/24 00:11:57   176s] Read in 7 special nets, 2 routed
[01/24 00:11:57   176s] Read in 136 terminals
[01/24 00:11:57   176s] 2 nets selected.
[01/24 00:11:57   176s] 
[01/24 00:11:57   176s] Begin power routing ...
[01/24 00:11:57   176s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:11:57   176s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/24 00:11:57   176s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[01/24 00:11:57   176s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/24 00:11:57   176s] Type 'man IMPSR-1256' for more detail.
[01/24 00:11:57   176s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 00:11:57   176s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:11:57   176s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/24 00:11:57   176s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[01/24 00:11:57   176s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/24 00:11:57   176s] Type 'man IMPSR-1256' for more detail.
[01/24 00:11:57   176s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 00:11:57   176s] **WARN: (IMPSR-1249):	Special wire at (0.000 -0.400) (841.050 0.400) is out of design boundary. Ignored.
[01/24 00:11:57   176s] **WARN: (IMPSR-1249):	Special wire at (0.000 834.080) (841.050 834.880) is out of design boundary. Ignored.
[01/24 00:11:57   176s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:11:57   176s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:11:57   176s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:11:57   176s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:11:57   176s] CPU time for FollowPin 0 seconds
[01/24 00:11:57   176s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:11:57   176s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:11:57   176s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:11:57   176s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:11:57   176s] CPU time for FollowPin 0 seconds
[01/24 00:11:57   176s]   Number of IO ports routed: 0
[01/24 00:11:57   176s]   Number of Block ports routed: 0
[01/24 00:11:57   176s]   Number of Stripe ports routed: 0
[01/24 00:11:57   176s]   Number of Core ports routed: 0  open: 172
[01/24 00:11:57   176s]   Number of Pad ports routed: 0
[01/24 00:11:57   176s]   Number of Power Bump ports routed: 0
[01/24 00:11:57   176s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1624.00 megs.
[01/24 00:11:57   176s] 
[01/24 00:11:57   176s] 
[01/24 00:11:57   176s] 
[01/24 00:11:57   176s]  Begin updating DB with routing results ...
[01/24 00:11:57   176s]  Updating DB with 35 via definition ...
[01/24 00:11:57   176s]  Updating DB with 136 io pins ...
[01/24 00:11:57   176s] sroute: Total CPU time used = 0:0:0
[01/24 00:11:57   176s] sroute: Total Real time used = 0:0:1
[01/24 00:11:57   176s] sroute: Total Memory used = 10.30 megs
[01/24 00:11:57   176s] sroute: Total Peak Memory used = 1001.16 megs
[01/24 00:11:57   176s] **ERROR: (IMPSP-9048):	Cell 'HS65_GS_FILLERNPWPFP3' does not exist.
[01/24 00:11:57   176s] 
[01/24 00:11:57   176s] [DEV]innovus 17> source physical/2_power_plan.tcl 
*** Begin SPECIAL ROUTE on Tue Jan 24 00:13:03 2023 ***
[01/24 00:13:03   189s] SPECIAL ROUTE ran on directory: /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis
[01/24 00:13:03   189s] SPECIAL ROUTE ran on machine: pgmicro01 (Linux 3.10.0-1160.6.1.el7.x86_64 Xeon 1.20Ghz)
[01/24 00:13:03   189s] 
[01/24 00:13:03   189s] Begin option processing ...
[01/24 00:13:03   189s] srouteConnectPowerBump set to false
[01/24 00:13:03   189s] routeSelectNet set to "gnd vdd"
[01/24 00:13:03   189s] routeSpecial set to true
[01/24 00:13:03   189s] srouteBlockPin set to "useLef"
[01/24 00:13:03   189s] srouteBottomLayerLimit set to 1
[01/24 00:13:03   189s] srouteBottomTargetLayerLimit set to 1
[01/24 00:13:03   189s] srouteConnectConverterPin set to false
[01/24 00:13:03   189s] srouteCrossoverViaBottomLayer set to 1
[01/24 00:13:03   189s] srouteCrossoverViaTopLayer set to 6
[01/24 00:13:03   189s] srouteFollowCorePinEnd set to 3
[01/24 00:13:03   189s] srouteJogControl set to "preferWithChanges differentLayer"
[01/24 00:13:03   189s] sroutePadPinAllPorts set to true
[01/24 00:13:03   189s] sroutePreserveExistingRoutes set to true
[01/24 00:13:03   189s] srouteRoutePowerBarPortOnBothDir set to true
[01/24 00:13:03   189s] srouteStopBlockPin set to "nearestTarget"
[01/24 00:13:03   189s] srouteTopLayerLimit set to 6
[01/24 00:13:03   189s] srouteTopTargetLayerLimit set to 6
[01/24 00:13:03   189s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1624.00 megs.
[01/24 00:13:03   189s] 
[01/24 00:13:03   189s] Reading DB technology information...
[01/24 00:13:03   189s] Finished reading DB technology information.
[01/24 00:13:03   189s] Reading floorplan and netlist information...
[01/24 00:13:03   189s] Finished reading floorplan and netlist information.
[01/24 00:13:04   189s] Read in 12 layers, 6 routing layers, 1 overlap layer
[01/24 00:13:04   189s] Read in 825 macros, 197 used
[01/24 00:13:04   189s] Read in 7541 components
[01/24 00:13:04   189s]   7541 core components: 188 unplaced, 0 placed, 7353 fixed
[01/24 00:13:04   189s] Read in 136 physical pins
[01/24 00:13:04   189s]   136 physical pins: 0 unplaced, 0 placed, 136 fixed
[01/24 00:13:04   189s] Read in 70 logical pins
[01/24 00:13:04   189s] Read in 70 nets
[01/24 00:13:04   189s] Read in 7 special nets, 2 routed
[01/24 00:13:04   189s] Read in 136 terminals
[01/24 00:13:04   189s] 2 nets selected.
[01/24 00:13:04   189s] 
[01/24 00:13:04   189s] Begin power routing ...
[01/24 00:13:04   189s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:13:04   189s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/24 00:13:04   189s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[01/24 00:13:04   189s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/24 00:13:04   189s] Type 'man IMPSR-1256' for more detail.
[01/24 00:13:04   189s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 00:13:04   189s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:13:04   189s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/24 00:13:04   189s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[01/24 00:13:04   189s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/24 00:13:04   189s] Type 'man IMPSR-1256' for more detail.
[01/24 00:13:04   189s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 00:13:04   189s] **WARN: (IMPSR-1249):	Special wire at (0.000 -0.400) (841.050 0.400) is out of design boundary. Ignored.
[01/24 00:13:04   189s] **WARN: (IMPSR-1249):	Special wire at (0.000 834.080) (841.050 834.880) is out of design boundary. Ignored.
[01/24 00:13:04   189s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:13:04   189s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:13:04   189s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:13:04   189s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:13:04   189s] CPU time for FollowPin 0 seconds
[01/24 00:13:04   189s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:13:04   189s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:13:04   189s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:13:04   189s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:13:04   189s] CPU time for FollowPin 0 seconds
[01/24 00:13:04   189s]   Number of IO ports routed: 0
[01/24 00:13:04   189s]   Number of Block ports routed: 0
[01/24 00:13:04   189s]   Number of Stripe ports routed: 0
[01/24 00:13:04   189s]   Number of Core ports routed: 0  open: 172
[01/24 00:13:04   189s]   Number of Pad ports routed: 0
[01/24 00:13:04   189s]   Number of Power Bump ports routed: 0
[01/24 00:13:04   189s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1626.00 megs.
[01/24 00:13:04   189s] 
[01/24 00:13:04   189s] 
[01/24 00:13:04   189s] 
[01/24 00:13:04   189s]  Begin updating DB with routing results ...
[01/24 00:13:04   189s]  Updating DB with 35 via definition ...
[01/24 00:13:04   189s]  Updating DB with 136 io pins ...
[01/24 00:13:04   190s] sroute: Total CPU time used = 0:0:0
[01/24 00:13:04   190s] sroute: Total Real time used = 0:0:1
[01/24 00:13:04   190s] sroute: Total Memory used = 0.00 megs
[01/24 00:13:04   190s] sroute: Total Peak Memory used = 1001.16 megs
[01/24 00:13:04   190s] #spOpts: VtWidth no_cmu mergeVia=F 
[01/24 00:13:04   190s] Core basic site is core
[01/24 00:13:04   190s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 00:13:04   190s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[01/24 00:13:04   190s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[01/24 00:13:04   190s] For 0 new insts, *** Applied 0 GNC rules.
[01/24 00:13:04   190s] Inserted 0 well-tap  <FEED1> cells (prefix WELLTAP).
[01/24 00:13:04   190s] 
[01/24 00:13:04   190s] Starting stripe generation ...
[01/24 00:13:04   190s] Non-Default setAddStripeOption Settings :
[01/24 00:13:04   190s]   NONE
[01/24 00:13:04   190s] The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[01/24 00:13:04   190s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[01/24 00:13:04   190s] Stripe generation is complete; vias are now being generated.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.25, 0.00) (0.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (25.25, 0.00) (25.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (50.25, 0.00) (50.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (75.25, 0.00) (75.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (100.25, 0.00) (100.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (125.25, 0.00) (125.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (150.25, 0.00) (150.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (175.25, 0.00) (175.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (200.25, 0.00) (200.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (225.25, 0.00) (225.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (250.25, 0.00) (250.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (275.25, 0.00) (275.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (300.25, 0.00) (300.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (325.25, 0.00) (325.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (350.25, 0.00) (350.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (375.25, 0.00) (375.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (400.25, 0.00) (400.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (425.25, 0.00) (425.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (450.25, 0.00) (450.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (475.25, 0.00) (475.25, 834.48) because same wire already exists.
[01/24 00:13:04   190s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[01/24 00:13:04   190s] To increase the message display limit, refer to the product command reference manual.
[01/24 00:13:04   190s] *** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1001.2M) ***
[01/24 00:13:04   190s] invalid command name "gnd vdd"
[01/24 00:13:04   190s] [DEV]innovus 18> source physical/2_power_plan.tcl 
*** Begin SPECIAL ROUTE on Tue Jan 24 00:13:27 2023 ***
[01/24 00:13:27   194s] SPECIAL ROUTE ran on directory: /home/inf01185/felipe.bertoglio/CCI2/miniMIPS/synthesis
[01/24 00:13:27   194s] SPECIAL ROUTE ran on machine: pgmicro01 (Linux 3.10.0-1160.6.1.el7.x86_64 Xeon 1.20Ghz)
[01/24 00:13:27   194s] 
[01/24 00:13:27   194s] Begin option processing ...
[01/24 00:13:27   194s] srouteConnectPowerBump set to false
[01/24 00:13:27   194s] routeSelectNet set to "gnd vdd"
[01/24 00:13:27   194s] routeSpecial set to true
[01/24 00:13:27   194s] srouteBlockPin set to "useLef"
[01/24 00:13:27   194s] srouteBottomLayerLimit set to 1
[01/24 00:13:27   194s] srouteBottomTargetLayerLimit set to 1
[01/24 00:13:27   194s] srouteConnectConverterPin set to false
[01/24 00:13:27   194s] srouteCrossoverViaBottomLayer set to 1
[01/24 00:13:27   194s] srouteCrossoverViaTopLayer set to 6
[01/24 00:13:27   194s] srouteFollowCorePinEnd set to 3
[01/24 00:13:27   194s] srouteJogControl set to "preferWithChanges differentLayer"
[01/24 00:13:27   194s] sroutePadPinAllPorts set to true
[01/24 00:13:27   194s] sroutePreserveExistingRoutes set to true
[01/24 00:13:27   194s] srouteRoutePowerBarPortOnBothDir set to true
[01/24 00:13:27   194s] srouteStopBlockPin set to "nearestTarget"
[01/24 00:13:27   194s] srouteTopLayerLimit set to 6
[01/24 00:13:27   194s] srouteTopTargetLayerLimit set to 6
[01/24 00:13:27   194s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1626.00 megs.
[01/24 00:13:27   194s] 
[01/24 00:13:27   194s] Reading DB technology information...
[01/24 00:13:27   195s] Finished reading DB technology information.
[01/24 00:13:27   195s] Reading floorplan and netlist information...
[01/24 00:13:27   195s] Finished reading floorplan and netlist information.
[01/24 00:13:27   195s] Read in 12 layers, 6 routing layers, 1 overlap layer
[01/24 00:13:27   195s] Read in 825 macros, 197 used
[01/24 00:13:27   195s] Read in 7541 components
[01/24 00:13:27   195s]   7541 core components: 188 unplaced, 0 placed, 7353 fixed
[01/24 00:13:27   195s] Read in 136 physical pins
[01/24 00:13:27   195s]   136 physical pins: 0 unplaced, 0 placed, 136 fixed
[01/24 00:13:27   195s] Read in 70 logical pins
[01/24 00:13:27   195s] Read in 70 nets
[01/24 00:13:27   195s] Read in 7 special nets, 2 routed
[01/24 00:13:27   195s] Read in 136 terminals
[01/24 00:13:27   195s] 2 nets selected.
[01/24 00:13:27   195s] 
[01/24 00:13:27   195s] Begin power routing ...
[01/24 00:13:27   195s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:13:27   195s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/24 00:13:27   195s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[01/24 00:13:27   195s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/24 00:13:27   195s] Type 'man IMPSR-1256' for more detail.
[01/24 00:13:27   195s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 00:13:27   195s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:13:27   195s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[01/24 00:13:27   195s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[01/24 00:13:27   195s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/24 00:13:27   195s] Type 'man IMPSR-1256' for more detail.
[01/24 00:13:27   195s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 00:13:27   195s] **WARN: (IMPSR-1249):	Special wire at (0.000 -0.400) (841.050 0.400) is out of design boundary. Ignored.
[01/24 00:13:27   195s] **WARN: (IMPSR-1249):	Special wire at (0.000 834.080) (841.050 834.880) is out of design boundary. Ignored.
[01/24 00:13:27   195s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:13:27   195s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:13:27   195s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[01/24 00:13:27   195s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:13:27   195s] CPU time for FollowPin 0 seconds
[01/24 00:13:27   195s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:13:27   195s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:13:27   195s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[01/24 00:13:27   195s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/24 00:13:27   195s] CPU time for FollowPin 0 seconds
[01/24 00:13:27   195s]   Number of IO ports routed: 0
[01/24 00:13:27   195s]   Number of Block ports routed: 0
[01/24 00:13:27   195s]   Number of Stripe ports routed: 0
[01/24 00:13:27   195s]   Number of Core ports routed: 0  open: 172
[01/24 00:13:27   195s]   Number of Pad ports routed: 0
[01/24 00:13:27   195s]   Number of Power Bump ports routed: 0
[01/24 00:13:27   195s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1627.00 megs.
[01/24 00:13:27   195s] 
[01/24 00:13:27   195s] 
[01/24 00:13:27   195s] 
[01/24 00:13:27   195s]  Begin updating DB with routing results ...
[01/24 00:13:27   195s]  Updating DB with 35 via definition ...
[01/24 00:13:27   195s]  Updating DB with 136 io pins ...
[01/24 00:13:27   195s] sroute: Total CPU time used = 0:0:0
[01/24 00:13:27   195s] sroute: Total Real time used = 0:0:0
[01/24 00:13:27   195s] sroute: Total Memory used = 3.30 megs
[01/24 00:13:27   195s] sroute: Total Peak Memory used = 1004.46 megs
[01/24 00:13:27   195s] #spOpts: VtWidth no_cmu mergeVia=F 
[01/24 00:13:27   195s] Core basic site is core
[01/24 00:13:27   195s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 00:13:27   195s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[01/24 00:13:27   195s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[01/24 00:13:27   195s] For 0 new insts, *** Applied 0 GNC rules.
[01/24 00:13:27   195s] Inserted 0 well-tap  <FEED1> cells (prefix WELLTAP).
[01/24 00:13:27   195s] 
[01/24 00:13:28   195s] Starting stripe generation ...
[01/24 00:13:28   195s] Non-Default setAddStripeOption Settings :
[01/24 00:13:28   195s]   NONE
[01/24 00:13:28   195s] The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[01/24 00:13:28   195s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[01/24 00:13:28   195s] Stripe generation is complete; vias are now being generated.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.25, 0.00) (0.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (25.25, 0.00) (25.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (50.25, 0.00) (50.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (75.25, 0.00) (75.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (100.25, 0.00) (100.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (125.25, 0.00) (125.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (150.25, 0.00) (150.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (175.25, 0.00) (175.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (200.25, 0.00) (200.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (225.25, 0.00) (225.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (250.25, 0.00) (250.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (275.25, 0.00) (275.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (300.25, 0.00) (300.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (325.25, 0.00) (325.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (350.25, 0.00) (350.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (375.25, 0.00) (375.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (400.25, 0.00) (400.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (425.25, 0.00) (425.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (450.25, 0.00) (450.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (475.25, 0.00) (475.25, 834.48) because same wire already exists.
[01/24 00:13:28   195s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[01/24 00:13:28   195s] To increase the message display limit, refer to the product command reference manual.
[01/24 00:13:28   195s] *** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:01.0, mem: 1004.5M) ***
[01/24 00:13:28   195s] [DEV]innovus 19> exit

[01/24 00:13:43   200s] *** Memory Usage v#1 (Current mem = 1004.457M, initial mem = 173.848M) ***
[01/24 00:13:43   200s] 
[01/24 00:13:43   200s] *** Summary of all messages that are not suppressed in this session:
[01/24 00:13:43   200s] Severity  ID               Count  Summary                                  
[01/24 00:13:43   200s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/24 00:13:43   200s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/24 00:13:43   200s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[01/24 00:13:43   200s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[01/24 00:13:43   200s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[01/24 00:13:43   200s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[01/24 00:13:43   200s] WARNING   IMPPP-136            6  The currently specified %s spacing %.4f ...
[01/24 00:13:43   200s] WARNING   IMPPP-170          136  The power planner failed to create a wir...
[01/24 00:13:43   200s] WARNING   IMPPP-4051           3  Fail to add rings. Gaps among IO cells m...
[01/24 00:13:43   200s] WARNING   IMPPP-220            3  The power planner does not create core r...
[01/24 00:13:43   200s] WARNING   IMPSR-468           20  Cannot find any standard cell pin connec...
[01/24 00:13:43   200s] WARNING   IMPSR-1249           8  Special wire at (%.3f %.3f) (%.3f %.3f) ...
[01/24 00:13:43   200s] WARNING   IMPSR-1253          10  Cannot find any standard cell pin connec...
[01/24 00:13:43   200s] WARNING   IMPSR-1254          10  Cannot find any block pin of net %s. Che...
[01/24 00:13:43   200s] WARNING   IMPSR-1256          10  Cannot find any CORE class pad pin of ne...
[01/24 00:13:43   200s] WARNING   IMPSP-5134           6  Setting %s to %0.3f (microns) as a multi...
[01/24 00:13:43   200s] ERROR     IMPSP-9048           2  Cell '%s' does not exist.                
[01/24 00:13:43   200s] ERROR     IMPTCM-44            2  Argument "%s" is already specified.      
[01/24 00:13:43   200s] ERROR     IMPTCM-46            1  Argument "%s" is required for command "%...
[01/24 00:13:43   200s] *** Message Summary: 2660 warning(s), 5 error(s)
[01/24 00:13:43   200s] 
[01/24 00:13:43   200s] --- Ending "Innovus" (totcpu=0:03:19, real=0:15:13, mem=1004.5M) ---
