/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [16:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [34:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire [27:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_42z;
  wire [8:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_3z ? celloutsig_0_7z : celloutsig_0_10z;
  assign celloutsig_0_40z = ~(celloutsig_0_3z & celloutsig_0_7z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[181]);
  assign celloutsig_0_15z = ~(in_data[50] & celloutsig_0_2z);
  assign celloutsig_0_21z = ~(_00_ & celloutsig_0_13z[2]);
  assign celloutsig_0_23z = ~(celloutsig_0_6z & celloutsig_0_7z);
  assign celloutsig_0_24z = ~(celloutsig_0_13z[2] & celloutsig_0_9z);
  assign celloutsig_0_30z = ~(celloutsig_0_19z[1] & celloutsig_0_1z[5]);
  assign celloutsig_0_44z = ~(celloutsig_0_20z[3] | celloutsig_0_12z);
  assign celloutsig_0_6z = ~(celloutsig_0_3z | celloutsig_0_0z);
  assign celloutsig_0_7z = ~(in_data[38] | in_data[86]);
  assign celloutsig_0_11z = ~(celloutsig_0_7z | _01_);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_1z[4]);
  assign celloutsig_0_22z = ~(celloutsig_0_19z[3] | celloutsig_0_17z);
  assign celloutsig_0_0z = ~in_data[22];
  assign celloutsig_0_17z = ~celloutsig_0_14z[4];
  assign celloutsig_0_29z = celloutsig_0_7z | celloutsig_0_23z;
  assign celloutsig_0_31z = { celloutsig_0_1z[5], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_29z } + { celloutsig_0_20z[9:2], celloutsig_0_24z };
  reg [4:0] _21_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 5'h00;
    else _21_ <= in_data[16:12];
  assign { _02_[4:3], _00_, _01_, _02_[0] } = _21_;
  assign celloutsig_0_32z = { celloutsig_0_27z, celloutsig_0_30z } & celloutsig_0_14z[6:3];
  assign celloutsig_0_34z = { celloutsig_0_25z[6:0], celloutsig_0_7z } & { celloutsig_0_19z[5:4], _02_[4:3], _00_, _01_, _02_[0], celloutsig_0_28z };
  assign celloutsig_0_42z = celloutsig_0_14z[5:0] & { in_data[54:51], celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_7z[14:9], celloutsig_1_5z } & in_data[147:141];
  assign celloutsig_1_13z = { celloutsig_1_7z[6:5], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z } & { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_13z[10:3] & { celloutsig_1_7z[11:8], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_1z[4], celloutsig_0_10z, celloutsig_0_12z } & { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_18z[10:4], celloutsig_0_7z } & { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_20z = { in_data[89:79], celloutsig_0_11z, celloutsig_0_15z } & { celloutsig_0_19z[3], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_27z = { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_7z } & { celloutsig_0_1z[5:4], celloutsig_0_12z };
  assign celloutsig_0_47z = { celloutsig_0_19z[6:4], celloutsig_0_5z, celloutsig_0_0z } / { 1'h1, celloutsig_0_18z[9:7], celloutsig_0_38z };
  assign celloutsig_0_75z = celloutsig_0_20z[8:5] / { 1'h1, celloutsig_0_51z[2:0] };
  assign celloutsig_0_35z = { celloutsig_0_33z[13:4], celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_13z, _02_[4:3], _00_, _01_, _02_[0], celloutsig_0_14z, celloutsig_0_11z } / { 1'h1, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_0_51z = celloutsig_0_35z[24:21] / { 1'h1, celloutsig_0_20z[8:6] };
  assign celloutsig_0_4z = { in_data[23:18], celloutsig_0_0z } && { celloutsig_0_1z[5:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_38z = celloutsig_0_35z[25:20] && celloutsig_0_19z[7:2];
  assign celloutsig_0_5z = { in_data[95:93], celloutsig_0_2z, celloutsig_0_2z } && { celloutsig_0_1z[5:2], celloutsig_0_0z };
  assign celloutsig_0_48z = { celloutsig_0_47z[2:1], celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_43z, celloutsig_0_44z, celloutsig_0_34z } && { celloutsig_0_13z[1], celloutsig_0_44z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_40z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[151:125] && in_data[140:114];
  assign celloutsig_1_3z = in_data[126:119] && { in_data[171:168], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_15z = in_data[186:175] && in_data[180:169];
  assign celloutsig_0_76z = celloutsig_0_48z & ~(celloutsig_0_42z[3]);
  assign celloutsig_1_6z = celloutsig_1_0z & ~(celloutsig_1_5z);
  assign celloutsig_1_9z = celloutsig_1_8z[6] & ~(celloutsig_1_1z);
  assign celloutsig_0_10z = in_data[69] & ~(celloutsig_0_9z);
  assign celloutsig_0_1z = { in_data[33:29], celloutsig_0_0z } | { in_data[16:13], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_1z[4] & celloutsig_0_1z[3];
  assign celloutsig_0_33z = in_data[58:24] >> { celloutsig_0_25z[5:0], celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_23z };
  assign celloutsig_0_43z = celloutsig_0_33z[15:7] >> { celloutsig_0_34z, celloutsig_0_0z };
  assign celloutsig_1_7z = { in_data[167:150], celloutsig_1_1z, celloutsig_1_5z } ^ { in_data[119:102], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z } ^ { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_14z = { _02_[4:3], _00_, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z } ^ { celloutsig_0_4z, celloutsig_0_11z, _02_[4:3], _00_, _01_, _02_[0] };
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_14z } ^ { in_data[24:20], celloutsig_0_5z, _02_[4:3], _00_, _01_, _02_[0] };
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_13z[4]) | celloutsig_1_1z);
  assign celloutsig_0_26z = ~((celloutsig_0_10z & celloutsig_0_1z[5]) | celloutsig_0_6z);
  assign celloutsig_0_28z = ~((celloutsig_0_10z & celloutsig_0_22z) | celloutsig_0_17z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 3'h0;
    else if (!clkin_data[128]) celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 17'h00000;
    else if (!clkin_data[96]) celloutsig_0_18z = { celloutsig_0_1z[3:0], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_0z = ~((in_data[165] & in_data[124]) | (in_data[131] & in_data[96]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z & in_data[148]) | (celloutsig_1_1z & celloutsig_1_3z));
  assign celloutsig_1_10z = ~((celloutsig_1_4z[2] & celloutsig_1_6z) | (celloutsig_1_3z & celloutsig_1_9z));
  assign celloutsig_0_9z = ~((celloutsig_0_7z & celloutsig_0_2z) | (_00_ & celloutsig_0_6z));
  assign _02_[2:1] = { _00_, _01_ };
  assign { out_data[128], out_data[103:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
