use pgc_defs, pgc_floorplan_funcs, pgc10k_defs;

floorplan
structure fp_struct place_logic_resource of device devPGC10K
{
    unsigned int tx, ty;

//IOL
   foreach tx ( L_IOL_TILES_X )
    {
        foreach ty ( {46} )
        {
            place_iol_tile_fp( tx, ty, 0);
        }  
    } 
    foreach tx ( L_IOLC_TILES_X )
    {
        foreach ty ( {46} )
        {
            place_iol_tile_fp( tx, ty, 1);
        }  
    } 
    foreach tx ( L_IOLL_TILES_X )
    {
        foreach ty ( L_IOLL_TILES_Y )
        {
            place_iol_tile_fp( tx, ty, 2);
        }  
    } 
    foreach tx ( L_IOLR_TILES_X )
    {
        foreach ty ( L_IOLR_TILES_Y )
        {
            place_iol_tile_fp( tx, ty, 3);
        }  
    } 
    foreach tx ( L_IOL_TILES_X )
    {
        foreach ty ( {1} )
        {
            place_iol_tile_fp( tx, ty, 4);
        }  
    } 
    foreach tx ( L_IOLC_TILES_X )
    {
        foreach ty ( {1} )
        {
            place_iol_tile_fp( tx, ty, 5);
        }  
    }   
    //CLM
    foreach tx ( L_CLMS_TILES_X )
    {
        foreach ty ( L_CLMS_TILES_Y )
        {
          place_clm_tile_fp( tx, ty);
        }
    }
    foreach tx ( L_CLMSS_TILES_X )
    {
        foreach ty ( L_CLMSS_TILES_Y )
        {
          place_clmss_tile_fp( tx, ty);
        }
    } 
    //DRM
    foreach tx ( L_DRM_TILES_X )
    {
        foreach ty ( L_DRM_TILES_Y )
        {
          place_drm_tile_fp( tx, ty );
        }
    }  
    
//IOB

    place_ioblr_tile_fp( IOB0_TILE_X, IOB0_TILE_Y);
 
   place_ioblr_tile_fp( IOB2_TILE_X, IOB2_TILE_Y);

    place_iobt_tile_fp( IOB1_TILE_X, IOB1_TILE_Y);

    place_iobb_tile_fp( IOB3_TILE_X, IOB3_TILE_Y, 0);

    place_iobb_tile_fp( IOB4_TILE_X, IOB4_TILE_Y, 1);

    place_iobb_tile_fp( IOB5_TILE_X, IOB5_TILE_Y, 2);
    
    
//USCCM

   unsigned int L_USCM_TILES_X[] = {USCM_TILE_X};
   unsigned int L_USCM_TILES_Y[] = {USCM_TILE_Y};
   int tx_srb = USCM_TILE_X - 1;
   int ty_srb = USCM_TILE_Y - 2;
    
    foreach tx ( L_USCM_TILES_X )
    {
        foreach ty ( L_USCM_TILES_Y )
        {
            place_uscm_tile_fp( tx, ty, tx_srb, ty_srb);
        }      
    } 
//DLL
    foreach tx ( {DLL_TILE0_X} )
    {
        foreach ty ( {DLL_TILE0_Y} )
        {
            place_dll_tile_fp( tx, ty);
        }  
    } 

    foreach tx ( {DLL_TILE1_X} )
    {
        foreach ty ( {DLL_TILE1_Y} )
        {
            place_dll_tile_fp( tx, ty);
        }  
    }       
//pll
foreach tx ( {PLL_TILE_X} )
{
    foreach ty ( L_PLL_TILES_Y )
    {
        place_pll_tile_fp( tx, ty);
    }  
}    
//CCS 
place_ccs_10k_tile_fp(CCS_TILE_X,CCS_TILE_Y,PLL_TILE_X,2,PLL_TILE_X,44);    
 
//OSC  MFG_TEST
 place_analog_10k_tile_fp( ANALOG_TILE_X, ANALOG_TILE_Y, CCS_TILE_Y, 0);     

// CLKDLY
place_clkdlyb_tile_fp(CLKDLY_TILE_X,CLKDLYB_TILE_Y);
place_clkdlyt_tile_fp(CLKDLY_TILE_X,CLKDLYT_TILE_Y);  

//IOCKGATE  CLKDIV  CLKDLY 
foreach tx ( L_IOCK_TILES_X )
{
    foreach ty ( {IOCK_TILE_Y} )
    {
        place_iock_tile_fp( tx, ty );
    }      
} 

foreach tx ( L_IOCK_7K_TILES_X )
{
    foreach ty ( {IOCK_7K_TILE_Y} )
    {
        place_iock_7k_tile_fp( tx, ty );
    }      
} 
}; // end of structure floorplan 
