{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649051963379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649051963380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 00:59:23 2022 " "Processing started: Mon Apr 04 00:59:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649051963380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1649051963380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_generator -c dds_generator --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_generator -c dds_generator --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1649051963381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1649051964555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1649051964556 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \")\" dds.v(63) " "Verilog HDL syntax error at dds.v(63) near text: \"<\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dds.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/dds.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1649051996341 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dds dds.v(3) " "Ignored design unit \"dds\" at dds.v(3) due to previous errors" {  } { { "dds.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/dds.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1649051996343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 0 0 " "Found 0 design units, including 0 entities, in source file dds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experimentos/diagrama_bloques.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experimentos/diagrama_bloques.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 diagrama_bloques " "Found entity 1: diagrama_bloques" {  } { { "experimentos/diagrama_bloques.bdf" "" { Schematic "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/experimentos/diagrama_bloques.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649051996364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996364 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_read_file.v(12) " "Verilog HDL warning at mem_read_file.v(12): extended using \"x\" or \"z\"" {  } { { "mem_read_file.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1649051996377 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_read_file.v(18) " "Verilog HDL warning at mem_read_file.v(18): extended using \"x\" or \"z\"" {  } { { "mem_read_file.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1649051996378 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_read_file.v(20) " "Verilog HDL warning at mem_read_file.v(20): extended using \"x\" or \"z\"" {  } { { "mem_read_file.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1649051996378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_read_file.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_read_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_read_file " "Found entity 1: mem_read_file" {  } { { "mem_read_file.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649051996380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_0_to_9675 " "Found entity 1: contador_0_to_9675" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/DE1_SOC_golden_top.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649051996390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996390 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DATA_LEN tb_memory_rw.v(11) " "Verilog HDL Compiler Directive warning at tb_memory_rw.v(11): text macro \"DATA_LEN\" is undefined" {  } { { "tb_module/tb_memory_rw.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/tb_module/tb_memory_rw.v" 11 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1649051996401 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ROWS_BASE_2 tb_memory_rw.v(12) " "Verilog HDL Compiler Directive warning at tb_memory_rw.v(12): text macro \"ROWS_BASE_2\" is undefined" {  } { { "tb_module/tb_memory_rw.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/tb_module/tb_memory_rw.v" 12 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1649051996402 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MHZ tb_memory_rw.v(86) " "Verilog HDL Compiler Directive warning at tb_memory_rw.v(86): text macro \"MHZ\" is undefined" {  } { { "tb_module/tb_memory_rw.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/tb_module/tb_memory_rw.v" 86 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1649051996403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_module/tb_memory_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_module/tb_memory_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_memory_rw " "Found entity 1: tb_memory_rw" {  } { { "tb_module/tb_memory_rw.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/tb_module/tb_memory_rw.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649051996406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_file.v 1 1 " "Found 1 design units, including 1 entities, in source file read_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitfiles " "Found entity 1: splitfiles" {  } { { "read_file.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/read_file.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649051996420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "memory_ram.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/memory_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649051996432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_state_mealy_state_machine " "Found entity 1: four_state_mealy_state_machine" {  } { { "fsm.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/fsm.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649051996444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_files/param_values.v 0 0 " "Found 0 design units, including 0 entities, in source file config_files/param_values.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996458 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MHZ tb_module/tb_memory_rw.v 86 config.v(21) " "Verilog HDL macro warning at config.v(21): overriding existing definition for macro \"MHZ\", which was defined in \"tb_module/tb_memory_rw.v\", line 86" {  } { { "config_files/config.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/config_files/config.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1649051996473 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DATA_LEN tb_module/tb_memory_rw.v 11 config.v(29) " "Verilog HDL macro warning at config.v(29): overriding existing definition for macro \"DATA_LEN\", which was defined in \"tb_module/tb_memory_rw.v\", line 11" {  } { { "config_files/config.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/config_files/config.v" 29 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1649051996474 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ROWS_BASE_2 tb_module/tb_memory_rw.v 12 config.v(31) " "Verilog HDL macro warning at config.v(31): overriding existing definition for macro \"ROWS_BASE_2\", which was defined in \"tb_module/tb_memory_rw.v\", line 12" {  } { { "config_files/config.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/config_files/config.v" 31 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1649051996474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_files/config.v 0 0 " "Found 0 design units, including 0 entities, in source file config_files/config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware_modules/preescaller.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware_modules/preescaller.v" { { "Info" "ISGN_ENTITY_NAME" "1 preescaller " "Found entity 1: preescaller" {  } { { "hardware_modules/preescaller.v" "" { Text "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/hardware_modules/preescaller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649051996500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649051996500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/output_files/dds_generator.map.smsg " "Generated suppressed messages file C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/output_files/dds_generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1649051996601 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649051996636 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 04 00:59:56 2022 " "Processing ended: Mon Apr 04 00:59:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649051996636 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649051996636 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649051996636 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1649051996636 ""}
