#
# Example input file for OpenADC-MakeISE, also the documentation basically
#
# OpenADC-MakeISE is a method of making ISE Project files automatically, and will eventually
# be extended to include command-line design flows. This saves the issue of dealing with changes
# in project files being added to git, especially if using different versions of ISE.
#
# WARNING: Everything is CASE SENSITIVE
#

[ISE Configuration]
#Generate project configuration
#You can specify any parameter here which will override the input file 'defaults'
InputFile = ise_verilog_template.xise.in
Version = 14.4
Device Family = Spartan6
Package = csg324
Device = xc6slx45
Speed Grade = -3
Verilog Include Directories = ../../../hdl|../../../../../openadc/hdl/hdl

#This is needed to allow the partial bitstream files to be generated successfully
Other Map Command Line Options = -convert_bram8

#Some little optimization improvements
Allow Logic Optimization Across Hierarchy = true
Global Optimization map spartan6 = speed

#The following will run faster, but need to be changed for your PC
#Enable Multi-Threading = 2
#Enable Multi-Threading par spartan6 = 4

[UCF Files]
#Normally just one UCF file
cw1200_ise/cw1200_lx45_csg324.ucf

[Verilog Files]
#List of verilog source files... by default added for sim + implementation
cw1200_ise/cw1200_interface.v
../../../common/hdl/reg_main_cw1200.v
setup.v = Setup File

#OpenADC Files
../../../../openadc/hdl/hdl/openadc_interface.v
../../../../openadc/hdl/hdl/reg_openadc.v
../../../../openadc/hdl/hdl/reg_openadc_adcfifo.v
../../../../openadc/hdl/hdl/trigger_unit.v
../../../../openadc/hdl/hdl/spartan6/dcm_phaseshift_interface.v
../../../../openadc/hdl/hdl/spartan6/clock_managment_advanced.v
../../../../openadc/hdl/hdl/spartan6/dcm_clkgen_load.v

#ChipWhisperer Files
../../../common/hdl/clockglitch/clockglitch_s6.v
../../../common/hdl/clockglitch/reg_clockglitch.v
../../../common/hdl/clockglitch/trigger_resync.v
../../../common/hdl/io_trigger/reg_iotrigger.v
../../../common/hdl/io_trigger/trigger_system.v
../../../common/hdl/reg_chipwhisperer.v
../../../common/hdl/reconfig/reg_reconfig.v
../../../common/hdl/fifo_stream/fifo_top_stream.v

[CoreGen Files]
#Add XCO files. You can just list the filename, OR have the CoreGen files be
#auto-generated as well by specifying the section name
fifoonly_adcfifo.xco = ADC FIFO CoreGen Setup
icap_fifo.xco = ICAP FIFO Setup
fifo_sad_ref.xco = SAD FIFO Setup

[ADC FIFO CoreGen Setup]
InputFile = fifoonly_adcfifo.xco.in
#WARNING: Do not modify this w/o adjusting 'Setup File' Depth
input_depth = 32768
#8192
output_depth = CALCULATE $input_depth$ / 4
full_threshold_assert_value = CALCULATE $input_depth$ - 2
full_threshold_negate_value = CALCULATE $input_depth$ - 1
#How to get these widths? Just copied from the file in the end.
#If modifyign the FIFO size be sure to update these widths
write_data_count_width = 15
read_data_count_width = 13
data_count_width = 15

[ICAP FIFO Setup]
InputFile = icap_fifo.xco.in

[SAD FIFO Setup]
InputFile = fifo_sad_ref.xco.in

[Setup File]
CWLITE
NEWAEUSBCHIP
UART_CLK = 96000000
UART_BAUD = 512000
#WARNING: Do not modify this w/o adjusting FIFO Setup (old = 24573)
#98292
MAX_SAMPLES = 98292
HW_TYPE = 9
HW_VER = 0
SYSTEM_CLK = 96000000
CLOCK_ADVANCED
NOBUFG_ADCCLK
ADCCLK_FEEDBACK
ENABLE_RECONFIG
DISABLE_FPA_IN
SUPPORT_SOFTPOWER
SUPPORT_GLITCH_READBACK
FPGA_IDCODE = 'h44008093

