;redcode
;assert 1
	SPL 0, <332
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-1
	JMZ @0, 79
	JMZ 700, -79
	SUB 0, @10
	SUB 0, @10
	SPL @0, 204
	SPL 0, -101
	SUB #92, @10
	SUB #92, @10
	SPL @0, 204
	ADD 210, 60
	ADD 210, 60
	SPL 800, #-2
	SUB <0, 204
	SPL 0, <332
	JMZ 0, 100
	MOV 0, <340
	SUB @450, @205
	SPL @0, 204
	SPL @0, 204
	SPL @0, 204
	ADD 110, 9
	MOV -601, <-520
	ADD 110, 9
	ADD 110, 9
	SPL @0, 204
	ADD 210, 60
	DAT #0, #790
	SLT -700, 9
	JMZ 0, 79
	JMZ 0, 79
	SPL 100, 92
	MOV -1, <-20
	SPL 0, <332
	SUB @121, 106
	MOV -7, <-20
	CMP -232, <-120
	SPL 0, <332
	MOV -7, <-20
	SPL 0, <332
	CMP -232, <-120
	SPL 0, <332
	SPL 0, <332
	CMP -232, <-120
	MOV -7, <-20
	CMP -232, <-120
	SLT -700, 9
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-1
	SPL @0, 204
	JMZ 700, -79
	SUB 0, @10
	SPL @0, 204
	SPL 0, -101
	JMZ 0, 79
	SUB #92, @10
	JMZ 0, 79
	SPL @0, 204
	ADD 210, 60
	JMZ 0, 79
