// Seed: 2080904502
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    output id_10,
    output id_11,
    input id_12,
    input id_13,
    input logic id_14,
    input id_15,
    input id_16,
    input logic id_17,
    input logic id_18,
    output logic id_19,
    input id_20
);
  logic id_21;
  logic id_22;
  wor   id_23;
  initial begin
    id_11 <= 1;
  end
  logic id_24;
  assign id_23[1] = 1;
endmodule
