read -sv run_verilog_mid/adder_32b_19_56_c87bd9f9581fa229b4ac4981e1250481.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_56_c87bd9f9581fa229b4ac4981e1250481_yosys.v
