Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Oct  7 16:34:08 2020
| Host         : note running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             243 |          101 |
| Yes          | No                    | No                     |              11 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             296 |          127 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                  |                  |                1 |              1 |
|  clk50mhz_BUFG |                                  | mem/SR[0]        |                1 |              1 |
|  clk50mhz_BUFG | core/mc/next_state[2]            | RESET_IBUF       |                2 |              4 |
|  clk50mhz_BUFG | core/mc/E[0]                     | RESET_IBUF       |                4 |              5 |
|  clk50mhz_BUFG | utx/index                        | utx/timer        |                1 |              5 |
|  clk50mhz_BUFG | utx/tx_state                     |                  |                2 |              5 |
|  clk50mhz_BUFG | utx/data[8]_i_1_n_0              |                  |                3 |              6 |
|  clk50mhz_BUFG |                                  | utx/timer        |                4 |             15 |
|  clk50mhz_BUFG | core/mc/CSR_ADDR_reg_reg[1]_1[0] | core/mc/SR[0]    |               17 |             27 |
|  clk50mhz_BUFG | core/mc/CSR_ADDR_reg_reg[0]_2[0] | RESET_IBUF       |               13 |             31 |
|  clk50mhz_BUFG | core/mc/CSR_ADDR_reg_reg[0]_0[0] | RESET_IBUF       |               16 |             32 |
|  clk50mhz_BUFG | core/mc/CSR_ADDR_reg_reg[0]_1[0] | RESET_IBUF       |               19 |             32 |
|  clk50mhz_BUFG | core/mc/CSR_ADDR_reg_reg[0]_3[0] | RESET_IBUF       |               23 |             32 |
|  clk50mhz_BUFG | core/mc/mcountinhibit_cy_reg[0]  | RESET_IBUF       |                8 |             32 |
|  clk50mhz_BUFG | core/mc/mcountinhibit_cy_reg[1]  | RESET_IBUF       |                8 |             32 |
|  clk50mhz_BUFG | core/mc/mcountinhibit_ir_reg[0]  | RESET_IBUF       |                8 |             32 |
|  clk50mhz_BUFG | core/mc/mcountinhibit_ir_reg[1]  | RESET_IBUF       |                8 |             32 |
|  clk50mhz_BUFG |                                  |                  |               16 |             35 |
|  clk50mhz_BUFG | core/mc/WR_EN01_out              |                  |               12 |             96 |
|  clk50mhz_BUFG |                                  | RESET_IBUF       |               96 |            227 |
+----------------+----------------------------------+------------------+------------------+----------------+


