============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 24 2019  02:38:14 am
  Module:                 FME_PIPE_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type          Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock_name)            launch                                           0 R 
U_crtl
  estado_atual_reg[1]/CP                                         0             0 R 
  estado_atual_reg[1]/QN      HS65_LS_DFPRQNX18       1  12.0   35  +170     170 F 
  g298/A                                                              +0     170   
  g298/Z                      HS65_LS_CNIVX31         3  29.2   32   +34     204 R 
  g201/A                                                              +0     204   
  g201/Z                      HS65_LS_NAND2X57        1  40.0   33   +39     243 F 
  fopt/A                                                              +1     244   
  fopt/Z                      HS65_LS_CNIVX124       13 127.0   32   +34     278 R 
U_crtl/inp_source 
g1314/A                                                               +0     278   
g1314/Z                       HS65_LS_IVX53           4  54.7   29   +35     313 F 
g1312/A                                                               +0     313   
g1312/Z                       HS65_LS_IVX44           8  58.9   46   +42     355 R 
g1159/B                                                               +0     355   
g1159/Z                       HS65_LS_NAND2AX21       1  12.4   33   +40     395 F 
g1031/B                                                               +0     395   
g1031/Z                       HS65_LS_NAND2X29        5  34.8   48   +39     434 R 
U_inter/linha[7][2] 
  PUs[0].U_F6_U_2_U_S0_add_18_10/B[2] 
    g312/B                                                            +0     434   
    g312/Z                    HS65_LS_NAND2X14        3  16.9   51   +55     489 F 
    g265/A                                                            +0     489   
    g265/Z                    HS65_LS_OA12X35         4  37.4   36   +96     585 F 
    g260/A                                                            +0     585   
    g260/Z                    HS65_LS_NOR2X19         1  15.9   50   +50     636 R 
    g256/B                                                            +0     636   
    g256/Z                    HS65_LS_NOR2X38         4  34.5   32   +40     676 F 
    g247/B                                                            +0     676   
    g247/Z                    HS65_LS_OAI12X12        1  11.6   58   +50     726 R 
    g245/B                                                            +0     727   
    g245/Z                    HS65_LS_XOR2X35         4  34.1   42   +91     818 R 
  PUs[0].U_F6_U_2_U_S0_add_18_10/Z[10] 
  addinc_PUs[1].U_F6_U_1_U_S1_add_18_16/A[10] 
    g366/A                                                            +0     818   
    g366/Z                    HS65_LS_IVX27           1  12.3   20   +29     847 F 
    g352/B                                                            +0     847   
    g352/Z                    HS65_LS_NAND2AX29       4  25.9   34   +27     874 R 
    g344/A                                                            +0     874   
    g344/Z                    HS65_LS_IVX27           1  11.5   18   +26     900 F 
    g338/B                                                            +0     900   
    g338/Z                    HS65_LS_NOR2X25         2  20.9   50   +37     937 R 
    g322/A                                                            +0     937   
    g322/Z                    HS65_LS_NAND2X21        2  17.8   38   +50     987 F 
    g321/A                                                            +0     987   
    g321/Z                    HS65_LS_IVX27           1   7.3   20   +25    1011 R 
    g305/C                                                            +0    1012   
    g305/Z                    HS65_LS_NAND3AX13       1   9.4   50   +42    1053 F 
    g300/A                                                            +0    1053   
    g300/Z                    HS65_LS_NAND3X19        1  11.6   36   +41    1094 R 
    g297/B                                                            +0    1094   
    g297/Z                    HS65_LS_XOR2X35         2  13.8   28   +77    1171 F 
  addinc_PUs[1].U_F6_U_1_U_S1_add_18_16/Z[13] 
  PUs[1].U_F6_U_S12_add_41_16/A[13] 
    g431/B                                                            +0    1171   
    g431/Z                    HS65_LS_AND2X9          2  13.0   41   +69    1240 F 
    g404/B                                                            +0    1240   
    g404/Z                    HS65_LS_NOR2X19         2  14.9   49   +46    1286 R 
    g397/A                                                            +0    1286   
    g397/Z                    HS65_LS_IVX18           1   8.5   22   +32    1319 F 
    g346/D0                                                           +0    1319   
    g346/Z                    HS65_LS_MUXI21X15       1   3.8   34   +36    1355 R 
  PUs[1].U_F6_U_S12_add_41_16/Z[13] 
  PUs[1].U_F6_U_p11/input[13] 
    output_reg[13]/D     <<<  HS65_LS_DFPQX18                         +0    1355   
    output_reg[13]/CP         setup                              0   +85    1440 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)            capture                                       1540 R 
                              adjustments                           -100    1440   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_inter/PUs[1].U_F6_U_p11/output_reg[13]/D
