

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sun Sep 28 13:51:31 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1202718817|  1202718817|  12.027 sec|  12.027 sec|  1202718817|  1202718817|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                        |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1       |  1202718816|  1202718816|  37584963|          -|          -|    32|        no|
        | + VITIS_LOOP_11_2      |    37584960|    37584960|    147392|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_12_3    |      147390|      147390|       578|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_15_4  |         576|         576|         9|          -|          -|    64|        no|
        +------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%oc = alloca i32 1"   --->   Operation 15 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln10 = store i6 0, i6 %oc" [src/conv2.cpp:10]   --->   Operation 18 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_11_2" [src/conv2.cpp:10]   --->   Operation 19 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%oc_1 = load i6 %oc" [src/conv2.cpp:10]   --->   Operation 20 'load' 'oc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i6 %oc_1" [src/conv2.cpp:10]   --->   Operation 21 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i6 %oc_1" [src/conv2.cpp:10]   --->   Operation 22 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i6 %oc_1" [src/conv2.cpp:20]   --->   Operation 23 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %oc_1, i8 0" [src/conv2.cpp:20]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i14 %tmp" [src/conv2.cpp:20]   --->   Operation 25 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.83ns)   --->   "%sub_ln20 = sub i15 %zext_ln20_1, i15 %zext_ln20" [src/conv2.cpp:20]   --->   Operation 26 'sub' 'sub_ln20' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i15 %sub_ln20" [src/conv2.cpp:17]   --->   Operation 27 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln10, i6 0" [src/conv2.cpp:17]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln10 = icmp_eq  i6 %oc_1, i6 32" [src/conv2.cpp:10]   --->   Operation 29 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln10 = add i6 %oc_1, i6 1" [src/conv2.cpp:10]   --->   Operation 30 'add' 'add_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %VITIS_LOOP_11_2.split, void %for.end39" [src/conv2.cpp:10]   --->   Operation 31 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln10" [src/conv2.cpp:10]   --->   Operation 32 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:10]   --->   Operation 33 'load' 'conv2_biases_load' <Predicate = (!icmp_ln10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [src/conv2.cpp:24]   --->   Operation 34 'ret' 'ret_ln24' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:10]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv2.cpp:10]   --->   Operation 36 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:10]   --->   Operation 37 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%acc = bitcast i32 %conv2_biases_load" [src/conv2.cpp:10]   --->   Operation 38 'bitcast' 'acc' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_3" [src/conv2.cpp:11]   --->   Operation 39 'br' 'br_ln11' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.74>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%y = phi i8 %add_ln11, void %for.inc34, i8 0, void %VITIS_LOOP_11_2.split" [src/conv2.cpp:11]   --->   Operation 40 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i8 %y" [src/conv2.cpp:20]   --->   Operation 41 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i8 %y" [src/conv2.cpp:20]   --->   Operation 42 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.84ns)   --->   "%add_ln20 = add i16 %sext_ln17, i16 %zext_ln20_3" [src/conv2.cpp:20]   --->   Operation 43 'add' 'add_ln20' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i16 %add_ln20" [src/conv2.cpp:20]   --->   Operation 44 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i16 %add_ln20" [src/conv2.cpp:20]   --->   Operation 45 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln20, i8 0" [src/conv2.cpp:20]   --->   Operation 46 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.90ns)   --->   "%sub_ln20_1 = sub i21 %p_shl1, i21 %sext_ln20" [src/conv2.cpp:20]   --->   Operation 47 'sub' 'sub_ln20_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.76ns)   --->   "%icmp_ln11 = icmp_eq  i8 %y, i8 255" [src/conv2.cpp:11]   --->   Operation 48 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.76ns)   --->   "%add_ln11 = add i8 %y, i8 1" [src/conv2.cpp:11]   --->   Operation 49 'add' 'add_ln11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_12_3.split, void %for.inc37" [src/conv2.cpp:11]   --->   Operation 50 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:11]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv2.cpp:11]   --->   Operation 52 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.42ns)   --->   "%br_ln12 = br void %VITIS_LOOP_15_4" [src/conv2.cpp:12]   --->   Operation 53 'br' 'br_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.42>
ST_4 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln10 = store i6 %add_ln10, i6 %oc" [src/conv2.cpp:10]   --->   Operation 54 'store' 'store_ln10' <Predicate = (icmp_ln11)> <Delay = 0.42>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_11_2" [src/conv2.cpp:10]   --->   Operation 55 'br' 'br_ln10' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.90>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln12, void %for.inc31, i8 0, void %VITIS_LOOP_12_3.split" [src/conv2.cpp:12]   --->   Operation 56 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i8 %x" [src/conv2.cpp:20]   --->   Operation 57 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i8 %x" [src/conv2.cpp:20]   --->   Operation 58 'zext' 'zext_ln20_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.90ns)   --->   "%add_ln20_2 = add i21 %sub_ln20_1, i21 %zext_ln20_5" [src/conv2.cpp:20]   --->   Operation 59 'add' 'add_ln20_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i21 %add_ln20_2" [src/conv2.cpp:20]   --->   Operation 60 'zext' 'zext_ln20_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln20_6" [src/conv2.cpp:20]   --->   Operation 61 'getelementptr' 'feat2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.76ns)   --->   "%icmp_ln12 = icmp_eq  i8 %x, i8 255" [src/conv2.cpp:12]   --->   Operation 62 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.76ns)   --->   "%add_ln12 = add i8 %x, i8 1" [src/conv2.cpp:12]   --->   Operation 63 'add' 'add_ln12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_15_4.split, void %for.inc34" [src/conv2.cpp:12]   --->   Operation 64 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:12]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv2.cpp:12]   --->   Operation 66 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln15 = br void %for.inc" [src/conv2.cpp:15]   --->   Operation 67 'br' 'br_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_3" [src/conv2.cpp:11]   --->   Operation 68 'br' 'br_ln11' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ic = phi i7 %add_ln15, void %for.inc.split, i7 0, void %VITIS_LOOP_15_4.split" [src/conv2.cpp:15]   --->   Operation 69 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%acc_4 = phi i32 %acc_5, void %for.inc.split, i32 %acc, void %VITIS_LOOP_15_4.split"   --->   Operation 70 'phi' 'acc_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %ic" [src/conv2.cpp:17]   --->   Operation 71 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i7 %ic" [src/conv2.cpp:17]   --->   Operation 72 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %ic, i8 0" [src/conv2.cpp:17]   --->   Operation 73 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i15 %tmp_1" [src/conv2.cpp:17]   --->   Operation 74 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.84ns)   --->   "%sub_ln17 = sub i16 %zext_ln17_2, i16 %zext_ln17_1" [src/conv2.cpp:17]   --->   Operation 75 'sub' 'sub_ln17' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i16 %sub_ln17" [src/conv2.cpp:17]   --->   Operation 76 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.85ns)   --->   "%add_ln17 = add i17 %sext_ln17_1, i17 %zext_ln20_2" [src/conv2.cpp:17]   --->   Operation 77 'add' 'add_ln17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i17 %add_ln17" [src/conv2.cpp:17]   --->   Operation 78 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i17 %add_ln17" [src/conv2.cpp:17]   --->   Operation 79 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln17, i8 0" [src/conv2.cpp:17]   --->   Operation 80 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln17_1 = sub i22 %p_shl2, i22 %sext_ln17_2" [src/conv2.cpp:17]   --->   Operation 81 'sub' 'sub_ln17_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln17_1 = add i22 %sub_ln17_1, i22 %zext_ln20_4" [src/conv2.cpp:17]   --->   Operation 82 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i22 %add_ln17_1" [src/conv2.cpp:17]   --->   Operation 83 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln17_3" [src/conv2.cpp:17]   --->   Operation 84 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.79ns)   --->   "%add_ln17_2 = add i11 %tmp_s, i11 %zext_ln17" [src/conv2.cpp:17]   --->   Operation 85 'add' 'add_ln17_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i11 %add_ln17_2" [src/conv2.cpp:17]   --->   Operation 86 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%conv2_weights_addr = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln17_4" [src/conv2.cpp:17]   --->   Operation 87 'getelementptr' 'conv2_weights_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.77ns)   --->   "%icmp_ln15 = icmp_eq  i7 %ic, i7 64" [src/conv2.cpp:15]   --->   Operation 88 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.77ns)   --->   "%add_ln15 = add i7 %ic, i7 1" [src/conv2.cpp:15]   --->   Operation 89 'add' 'add_ln15' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc31" [src/conv2.cpp:15]   --->   Operation 90 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/conv2.cpp:17]   --->   Operation 91 'load' 'feat1_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 92 [2/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:17]   --->   Operation 92 'load' 'conv2_weights_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 93 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %acc_4, i21 %feat2_addr" [src/conv2.cpp:20]   --->   Operation 93 'store' 'store_ln20' <Predicate = (icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_15_4" [src/conv2.cpp:12]   --->   Operation 94 'br' 'br_ln12' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 95 [1/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/conv2.cpp:17]   --->   Operation 95 'load' 'feat1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_7 : Operation 96 [1/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:17]   --->   Operation 96 'load' 'conv2_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %conv2_weights_load" [src/conv2.cpp:17]   --->   Operation 97 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.47ns)   --->   Input mux for Operation 98 '%mul = fmul i32 %feat1_load, i32 %bitcast_ln17'
ST_8 : Operation 98 [3/3] (6.54ns)   --->   "%mul = fmul i32 %feat1_load, i32 %bitcast_ln17" [src/conv2.cpp:17]   --->   Operation 98 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 99 [2/3] (7.01ns)   --->   "%mul = fmul i32 %feat1_load, i32 %bitcast_ln17" [src/conv2.cpp:17]   --->   Operation 99 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 100 [1/3] (7.01ns)   --->   "%mul = fmul i32 %feat1_load, i32 %bitcast_ln17" [src/conv2.cpp:17]   --->   Operation 100 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : [1/1] (0.47ns)   --->   Input mux for Operation 101 '%acc_5 = fadd i32 %acc_4, i32 %mul'
ST_11 : Operation 101 [4/4] (5.96ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %mul" [src/conv2.cpp:17]   --->   Operation 101 'fadd' 'acc_5' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 102 [3/4] (6.43ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %mul" [src/conv2.cpp:17]   --->   Operation 102 'fadd' 'acc_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 103 [2/4] (6.43ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %mul" [src/conv2.cpp:17]   --->   Operation 103 'fadd' 'acc_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:13]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv2.cpp:15]   --->   Operation 105 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/4] (6.43ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %mul" [src/conv2.cpp:17]   --->   Operation 106 'fadd' 'acc_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [src/conv2.cpp:15]   --->   Operation 107 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('oc') [5]  (0.000 ns)
	'store' operation ('store_ln10', src/conv2.cpp:10) of constant 0 on local variable 'oc' [8]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('oc', src/conv2.cpp:10) on local variable 'oc' [11]  (0.000 ns)
	'getelementptr' operation ('conv2_biases_addr', src/conv2.cpp:10) [26]  (0.000 ns)
	'load' operation ('conv2_biases_load', src/conv2.cpp:10) on array 'conv2_biases' [27]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_biases_load', src/conv2.cpp:10) on array 'conv2_biases' [27]  (1.237 ns)

 <State 4>: 1.746ns
The critical path consists of the following:
	'phi' operation ('y', src/conv2.cpp:11) with incoming values : ('add_ln11', src/conv2.cpp:11) [31]  (0.000 ns)
	'add' operation ('add_ln20', src/conv2.cpp:20) [34]  (0.842 ns)
	'sub' operation ('sub_ln20_1', src/conv2.cpp:20) [38]  (0.904 ns)

 <State 5>: 0.904ns
The critical path consists of the following:
	'phi' operation ('x', src/conv2.cpp:12) with incoming values : ('add_ln12', src/conv2.cpp:12) [47]  (0.000 ns)
	'add' operation ('add_ln20_2', src/conv2.cpp:20) [50]  (0.904 ns)

 <State 6>: 3.635ns
The critical path consists of the following:
	'phi' operation ('ic', src/conv2.cpp:15) with incoming values : ('add_ln15', src/conv2.cpp:15) [61]  (0.000 ns)
	'sub' operation ('sub_ln17', src/conv2.cpp:17) [67]  (0.842 ns)
	'add' operation ('add_ln17', src/conv2.cpp:17) [69]  (0.853 ns)
	'sub' operation ('sub_ln17_1', src/conv2.cpp:17) [73]  (0.000 ns)
	'add' operation ('add_ln17_1', src/conv2.cpp:17) [74]  (0.704 ns)
	'getelementptr' operation ('feat1_addr', src/conv2.cpp:17) [76]  (0.000 ns)
	'load' operation ('feat1_load', src/conv2.cpp:17) on array 'feat1' [86]  (1.237 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation ('feat1_load', src/conv2.cpp:17) on array 'feat1' [86]  (1.237 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('mul', src/conv2.cpp:17) [89]  (6.540 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:17) [89]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:17) [89]  (7.016 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('acc', src/conv2.cpp:17) [90]  (5.961 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv2.cpp:17) [90]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv2.cpp:17) [90]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv2.cpp:17) [90]  (6.437 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
