#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb 26 20:47:40 2024
# Process ID: 18000
# Current directory: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15236 F:\My_sem_10\sem10_my_material\MICRO_LAB\labs\VGA_Controller\VGA_Controller.xpr
# Log file: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/vivado.log
# Journal file: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.266 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/my_image.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/coefile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab -wto 7dc7a6fb72264e5f8e68d28705c1cfcd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7dc7a6fb72264e5f8e68d28705c1cfcd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/my_image.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/coefile.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab -wto 7dc7a6fb72264e5f8e68d28705c1cfcd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7dc7a6fb72264e5f8e68d28705c1cfcd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1047.379 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 26 20:53:30 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/synth_1/runme.log
[Mon Feb 26 20:53:30 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 26 20:56:56 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/synth_1/runme.log
[Mon Feb 26 20:56:56 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.434 ; gain = 15.984
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
CRITICAL WARNING: [filemgmt 20-742] The top module "VGA_IMAGE" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Mon Feb 26 21:05:32 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/synth_1/runme.log
[Mon Feb 26 21:05:32 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 26 21:06:22 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/synth_1/runme.log
[Mon Feb 26 21:06:22 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 26 21:18:28 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project vga_controller_copy F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/xsim.dir/VGA_Module_tb_behav/xsim.mem
add_files -norecurse {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/blk_mem_tb.vhd F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_Module.vhd}
add_files -fileset constrs_1 -norecurse F:/My_sem_10/sem10_my_material/MICRO_LAB/Basys-3-Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir f:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {90000} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/MARTEL/Downloads/image33.coe}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files f:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  f:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  f:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
export_ip_user_files -of_objects [get_files f:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.ip_user_files/sim_scripts -ip_user_files_dir F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.ip_user_files -ipstatic_source_dir F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.cache/compile_simlib/modelsim} {questa=F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.cache/compile_simlib/questa} {riviera=F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.cache/compile_simlib/riviera} {activehdl=F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Module_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <addr> does not exist in entity <VGA_IMAGE>.  Please compare the definition of block <VGA_IMAGE> to its component declaration and its instantion to detect the mismatch. [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.dir/VGA_Module_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 27 00:04:02 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
add_bp {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd} 68
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 68 in file 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd' not restored because it is no longer a breakable line.
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 00:11:25 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 00:11:25 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 00:12:03 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 00:12:03 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Module_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <addr> does not exist in entity <VGA_IMAGE>.  Please compare the definition of block <VGA_IMAGE> to its component declaration and its instantion to detect the mismatch. [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3126.004 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 10:42:05 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 10:42:05 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 10:44:37 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
set_property top VGA_IMAGE [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 10:46:25 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 10:46:25 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 10:59:46 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 10:59:46 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 11:19:29 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 11:19:29 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 11:33:04 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 11:33:04 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 11:34:14 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 11:34:14 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183A37AF2A" may be locked by another hw_server.
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210183A37AF2A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <flag> does not exist in entity <VGA_IMAGE>.  Please compare the definition of block <VGA_IMAGE> to its component declaration and its instantion to detect the mismatch. [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd:15]
ERROR: [VRFC 10-718] formal port <addr> does not exist in entity <VGA_IMAGE>.  Please compare the definition of block <VGA_IMAGE> to its component declaration and its instantion to detect the mismatch. [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Module_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3126.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Module_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
run 16 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
run 16 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
run 16 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
run 16 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 14:08:58 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 14:08:58 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
file mkdir F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/new
close [ open F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/new/bitstream_vga.vhd w ]
add_files F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/new/bitstream_vga.vhd
update_compile_order -fileset sources_1
set_property top bitstream_vga [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
CRITICAL WARNING: [filemgmt 20-742] The top module "bitstream_vga" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Tue Feb 27 14:13:26 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 14:13:26 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/new/bitstream_vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <vdisp> does not exist in entity <VGA_IMAGE>.  Please compare the definition of block <VGA_IMAGE> to its component declaration and its instantion to detect the mismatch. [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd:15]
ERROR: [VRFC 10-718] formal port <addr> does not exist in entity <VGA_IMAGE>.  Please compare the definition of block <VGA_IMAGE> to its component declaration and its instantion to detect the mismatch. [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_hw_manager
update_compile_order -fileset sources_1
set_property top VGA_IMAGE_stream [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
run 16 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <blk_mem_gen_v8_4_4> not found while processing module instance <inst> [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v:76]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit vga_module_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
run 16 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Module_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/image33.coe'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/xsim.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj VGA_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_IMAGE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
"xelab -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6078ae27adf4bb497eb8f8b836d42bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_Module_tb_behav xil_defaultlib.VGA_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_IMAGE [vga_image_default]
Compiling architecture bench of entity xil_defaultlib.vga_module_tb
Built simulation snapshot VGA_Module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Module_tb_behav -key {Behavioral:sim_1:Functional:VGA_Module_tb} -tclbatch {VGA_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source VGA_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_Module_tb.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3126.004 ; gain = 0.000
run 16 us
run 16 us
run 16 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 27 16:06:32 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Tue Feb 27 16:06:32 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
close [ open F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/new/vertical_image.vhd w ]
add_files F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/new/vertical_image.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd] -no_script -reset -force -quiet
remove_files  F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 28 13:16:59 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Wed Feb 28 13:16:59 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 28 13:19:07 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Wed Feb 28 13:19:07 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

open_hw_manager
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 28 13:20:38 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Wed Feb 28 13:20:38 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 28 14:17:06 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Wed Feb 28 14:17:06 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 28 14:41:28 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Wed Feb 28 14:41:28 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 28 14:43:32 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Wed Feb 28 14:43:32 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 28 15:00:57 2024] Launched synth_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/synth_1/runme.log
[Wed Feb 28 15:00:57 2024] Launched impl_1...
Run output will be captured here: F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37AF2A
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/impl_1/VGA_IMAGE_stream.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.runs/bitstream_of_not_moving_image_only.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 15:06:07 2024...
