if {![file exists "D:/RTL_FPGA/VERILOG/logic_func_3bit/sim_logic_3bits/sim_logic_3bits.mpf"]} { 
	project new "D:/RTL_FPGA/VERILOG/logic_func_3bit/sim_logic_3bits" sim_logic_3bits
	project addfile "D:/RTL_FPGA/VERILOG/logic_func_3bit/decod24.v"
	project addfile "D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bits.v"
	project addfile "D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bit_tf.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+D:/RTL_FPGA/VERILOG/logic_func_3bit  -work work  "D:/RTL_FPGA/VERILOG/logic_func_3bit/decod24.v"
	vlog  +incdir+D:/RTL_FPGA/VERILOG/logic_func_3bit  -work work  "D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bits.v"
	vlog  +incdir+D:/RTL_FPGA/VERILOG/logic_func_3bit  -work work  "D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bit_tf.v"
} else {
	project open "D:/RTL_FPGA/VERILOG/logic_func_3bit/sim_logic_3bits/sim_logic_3bits"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  logic_func_3bit_tf
view wave
add wave /*
run 1000ns
