<profile>

<section name = "Vitis HLS Report for 'lab7_z4'" level="0">
<item name = "Date">Mon Dec 11 15:49:07 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">lab7_z4</item>
<item name = "Solution">sol2 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="clk">10.00 ns, 8.232 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 35, 0.350 us, 0.350 us, 36, 36, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Mult">33, 33, 3, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 19, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 220, 0, 188, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 23, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 91, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_256s_256s_256_2_1_U1">mul_256s_256s_256_2_1, 0, 55, 0, 47, 0</column>
<column name="mul_256s_256s_256_2_1_U2">mul_256s_256s_256_2_1, 0, 55, 0, 47, 0</column>
<column name="mul_256s_256s_256_2_1_U3">mul_256s_256s_256_2_1, 0, 55, 0, 47, 0</column>
<column name="mul_256s_256s_256_2_1_U4">mul_256s_256s_256_2_1, 0, 55, 0, 47, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln8_fu_286_p2">+, 0, 0, 15, 8, 3</column>
<column name="ap_condition_183">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 8, 16</column>
<column name="i_fu_88">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_88">8, 0, 8, 0</column>
<column name="zext_ln232_reg_336">5, 0, 64, 59</column>
<column name="zext_ln232_reg_336_pp0_iter1_reg">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_hs, lab7_z4, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_hs, lab7_z4, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, lab7_z4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lab7_z4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lab7_z4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lab7_z4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lab7_z4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lab7_z4, return value</column>
<column name="a_0_address0">out, 5, ap_memory, a_0, array</column>
<column name="a_0_ce0">out, 1, ap_memory, a_0, array</column>
<column name="a_0_we0">out, 1, ap_memory, a_0, array</column>
<column name="a_0_d0">out, 256, ap_memory, a_0, array</column>
<column name="a_1_address0">out, 5, ap_memory, a_1, array</column>
<column name="a_1_ce0">out, 1, ap_memory, a_1, array</column>
<column name="a_1_we0">out, 1, ap_memory, a_1, array</column>
<column name="a_1_d0">out, 256, ap_memory, a_1, array</column>
<column name="a_2_address0">out, 5, ap_memory, a_2, array</column>
<column name="a_2_ce0">out, 1, ap_memory, a_2, array</column>
<column name="a_2_we0">out, 1, ap_memory, a_2, array</column>
<column name="a_2_d0">out, 256, ap_memory, a_2, array</column>
<column name="a_3_address0">out, 5, ap_memory, a_3, array</column>
<column name="a_3_ce0">out, 1, ap_memory, a_3, array</column>
<column name="a_3_we0">out, 1, ap_memory, a_3, array</column>
<column name="a_3_d0">out, 256, ap_memory, a_3, array</column>
<column name="b_0_address0">out, 5, ap_memory, b_0, array</column>
<column name="b_0_ce0">out, 1, ap_memory, b_0, array</column>
<column name="b_0_q0">in, 256, ap_memory, b_0, array</column>
<column name="b_1_address0">out, 5, ap_memory, b_1, array</column>
<column name="b_1_ce0">out, 1, ap_memory, b_1, array</column>
<column name="b_1_q0">in, 256, ap_memory, b_1, array</column>
<column name="b_2_address0">out, 5, ap_memory, b_2, array</column>
<column name="b_2_ce0">out, 1, ap_memory, b_2, array</column>
<column name="b_2_q0">in, 256, ap_memory, b_2, array</column>
<column name="b_3_address0">out, 5, ap_memory, b_3, array</column>
<column name="b_3_ce0">out, 1, ap_memory, b_3, array</column>
<column name="b_3_q0">in, 256, ap_memory, b_3, array</column>
<column name="c_0_address0">out, 5, ap_memory, c_0, array</column>
<column name="c_0_ce0">out, 1, ap_memory, c_0, array</column>
<column name="c_0_q0">in, 256, ap_memory, c_0, array</column>
<column name="c_1_address0">out, 5, ap_memory, c_1, array</column>
<column name="c_1_ce0">out, 1, ap_memory, c_1, array</column>
<column name="c_1_q0">in, 256, ap_memory, c_1, array</column>
<column name="c_2_address0">out, 5, ap_memory, c_2, array</column>
<column name="c_2_ce0">out, 1, ap_memory, c_2, array</column>
<column name="c_2_q0">in, 256, ap_memory, c_2, array</column>
<column name="c_3_address0">out, 5, ap_memory, c_3, array</column>
<column name="c_3_ce0">out, 1, ap_memory, c_3, array</column>
<column name="c_3_q0">in, 256, ap_memory, c_3, array</column>
</table>
</item>
</section>
</profile>
