\hypertarget{struct_a_d_c___mem_map}{}\section{A\+D\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_a_d_c___mem_map}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ab3900b4bfe889cd9d04850d121394741}{S\+C1} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}{C\+F\+G1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}{C\+F\+G2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_acbd8ded0e3f30d8502e9b9229e092fe8}{R} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}{C\+V1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}{C\+V2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}{S\+C2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}{S\+C3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}{O\+FS}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}{PG}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}{MG}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}{C\+L\+PD}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}{C\+L\+PS}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}{C\+L\+P4}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}{C\+L\+P3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}{C\+L\+P2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}{C\+L\+P1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}{C\+L\+P0}
\item 
\mbox{\Hypertarget{struct_a_d_c___mem_map_ab6a26e3e3250e5cf4ee9d2fe63d28a82}\label{struct_a_d_c___mem_map_ab6a26e3e3250e5cf4ee9d2fe63d28a82}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}{C\+L\+MD}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}{C\+L\+MS}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}{C\+L\+M4}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}{C\+L\+M3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}{C\+L\+M2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}{C\+L\+M1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}{C\+L\+M0}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+DC -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}\label{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+F\+G1@{C\+F\+G1}}
\index{C\+F\+G1@{C\+F\+G1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+F\+G1}{CFG1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+F\+G1}

A\+DC Configuration Register 1, offset\+: 0x8 \mbox{\Hypertarget{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}\label{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+F\+G2@{C\+F\+G2}}
\index{C\+F\+G2@{C\+F\+G2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+F\+G2}{CFG2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+F\+G2}

A\+DC Configuration Register 2, offset\+: 0xC \mbox{\Hypertarget{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}\label{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M0@{C\+L\+M0}}
\index{C\+L\+M0@{C\+L\+M0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+M0}{CLM0}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M0}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x6C \mbox{\Hypertarget{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}\label{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M1@{C\+L\+M1}}
\index{C\+L\+M1@{C\+L\+M1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+M1}{CLM1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M1}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x68 \mbox{\Hypertarget{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}\label{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M2@{C\+L\+M2}}
\index{C\+L\+M2@{C\+L\+M2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+M2}{CLM2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M2}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x64 \mbox{\Hypertarget{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}\label{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M3@{C\+L\+M3}}
\index{C\+L\+M3@{C\+L\+M3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+M3}{CLM3}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M3}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x60 \mbox{\Hypertarget{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}\label{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M4@{C\+L\+M4}}
\index{C\+L\+M4@{C\+L\+M4}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+M4}{CLM4}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M4}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x5C \mbox{\Hypertarget{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}\label{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+MD@{C\+L\+MD}}
\index{C\+L\+MD@{C\+L\+MD}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+MD}{CLMD}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+MD}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x54 \mbox{\Hypertarget{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}\label{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+MS@{C\+L\+MS}}
\index{C\+L\+MS@{C\+L\+MS}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+MS}{CLMS}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+MS}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x58 \mbox{\Hypertarget{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}\label{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P0@{C\+L\+P0}}
\index{C\+L\+P0@{C\+L\+P0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+P0}{CLP0}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P0}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x4C \mbox{\Hypertarget{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}\label{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P1@{C\+L\+P1}}
\index{C\+L\+P1@{C\+L\+P1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+P1}{CLP1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P1}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x48 \mbox{\Hypertarget{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}\label{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P2@{C\+L\+P2}}
\index{C\+L\+P2@{C\+L\+P2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+P2}{CLP2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P2}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x44 \mbox{\Hypertarget{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}\label{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P3@{C\+L\+P3}}
\index{C\+L\+P3@{C\+L\+P3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+P3}{CLP3}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P3}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x40 \mbox{\Hypertarget{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}\label{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P4@{C\+L\+P4}}
\index{C\+L\+P4@{C\+L\+P4}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+P4}{CLP4}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P4}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x3C \mbox{\Hypertarget{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}\label{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+PD@{C\+L\+PD}}
\index{C\+L\+PD@{C\+L\+PD}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+PD}{CLPD}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+PD}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x34 \mbox{\Hypertarget{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}\label{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+PS@{C\+L\+PS}}
\index{C\+L\+PS@{C\+L\+PS}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+PS}{CLPS}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+PS}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x38 \mbox{\Hypertarget{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}\label{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+V1@{C\+V1}}
\index{C\+V1@{C\+V1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+V1}{CV1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+V1}

Compare Value Registers, offset\+: 0x18 \mbox{\Hypertarget{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}\label{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+V2@{C\+V2}}
\index{C\+V2@{C\+V2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+V2}{CV2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+V2}

Compare Value Registers, offset\+: 0x1C \mbox{\Hypertarget{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}\label{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!MG@{MG}}
\index{MG@{MG}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{MG}{MG}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+MG}

A\+DC Minus-\/\+Side Gain Register, offset\+: 0x30 \mbox{\Hypertarget{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}\label{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!O\+FS@{O\+FS}}
\index{O\+FS@{O\+FS}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{O\+FS}{OFS}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+O\+FS}

A\+DC Offset Correction Register, offset\+: 0x28 \mbox{\Hypertarget{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}\label{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!PG@{PG}}
\index{PG@{PG}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{PG}{PG}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+PG}

A\+DC Plus-\/\+Side Gain Register, offset\+: 0x2C \mbox{\Hypertarget{struct_a_d_c___mem_map_acbd8ded0e3f30d8502e9b9229e092fe8}\label{struct_a_d_c___mem_map_acbd8ded0e3f30d8502e9b9229e092fe8}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!R@{R}}
\index{R@{R}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R}{R}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::R\mbox{[}2\mbox{]}}

A\+DC Data Result Register, array offset\+: 0x10, array step\+: 0x4 \mbox{\Hypertarget{struct_a_d_c___mem_map_ab3900b4bfe889cd9d04850d121394741}\label{struct_a_d_c___mem_map_ab3900b4bfe889cd9d04850d121394741}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C1@{S\+C1}}
\index{S\+C1@{S\+C1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+C1}{SC1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C1\mbox{[}2\mbox{]}}

A\+DC Status and Control Registers 1, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}\label{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C2@{S\+C2}}
\index{S\+C2@{S\+C2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+C2}{SC2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C2}

Status and Control Register 2, offset\+: 0x20 \mbox{\Hypertarget{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}\label{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C3@{S\+C3}}
\index{S\+C3@{S\+C3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+C3}{SC3}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C3}

Status and Control Register 3, offset\+: 0x24 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
