Timing Analyzer report for CountUp
Fri Dec 13 09:22:57 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Setup: 'clock_divider_1024:inst4|inst10'
 14. Slow 1200mV 85C Model Setup: 'clock_divider_1024:inst3|inst10'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Hold: 'clock_divider_1024:inst4|inst10'
 17. Slow 1200mV 85C Model Hold: 'clock_divider_1024:inst3|inst10'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clock'
 26. Slow 1200mV 0C Model Setup: 'clock_divider_1024:inst4|inst10'
 27. Slow 1200mV 0C Model Setup: 'clock_divider_1024:inst3|inst10'
 28. Slow 1200mV 0C Model Hold: 'clock_divider_1024:inst4|inst10'
 29. Slow 1200mV 0C Model Hold: 'clock'
 30. Slow 1200mV 0C Model Hold: 'clock_divider_1024:inst3|inst10'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clock'
 38. Fast 1200mV 0C Model Setup: 'clock_divider_1024:inst4|inst10'
 39. Fast 1200mV 0C Model Setup: 'clock_divider_1024:inst3|inst10'
 40. Fast 1200mV 0C Model Hold: 'clock_divider_1024:inst4|inst10'
 41. Fast 1200mV 0C Model Hold: 'clock'
 42. Fast 1200mV 0C Model Hold: 'clock_divider_1024:inst3|inst10'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; CountUp                                                 ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; clock                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                           ;
; clock_divider_1024:inst3|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider_1024:inst3|inst10 } ;
; clock_divider_1024:inst4|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider_1024:inst4|inst10 } ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                              ;
+-------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+-------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 301.75 MHz  ; 250.0 MHz       ; clock                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 302.85 MHz  ; 302.85 MHz      ; clock_divider_1024:inst4|inst10 ;                                                               ;
; 1116.07 MHz ; 437.64 MHz      ; clock_divider_1024:inst3|inst10 ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock                           ; -2.314 ; -7.435        ;
; clock_divider_1024:inst4|inst10 ; -2.302 ; -6.653        ;
; clock_divider_1024:inst3|inst10 ; 0.104  ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                      ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clock                           ; 0.402 ; 0.000         ;
; clock_divider_1024:inst4|inst10 ; 0.402 ; 0.000         ;
; clock_divider_1024:inst3|inst10 ; 0.451 ; 0.000         ;
+---------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock                           ; -3.000 ; -15.850       ;
; clock_divider_1024:inst4|inst10 ; -1.285 ; -12.850       ;
; clock_divider_1024:inst3|inst10 ; -1.285 ; -10.280       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.314 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.081     ; 3.231      ;
; -2.299 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.081     ; 3.216      ;
; -2.172 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.081     ; 3.089      ;
; -2.035 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.081     ; 2.952      ;
; -1.922 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.081     ; 2.839      ;
; -1.897 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.081     ; 2.814      ;
; -1.780 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.081     ; 2.697      ;
; -1.540 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; 0.500        ; 2.963      ; 5.223      ;
; -1.532 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.081     ; 2.449      ;
; -1.383 ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.081     ; 2.300      ;
; -1.057 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.974      ;
; -1.042 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.959      ;
; -1.004 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.921      ;
; -0.989 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.906      ;
; -0.953 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.870      ;
; -0.938 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.855      ;
; -0.915 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.832      ;
; -0.862 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.779      ;
; -0.848 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; 1.000        ; 2.963      ; 5.031      ;
; -0.811 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.728      ;
; -0.778 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.695      ;
; -0.725 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.642      ;
; -0.674 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.591      ;
; -0.585 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.502      ;
; -0.583 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.500      ;
; -0.570 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.487      ;
; -0.568 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.485      ;
; -0.561 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.478      ;
; -0.536 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.453      ;
; -0.535 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.452      ;
; -0.443 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.360      ;
; -0.441 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.358      ;
; -0.419 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.336      ;
; -0.401 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.318      ;
; -0.334 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.251      ;
; -0.332 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.249      ;
; -0.306 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.223      ;
; -0.304 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.221      ;
; -0.266 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.183      ;
; -0.234 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.151      ;
; -0.195 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.112      ;
; -0.193 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.110      ;
; -0.174 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.081     ; 1.091      ;
; -0.070 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.987      ;
; -0.069 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.986      ;
; -0.067 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.984      ;
; 0.096  ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.821      ;
; 0.152  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst1  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 1.000        ; -0.081     ; 0.765      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider_1024:inst4|inst10'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.302 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 3.219      ;
; -2.291 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 3.208      ;
; -2.161 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 3.078      ;
; -2.022 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 2.939      ;
; -1.906 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 2.823      ;
; -1.889 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 2.806      ;
; -1.801 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 2.718      ;
; -1.657 ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 2.574      ;
; -1.530 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 2.447      ;
; -1.086 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 0.500        ; 2.743      ; 4.559      ;
; -0.943 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.860      ;
; -0.943 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.860      ;
; -0.932 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.849      ;
; -0.932 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.849      ;
; -0.802 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.719      ;
; -0.802 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.719      ;
; -0.663 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.580      ;
; -0.663 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.580      ;
; -0.648 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; 2.743      ; 4.621      ;
; -0.570 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.487      ;
; -0.568 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.485      ;
; -0.566 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.483      ;
; -0.559 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.476      ;
; -0.557 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.474      ;
; -0.555 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.472      ;
; -0.547 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.464      ;
; -0.547 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.464      ;
; -0.530 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.447      ;
; -0.530 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.447      ;
; -0.442 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.359      ;
; -0.442 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.359      ;
; -0.429 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.346      ;
; -0.427 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.344      ;
; -0.425 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.342      ;
; -0.353 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.270      ;
; -0.345 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.262      ;
; -0.341 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.258      ;
; -0.328 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.245      ;
; -0.290 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.207      ;
; -0.288 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.205      ;
; -0.286 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.203      ;
; -0.186 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.103      ;
; -0.186 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.103      ;
; -0.172 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 1.089      ;
; -0.068 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.985      ;
; -0.067 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.984      ;
; -0.067 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.984      ;
; 0.152  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider_1024:inst3|inst10'                                                                           ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.104 ; inst2     ; inst6   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.079     ; 0.815      ;
; 0.105 ; inst8     ; inst9   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.079     ; 0.814      ;
; 0.106 ; inst1     ; inst2   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.079     ; 0.813      ;
; 0.106 ; inst      ; inst1   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.079     ; 0.813      ;
; 0.107 ; inst9     ; inst10  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.079     ; 0.812      ;
; 0.108 ; inst7     ; inst8   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.079     ; 0.811      ;
; 0.108 ; inst6     ; inst7   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.079     ; 0.811      ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.402 ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst1  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.674      ;
; 0.435 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.702      ;
; 0.619 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.886      ;
; 0.621 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.889      ;
; 0.648 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.915      ;
; 0.658 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.925      ;
; 0.660 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.927      ;
; 0.701 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.081      ; 0.968      ;
; 0.776 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.043      ;
; 0.824 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.091      ;
; 0.826 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.093      ;
; 0.827 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.094      ;
; 0.829 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.096      ;
; 0.903 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.170      ;
; 0.910 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.177      ;
; 0.927 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.194      ;
; 0.929 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.196      ;
; 1.002 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.269      ;
; 1.005 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.272      ;
; 1.035 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.302      ;
; 1.036 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.303      ;
; 1.037 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.304      ;
; 1.038 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.305      ;
; 1.062 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.329      ;
; 1.151 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; 0.000        ; 3.076      ; 4.675      ;
; 1.185 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.452      ;
; 1.209 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.476      ;
; 1.264 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.531      ;
; 1.285 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.552      ;
; 1.309 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.576      ;
; 1.364 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.631      ;
; 1.393 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.660      ;
; 1.394 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.661      ;
; 1.417 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.684      ;
; 1.418 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.685      ;
; 1.472 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.739      ;
; 1.473 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.081      ; 1.740      ;
; 1.743 ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.081      ; 2.010      ;
; 1.782 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; -0.500       ; 3.076      ; 4.806      ;
; 1.896 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.081      ; 2.163      ;
; 2.104 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.081      ; 2.371      ;
; 2.203 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.081      ; 2.470      ;
; 2.206 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.081      ; 2.473      ;
; 2.386 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.081      ; 2.653      ;
; 2.486 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.081      ; 2.753      ;
; 2.594 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.081      ; 2.861      ;
; 2.595 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.081      ; 2.862      ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider_1024:inst4|inst10'                                                                                                                          ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.402 ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.617 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.884      ;
; 0.626 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.893      ;
; 0.626 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.893      ;
; 0.646 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.913      ;
; 0.655 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 0.922      ;
; 0.807 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.074      ;
; 0.809 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.076      ;
; 0.810 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.077      ;
; 0.822 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.089      ;
; 0.835 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.102      ;
; 0.842 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.109      ;
; 0.866 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.133      ;
; 0.909 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.176      ;
; 0.911 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.178      ;
; 0.912 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.179      ;
; 0.926 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.193      ;
; 0.927 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.194      ;
; 0.984 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 2.877      ; 4.299      ;
; 0.985 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.253      ;
; 1.006 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.273      ;
; 1.007 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.274      ;
; 1.017 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.284      ;
; 1.019 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.286      ;
; 1.020 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.287      ;
; 1.020 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.287      ;
; 1.022 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.289      ;
; 1.023 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.290      ;
; 1.169 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.436      ;
; 1.170 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.437      ;
; 1.271 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.538      ;
; 1.272 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.539      ;
; 1.379 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.646      ;
; 1.380 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.647      ;
; 1.382 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.649      ;
; 1.383 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 1.650      ;
; 1.451 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; -0.500       ; 2.877      ; 4.266      ;
; 1.874 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 2.141      ;
; 2.028 ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 2.295      ;
; 2.108 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 2.375      ;
; 2.167 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 2.434      ;
; 2.188 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 2.455      ;
; 2.351 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 2.618      ;
; 2.453 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 2.720      ;
; 2.561 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 2.828      ;
; 2.564 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.081      ; 2.831      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider_1024:inst3|inst10'                                                                            ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.451 ; inst7     ; inst8   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; inst6     ; inst7   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; inst9     ; inst10  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; inst1     ; inst2   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; inst      ; inst1   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; inst8     ; inst9   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; inst2     ; inst6   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.079      ; 0.720      ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                               ;
+-------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+-------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 329.92 MHz  ; 250.0 MHz       ; clock                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 330.47 MHz  ; 330.47 MHz      ; clock_divider_1024:inst4|inst10 ;                                                               ;
; 1242.24 MHz ; 437.64 MHz      ; clock_divider_1024:inst3|inst10 ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock                           ; -2.031 ; -5.895        ;
; clock_divider_1024:inst4|inst10 ; -2.026 ; -5.188        ;
; clock_divider_1024:inst3|inst10 ; 0.195  ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clock_divider_1024:inst4|inst10 ; 0.353 ; 0.000         ;
; clock                           ; 0.354 ; 0.000         ;
; clock_divider_1024:inst3|inst10 ; 0.416 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock                           ; -3.000 ; -15.850       ;
; clock_divider_1024:inst4|inst10 ; -1.285 ; -12.850       ;
; clock_divider_1024:inst3|inst10 ; -1.285 ; -10.280       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.031 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.072     ; 2.958      ;
; -2.017 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.072     ; 2.944      ;
; -1.910 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.072     ; 2.837      ;
; -1.785 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.072     ; 2.712      ;
; -1.678 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.072     ; 2.605      ;
; -1.654 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.072     ; 2.581      ;
; -1.557 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.072     ; 2.484      ;
; -1.327 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.072     ; 2.254      ;
; -1.290 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; 0.500        ; 2.692      ; 4.684      ;
; -1.175 ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.072     ; 2.102      ;
; -0.837 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.764      ;
; -0.823 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.750      ;
; -0.795 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; 1.000        ; 2.692      ; 4.689      ;
; -0.795 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.722      ;
; -0.781 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.708      ;
; -0.759 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.686      ;
; -0.745 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.672      ;
; -0.716 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.643      ;
; -0.674 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.601      ;
; -0.638 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.565      ;
; -0.592 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.519      ;
; -0.549 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.476      ;
; -0.513 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.440      ;
; -0.429 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.356      ;
; -0.426 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.353      ;
; -0.419 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.346      ;
; -0.415 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.342      ;
; -0.412 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.339      ;
; -0.406 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.333      ;
; -0.382 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.309      ;
; -0.308 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.235      ;
; -0.305 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.232      ;
; -0.285 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.212      ;
; -0.281 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.208      ;
; -0.199 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.126      ;
; -0.197 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.124      ;
; -0.183 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.110      ;
; -0.180 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.107      ;
; -0.152 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.079      ;
; -0.104 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.031      ;
; -0.077 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.004      ;
; -0.075 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.072     ; 1.002      ;
; -0.057 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.984      ;
; 0.038  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.889      ;
; 0.039  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.888      ;
; 0.041  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.886      ;
; 0.182  ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.745      ;
; 0.244  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst1  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 1.000        ; -0.072     ; 0.683      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider_1024:inst4|inst10'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.026 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 2.952      ;
; -2.015 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 2.941      ;
; -1.905 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 2.831      ;
; -1.778 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 2.704      ;
; -1.668 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 2.594      ;
; -1.654 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 2.580      ;
; -1.582 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 2.508      ;
; -1.440 ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 2.366      ;
; -1.331 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 2.257      ;
; -0.972 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 0.500        ; 2.454      ; 4.138      ;
; -0.750 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.676      ;
; -0.749 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.675      ;
; -0.739 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.665      ;
; -0.738 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.664      ;
; -0.669 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; 2.454      ; 4.335      ;
; -0.629 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.555      ;
; -0.628 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.554      ;
; -0.502 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.428      ;
; -0.501 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.427      ;
; -0.415 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.341      ;
; -0.413 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.339      ;
; -0.411 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.337      ;
; -0.404 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.330      ;
; -0.402 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.328      ;
; -0.400 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.326      ;
; -0.392 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.318      ;
; -0.391 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.317      ;
; -0.378 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.304      ;
; -0.377 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.303      ;
; -0.306 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.232      ;
; -0.305 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.231      ;
; -0.294 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.220      ;
; -0.292 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.218      ;
; -0.290 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.216      ;
; -0.221 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.147      ;
; -0.206 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.132      ;
; -0.203 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.129      ;
; -0.195 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.121      ;
; -0.167 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.093      ;
; -0.165 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.091      ;
; -0.163 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 1.089      ;
; -0.068 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.994      ;
; -0.068 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.994      ;
; -0.056 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.982      ;
; 0.038  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.888      ;
; 0.038  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.888      ;
; 0.039  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.887      ;
; 0.243  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.073     ; 0.683      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider_1024:inst3|inst10'                                                                            ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.195 ; inst8     ; inst9   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.071     ; 0.733      ;
; 0.195 ; inst2     ; inst6   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.071     ; 0.733      ;
; 0.196 ; inst1     ; inst2   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.071     ; 0.732      ;
; 0.197 ; inst9     ; inst10  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.071     ; 0.731      ;
; 0.197 ; inst      ; inst1   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.071     ; 0.731      ;
; 0.198 ; inst6     ; inst7   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.071     ; 0.730      ;
; 0.199 ; inst7     ; inst8   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.071     ; 0.729      ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider_1024:inst4|inst10'                                                                                                                           ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.353 ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.608      ;
; 0.568 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.812      ;
; 0.579 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.823      ;
; 0.579 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.823      ;
; 0.591 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.835      ;
; 0.598 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.842      ;
; 0.737 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.981      ;
; 0.739 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.983      ;
; 0.740 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 0.984      ;
; 0.764 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.008      ;
; 0.772 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.016      ;
; 0.779 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.023      ;
; 0.804 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.048      ;
; 0.828 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.072      ;
; 0.830 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.074      ;
; 0.831 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.075      ;
; 0.844 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.088      ;
; 0.845 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.089      ;
; 0.895 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.139      ;
; 0.896 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.140      ;
; 0.915 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.159      ;
; 0.916 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.160      ;
; 0.924 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.168      ;
; 0.926 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.170      ;
; 0.927 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.171      ;
; 0.928 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.172      ;
; 0.930 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.174      ;
; 0.931 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.175      ;
; 0.988 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 2.574      ; 3.966      ;
; 1.072 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.316      ;
; 1.073 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.317      ;
; 1.163 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.407      ;
; 1.164 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.408      ;
; 1.259 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.503      ;
; 1.260 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.504      ;
; 1.263 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.507      ;
; 1.264 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.508      ;
; 1.331 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; -0.500       ; 2.574      ; 3.809      ;
; 1.682 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 1.926      ;
; 1.830 ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 2.074      ;
; 1.896 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 2.140      ;
; 1.947 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 2.191      ;
; 1.967 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 2.211      ;
; 2.124 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 2.368      ;
; 2.215 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 2.459      ;
; 2.311 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 2.555      ;
; 2.315 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.073      ; 2.559      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                 ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.354 ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst1  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.608      ;
; 0.394 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.637      ;
; 0.571 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.814      ;
; 0.573 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.816      ;
; 0.574 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.817      ;
; 0.593 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.836      ;
; 0.602 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.847      ;
; 0.638 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.881      ;
; 0.700 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.072      ; 0.943      ;
; 0.757 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.000      ;
; 0.759 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.002      ;
; 0.767 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.010      ;
; 0.769 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.012      ;
; 0.824 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.067      ;
; 0.824 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.067      ;
; 0.846 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.089      ;
; 0.848 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.091      ;
; 0.912 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.155      ;
; 0.914 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.157      ;
; 0.942 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.185      ;
; 0.944 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.187      ;
; 0.944 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.187      ;
; 0.946 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.189      ;
; 0.973 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.216      ;
; 1.088 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.331      ;
; 1.110 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; 0.000        ; 2.792      ; 4.316      ;
; 1.122 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.365      ;
; 1.170 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.413      ;
; 1.177 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.420      ;
; 1.211 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.454      ;
; 1.259 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.502      ;
; 1.273 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.516      ;
; 1.275 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.518      ;
; 1.307 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.550      ;
; 1.309 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.552      ;
; 1.355 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.598      ;
; 1.357 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.600      ;
; 1.563 ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.806      ;
; 1.593 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; -0.500       ; 2.792      ; 4.299      ;
; 1.704 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.072      ; 1.947      ;
; 1.896 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.072      ; 2.139      ;
; 1.984 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.072      ; 2.227      ;
; 1.986 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.072      ; 2.229      ;
; 2.160 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.072      ; 2.403      ;
; 2.249 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.072      ; 2.492      ;
; 2.345 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.072      ; 2.588      ;
; 2.347 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.072      ; 2.590      ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider_1024:inst3|inst10'                                                                             ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.416 ; inst7     ; inst8   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; inst6     ; inst7   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; inst9     ; inst10  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; inst      ; inst1   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; inst8     ; inst9   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; inst1     ; inst2   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; inst2     ; inst6   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.071      ; 0.661      ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock                           ; -0.660 ; -0.678        ;
; clock_divider_1024:inst4|inst10 ; -0.626 ; -0.626        ;
; clock_divider_1024:inst3|inst10 ; 0.558  ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clock_divider_1024:inst4|inst10 ; 0.181 ; 0.000         ;
; clock                           ; 0.182 ; 0.000         ;
; clock_divider_1024:inst3|inst10 ; 0.199 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock                           ; -3.000 ; -13.620       ;
; clock_divider_1024:inst4|inst10 ; -1.000 ; -10.000       ;
; clock_divider_1024:inst3|inst10 ; -1.000 ; -8.000        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.660 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.041     ; 1.606      ;
; -0.654 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.041     ; 1.600      ;
; -0.606 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; 0.500        ; 1.585      ; 2.773      ;
; -0.581 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.041     ; 1.527      ;
; -0.523 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.041     ; 1.469      ;
; -0.467 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.041     ; 1.413      ;
; -0.455 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.041     ; 1.401      ;
; -0.387 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.041     ; 1.333      ;
; -0.253 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.041     ; 1.199      ;
; -0.199 ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 1.000        ; -0.041     ; 1.145      ;
; -0.018 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.964      ;
; -0.012 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.958      ;
; 0.008  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.938      ;
; 0.014  ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.932      ;
; 0.041  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.905      ;
; 0.047  ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.899      ;
; 0.061  ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.885      ;
; 0.087  ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.859      ;
; 0.119  ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.827      ;
; 0.120  ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.826      ;
; 0.145  ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.801      ;
; 0.178  ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.768      ;
; 0.184  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; 1.000        ; 1.585      ; 2.483      ;
; 0.222  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.724      ;
; 0.224  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.722      ;
; 0.228  ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.718      ;
; 0.230  ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.716      ;
; 0.234  ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.712      ;
; 0.241  ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.705      ;
; 0.246  ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.700      ;
; 0.301  ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.645      ;
; 0.303  ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.643      ;
; 0.314  ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.632      ;
; 0.331  ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.615      ;
; 0.338  ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.608      ;
; 0.341  ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.605      ;
; 0.359  ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.587      ;
; 0.361  ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.585      ;
; 0.394  ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.552      ;
; 0.396  ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.550      ;
; 0.412  ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.534      ;
; 0.415  ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.531      ;
; 0.426  ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.520      ;
; 0.472  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.474      ;
; 0.473  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.473      ;
; 0.474  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.472      ;
; 0.560  ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.386      ;
; 0.587  ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst1  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 1.000        ; -0.041     ; 0.359      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider_1024:inst4|inst10'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.626 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 1.571      ;
; -0.621 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 1.566      ;
; -0.548 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 1.493      ;
; -0.488 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 1.433      ;
; -0.435 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 1.380      ;
; -0.422 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 1.367      ;
; -0.374 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 1.319      ;
; -0.341 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 0.500        ; 1.456      ; 2.389      ;
; -0.317 ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 1.262      ;
; -0.247 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 1.192      ;
; 0.048  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.897      ;
; 0.049  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.896      ;
; 0.053  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.892      ;
; 0.054  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.891      ;
; 0.126  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.819      ;
; 0.127  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.818      ;
; 0.186  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.759      ;
; 0.187  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.758      ;
; 0.231  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.233  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.712      ;
; 0.235  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.710      ;
; 0.236  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.709      ;
; 0.238  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.707      ;
; 0.239  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.706      ;
; 0.240  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.705      ;
; 0.240  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.705      ;
; 0.252  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.693      ;
; 0.253  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.692      ;
; 0.300  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.645      ;
; 0.301  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.644      ;
; 0.309  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.636      ;
; 0.311  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.634      ;
; 0.313  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.632      ;
; 0.332  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.613      ;
; 0.333  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; 1.456      ; 2.215      ;
; 0.333  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.612      ;
; 0.336  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.609      ;
; 0.341  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.604      ;
; 0.369  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.576      ;
; 0.371  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.574      ;
; 0.373  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.572      ;
; 0.418  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.527      ;
; 0.419  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.526      ;
; 0.427  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.518      ;
; 0.471  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.474      ;
; 0.473  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.472      ;
; 0.473  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.472      ;
; 0.586  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider_1024:inst3|inst10'                                                                            ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.558 ; inst2     ; inst6   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.041     ; 0.388      ;
; 0.559 ; inst8     ; inst9   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.041     ; 0.387      ;
; 0.561 ; inst1     ; inst2   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.041     ; 0.385      ;
; 0.562 ; inst9     ; inst10  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.041     ; 0.384      ;
; 0.562 ; inst6     ; inst7   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.041     ; 0.384      ;
; 0.562 ; inst      ; inst1   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.041     ; 0.384      ;
; 0.563 ; inst7     ; inst8   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 1.000        ; -0.041     ; 0.383      ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider_1024:inst4|inst10'                                                                                                                           ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.181 ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.275 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.401      ;
; 0.276 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.402      ;
; 0.277 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.403      ;
; 0.281 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 1.527      ; 2.017      ;
; 0.294 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.426      ;
; 0.362 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.488      ;
; 0.363 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.489      ;
; 0.365 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.491      ;
; 0.369 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.495      ;
; 0.376 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.502      ;
; 0.376 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.502      ;
; 0.384 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.510      ;
; 0.410 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.536      ;
; 0.411 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.537      ;
; 0.413 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.539      ;
; 0.421 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.547      ;
; 0.421 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.547      ;
; 0.448 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.574      ;
; 0.460 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.586      ;
; 0.464 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.465 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.467 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.593      ;
; 0.467 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.593      ;
; 0.524 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.650      ;
; 0.572 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.698      ;
; 0.572 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.698      ;
; 0.626 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.752      ;
; 0.626 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.752      ;
; 0.626 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.752      ;
; 0.626 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.752      ;
; 0.841 ; clock_divider_1024:inst3|inst8  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 0.967      ;
; 0.902 ; clock_divider_1024:inst3|inst9  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 1.028      ;
; 0.929 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; -0.500       ; 1.527      ; 2.165      ;
; 0.967 ; clock_divider_1024:inst3|inst6  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 1.093      ;
; 0.994 ; clock_divider_1024:inst3|inst7  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 1.120      ;
; 1.006 ; clock_divider_1024:inst3|inst5  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 1.132      ;
; 1.070 ; clock_divider_1024:inst3|inst3  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 1.196      ;
; 1.118 ; clock_divider_1024:inst3|inst4  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 1.244      ;
; 1.172 ; clock_divider_1024:inst3|inst2  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 1.298      ;
; 1.172 ; clock_divider_1024:inst3|inst1  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 0.000        ; 0.042      ; 1.298      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                 ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.182 ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst1  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.314      ;
; 0.198 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.323      ;
; 0.275 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.400      ;
; 0.277 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.402      ;
; 0.278 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst2  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.403      ;
; 0.296 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.421      ;
; 0.303 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.430      ;
; 0.324 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.449      ;
; 0.367 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.492      ;
; 0.370 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.495      ;
; 0.372 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst3  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.497      ;
; 0.374 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; 0.000        ; 1.646      ; 2.239      ;
; 0.376 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.501      ;
; 0.377 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.502      ;
; 0.409 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.534      ;
; 0.422 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.547      ;
; 0.423 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.548      ;
; 0.431 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.556      ;
; 0.458 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.583      ;
; 0.461 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.586      ;
; 0.463 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst4  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.588      ;
; 0.475 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.600      ;
; 0.476 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.601      ;
; 0.477 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst6  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.602      ;
; 0.478 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst5  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.603      ;
; 0.535 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.660      ;
; 0.546 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.671      ;
; 0.573 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.698      ;
; 0.581 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.706      ;
; 0.592 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.717      ;
; 0.619 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.744      ;
; 0.634 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.759      ;
; 0.636 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst9  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.761      ;
; 0.645 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.770      ;
; 0.647 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst7  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.772      ;
; 0.672 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.797      ;
; 0.674 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst8  ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.799      ;
; 0.809 ; clock_divider_1024:inst4|inst9  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.934      ;
; 0.865 ; clock_divider_1024:inst4|inst8  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.041      ; 0.990      ;
; 0.971 ; clock_divider_1024:inst4|inst7  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.041      ; 1.096      ;
; 1.020 ; clock_divider_1024:inst4|inst6  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.041      ; 1.145      ;
; 1.023 ; clock_divider_1024:inst4|inst5  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.041      ; 1.148      ;
; 1.097 ; clock_divider_1024:inst4|inst3  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.041      ; 1.222      ;
; 1.143 ; clock_divider_1024:inst4|inst4  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.041      ; 1.268      ;
; 1.157 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; clock       ; -0.500       ; 1.646      ; 2.522      ;
; 1.196 ; clock_divider_1024:inst4|inst2  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.041      ; 1.321      ;
; 1.198 ; clock_divider_1024:inst4|inst1  ; clock_divider_1024:inst4|inst10 ; clock                           ; clock       ; 0.000        ; 0.041      ; 1.323      ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider_1024:inst3|inst10'                                                                             ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.199 ; inst7     ; inst8   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; inst9     ; inst10  ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; inst6     ; inst7   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; inst      ; inst1   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; inst1     ; inst2   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; inst8     ; inst9   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; inst2     ; inst6   ; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 0.000        ; 0.041      ; 0.327      ;
+-------+-----------+---------+---------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+----------------------------------+---------+-------+----------+---------+---------------------+
; Clock                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; -2.314  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  clock                           ; -2.314  ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider_1024:inst3|inst10 ; 0.104   ; 0.199 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider_1024:inst4|inst10 ; -2.302  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                  ; -14.088 ; 0.0   ; 0.0      ; 0.0     ; -38.98              ;
;  clock                           ; -7.435  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  clock_divider_1024:inst3|inst10 ; 0.000   ; 0.000 ; N/A      ; N/A     ; -10.280             ;
;  clock_divider_1024:inst4|inst10 ; -6.653  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
+----------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; 2nd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 1st           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 3rd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 4th           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 5th           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 6th           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7th           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 8th           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; 2nd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 1st           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 3rd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 4th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 5th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 6th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 7th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 8th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; 2nd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 1st           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 3rd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 4th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 5th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 6th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 7th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 8th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; 2nd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 1st           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 3rd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 4th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 5th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 6th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 8th           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clock                           ; clock                           ; 54       ; 0        ; 0        ; 0        ;
; clock_divider_1024:inst4|inst10 ; clock                           ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 7        ; 0        ; 0        ; 0        ;
; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 54       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clock                           ; clock                           ; 54       ; 0        ; 0        ; 0        ;
; clock_divider_1024:inst4|inst10 ; clock                           ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; 7        ; 0        ; 0        ; 0        ;
; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst4|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; 54       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                   ;
+---------------------------------+---------------------------------+------+-------------+
; Target                          ; Clock                           ; Type ; Status      ;
+---------------------------------+---------------------------------+------+-------------+
; clock                           ; clock                           ; Base ; Constrained ;
; clock_divider_1024:inst3|inst10 ; clock_divider_1024:inst3|inst10 ; Base ; Constrained ;
; clock_divider_1024:inst4|inst10 ; clock_divider_1024:inst4|inst10 ; Base ; Constrained ;
+---------------------------------+---------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; enable     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; 1st         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2nd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 3rd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 4th         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 5th         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 6th         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7th         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 8th         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; enable     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; 1st         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2nd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 3rd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 4th         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 5th         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 6th         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7th         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 8th         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Dec 13 09:22:53 2019
Info: Command: quartus_sta CountUp -c CountUp
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CountUp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider_1024:inst3|inst10 clock_divider_1024:inst3|inst10
    Info (332105): create_clock -period 1.000 -name clock_divider_1024:inst4|inst10 clock_divider_1024:inst4|inst10
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.314              -7.435 clock 
    Info (332119):    -2.302              -6.653 clock_divider_1024:inst4|inst10 
    Info (332119):     0.104               0.000 clock_divider_1024:inst3|inst10 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clock 
    Info (332119):     0.402               0.000 clock_divider_1024:inst4|inst10 
    Info (332119):     0.451               0.000 clock_divider_1024:inst3|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 clock 
    Info (332119):    -1.285             -12.850 clock_divider_1024:inst4|inst10 
    Info (332119):    -1.285             -10.280 clock_divider_1024:inst3|inst10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.031              -5.895 clock 
    Info (332119):    -2.026              -5.188 clock_divider_1024:inst4|inst10 
    Info (332119):     0.195               0.000 clock_divider_1024:inst3|inst10 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 clock_divider_1024:inst4|inst10 
    Info (332119):     0.354               0.000 clock 
    Info (332119):     0.416               0.000 clock_divider_1024:inst3|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 clock 
    Info (332119):    -1.285             -12.850 clock_divider_1024:inst4|inst10 
    Info (332119):    -1.285             -10.280 clock_divider_1024:inst3|inst10 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.660              -0.678 clock 
    Info (332119):    -0.626              -0.626 clock_divider_1024:inst4|inst10 
    Info (332119):     0.558               0.000 clock_divider_1024:inst3|inst10 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clock_divider_1024:inst4|inst10 
    Info (332119):     0.182               0.000 clock 
    Info (332119):     0.199               0.000 clock_divider_1024:inst3|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.620 clock 
    Info (332119):    -1.000             -10.000 clock_divider_1024:inst4|inst10 
    Info (332119):    -1.000              -8.000 clock_divider_1024:inst3|inst10 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Fri Dec 13 09:22:57 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


