$date
	Wed Nov  2 15:56:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rom6_tb $end
$scope module rom1_test $end
$var wire 5 ! sel [4:0] $end
$var reg 6 " out [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 "
b0 !
$end
#10
b11 "
b1 !
#20
b100 "
b10 !
#30
b1000 "
b11 !
#40
b1010 "
b100 !
#50
b11010 "
b1011 !
#60
b111111 "
b11011 !
#70
