Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-09-06/40-openroad-repairantennas/1-diodeinsertion/highpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   highpass
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     17510
Number of terminals:      263
Number of snets:          2
Number of nets:           12018

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 415.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 330133.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 38510.
[INFO DRT-0033] via shape region query size = 2205.
[INFO DRT-0033] met2 shape region query size = 1567.
[INFO DRT-0033] via2 shape region query size = 1764.
[INFO DRT-0033] met3 shape region query size = 1340.
[INFO DRT-0033] via3 shape region query size = 1764.
[INFO DRT-0033] met4 shape region query size = 453.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1592 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 409 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0084]   Complete 6161 groups.
#scanned instances     = 17510
#unique  instances     = 415
#stdCellGenAp          = 11811
#stdCellValidPlanarAp  = 50
#stdCellValidViaAp     = 9092
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 38319
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:33, elapsed time = 00:00:13, memory = 201.75 (MB), peak = 201.75 (MB)

Number of guides:     89304

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 72 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 72 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 31298.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 25289.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 13460.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1108.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 457.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 45215 vertical wires in 2 frboxes and 26397 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 5551 vertical wires in 2 frboxes and 8766 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:03, memory = 346.98 (MB), peak = 346.98 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 346.98 (MB), peak = 346.98 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 380.20 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:09, memory = 875.77 (MB).
    Completing 30% with 1908 violations.
    elapsed time = 00:00:18, memory = 668.40 (MB).
    Completing 40% with 1908 violations.
    elapsed time = 00:00:20, memory = 905.79 (MB).
    Completing 50% with 1908 violations.
    elapsed time = 00:00:33, memory = 918.76 (MB).
    Completing 60% with 4075 violations.
    elapsed time = 00:00:44, memory = 817.84 (MB).
    Completing 70% with 4075 violations.
    elapsed time = 00:00:52, memory = 965.54 (MB).
    Completing 80% with 5793 violations.
    elapsed time = 00:01:08, memory = 1011.28 (MB).
    Completing 90% with 5793 violations.
    elapsed time = 00:01:14, memory = 1092.55 (MB).
    Completing 100% with 7797 violations.
    elapsed time = 00:01:32, memory = 1015.81 (MB).
[INFO DRT-0199]   Number of violations = 9368.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     16      0      0      0      0
Metal Spacing       81      0   1307    221      3      1
Min Hole             0      0      5      0      0      0
NS Metal             0      0      2      0      0      0
Recheck              1      0    982    508     45     35
Short                0      1   5466    690      4      0
[INFO DRT-0267] cpu time = 00:11:17, elapsed time = 00:01:32, memory = 1281.40 (MB), peak = 1296.29 (MB)
Total wire length = 356990 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 140275 um.
Total wire length on LAYER met2 = 153430 um.
Total wire length on LAYER met3 = 32793 um.
Total wire length on LAYER met4 = 30491 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86780.
Up-via summary (total 86780):.

------------------------
 FR_MASTERSLICE        0
            li1    41371
           met1    42579
           met2     1997
           met3      833
           met4        0
------------------------
                   86780


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 9368 violations.
    elapsed time = 00:00:00, memory = 1284.69 (MB).
    Completing 20% with 9368 violations.
    elapsed time = 00:00:12, memory = 1407.86 (MB).
    Completing 30% with 8463 violations.
    elapsed time = 00:00:23, memory = 1303.37 (MB).
    Completing 40% with 8463 violations.
    elapsed time = 00:00:25, memory = 1373.94 (MB).
    Completing 50% with 8463 violations.
    elapsed time = 00:00:35, memory = 1376.11 (MB).
    Completing 60% with 7988 violations.
    elapsed time = 00:00:44, memory = 1306.81 (MB).
    Completing 70% with 7988 violations.
    elapsed time = 00:00:49, memory = 1344.41 (MB).
    Completing 80% with 6758 violations.
    elapsed time = 00:01:04, memory = 1339.71 (MB).
    Completing 90% with 6758 violations.
    elapsed time = 00:01:08, memory = 1436.80 (MB).
    Completing 100% with 5883 violations.
    elapsed time = 00:01:22, memory = 1332.04 (MB).
[INFO DRT-0199]   Number of violations = 5883.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         21      0      0      0      0
Metal Spacing        0    820    145      4      0
Min Hole             0      2      0      0      0
Recheck              0      1      3      0      0
Short                0   4534    347      5      1
[INFO DRT-0267] cpu time = 00:11:16, elapsed time = 00:01:22, memory = 1334.88 (MB), peak = 1438.80 (MB)
Total wire length = 353665 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 138006 um.
Total wire length on LAYER met2 = 151974 um.
Total wire length on LAYER met3 = 33457 um.
Total wire length on LAYER met4 = 30226 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86134.
Up-via summary (total 86134):.

------------------------
 FR_MASTERSLICE        0
            li1    41346
           met1    41952
           met2     2014
           met3      822
           met4        0
------------------------
                   86134


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5883 violations.
    elapsed time = 00:00:00, memory = 1334.88 (MB).
    Completing 20% with 5883 violations.
    elapsed time = 00:00:09, memory = 1379.91 (MB).
    Completing 30% with 5920 violations.
    elapsed time = 00:00:20, memory = 1337.93 (MB).
    Completing 40% with 5920 violations.
    elapsed time = 00:00:20, memory = 1339.96 (MB).
    Completing 50% with 5920 violations.
    elapsed time = 00:00:31, memory = 1382.07 (MB).
    Completing 60% with 5906 violations.
    elapsed time = 00:00:39, memory = 1344.69 (MB).
    Completing 70% with 5906 violations.
    elapsed time = 00:00:45, memory = 1449.23 (MB).
    Completing 80% with 5834 violations.
    elapsed time = 00:01:02, memory = 1344.93 (MB).
    Completing 90% with 5834 violations.
    elapsed time = 00:01:10, memory = 1411.05 (MB).
    Completing 100% with 5477 violations.
    elapsed time = 00:01:23, memory = 1345.28 (MB).
[INFO DRT-0199]   Number of violations = 5477.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing         19      0      0      0
Metal Spacing        0    796    126      1
Min Hole             0      1      0      0
Short                0   4245    286      3
[INFO DRT-0267] cpu time = 00:11:19, elapsed time = 00:01:23, memory = 1351.45 (MB), peak = 1451.23 (MB)
Total wire length = 352691 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 137382 um.
Total wire length on LAYER met2 = 151493 um.
Total wire length on LAYER met3 = 33613 um.
Total wire length on LAYER met4 = 30201 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 85844.
Up-via summary (total 85844):.

------------------------
 FR_MASTERSLICE        0
            li1    41345
           met1    41707
           met2     1993
           met3      799
           met4        0
------------------------
                   85844


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5477 violations.
    elapsed time = 00:00:00, memory = 1351.45 (MB).
    Completing 20% with 5477 violations.
    elapsed time = 00:00:04, memory = 1416.71 (MB).
    Completing 30% with 4356 violations.
    elapsed time = 00:00:28, memory = 1351.78 (MB).
    Completing 40% with 4356 violations.
    elapsed time = 00:00:30, memory = 1490.78 (MB).
    Completing 50% with 4356 violations.
    elapsed time = 00:00:45, memory = 1458.72 (MB).
    Completing 60% with 3258 violations.
    elapsed time = 00:01:12, memory = 1351.92 (MB).
    Completing 70% with 3258 violations.
    elapsed time = 00:01:14, memory = 1427.95 (MB).
    Completing 80% with 2470 violations.
    elapsed time = 00:01:27, memory = 1352.04 (MB).
    Completing 90% with 2470 violations.
    elapsed time = 00:01:33, memory = 1428.78 (MB).
    Completing 100% with 1365 violations.
    elapsed time = 00:01:59, memory = 1352.04 (MB).
[INFO DRT-0199]   Number of violations = 1365.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          6      0      0      0
Metal Spacing        0    377     51      4
Min Hole             0      1      0      0
Short                0    852     72      2
[INFO DRT-0267] cpu time = 00:11:43, elapsed time = 00:01:59, memory = 1352.04 (MB), peak = 1492.97 (MB)
Total wire length = 352425 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127940 um.
Total wire length on LAYER met2 = 151620 um.
Total wire length on LAYER met3 = 42240 um.
Total wire length on LAYER met4 = 30624 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88009.
Up-via summary (total 88009):.

------------------------
 FR_MASTERSLICE        0
            li1    41345
           met1    42392
           met2     3420
           met3      852
           met4        0
------------------------
                   88009


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1365 violations.
    elapsed time = 00:00:00, memory = 1352.04 (MB).
    Completing 20% with 1365 violations.
    elapsed time = 00:00:00, memory = 1483.28 (MB).
    Completing 30% with 1172 violations.
    elapsed time = 00:00:03, memory = 1352.04 (MB).
    Completing 40% with 1172 violations.
    elapsed time = 00:00:03, memory = 1352.04 (MB).
    Completing 50% with 1172 violations.
    elapsed time = 00:00:07, memory = 1422.36 (MB).
    Completing 60% with 818 violations.
    elapsed time = 00:00:37, memory = 1352.05 (MB).
    Completing 70% with 818 violations.
    elapsed time = 00:00:37, memory = 1352.05 (MB).
    Completing 80% with 528 violations.
    elapsed time = 00:00:47, memory = 1352.05 (MB).
    Completing 90% with 528 violations.
    elapsed time = 00:00:47, memory = 1420.06 (MB).
    Completing 100% with 222 violations.
    elapsed time = 00:00:52, memory = 1352.05 (MB).
[INFO DRT-0199]   Number of violations = 222.
Viol/Layer        met1   met2
Metal Spacing       79     13
Short              121      9
[INFO DRT-0267] cpu time = 00:02:34, elapsed time = 00:00:52, memory = 1352.05 (MB), peak = 1492.97 (MB)
Total wire length = 352446 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127343 um.
Total wire length on LAYER met2 = 151598 um.
Total wire length on LAYER met3 = 42841 um.
Total wire length on LAYER met4 = 30663 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88075.
Up-via summary (total 88075):.

------------------------
 FR_MASTERSLICE        0
            li1    41345
           met1    42368
           met2     3501
           met3      861
           met4        0
------------------------
                   88075


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 222 violations.
    elapsed time = 00:00:00, memory = 1352.05 (MB).
    Completing 20% with 222 violations.
    elapsed time = 00:00:00, memory = 1352.05 (MB).
    Completing 30% with 190 violations.
    elapsed time = 00:00:00, memory = 1367.95 (MB).
    Completing 40% with 190 violations.
    elapsed time = 00:00:00, memory = 1367.95 (MB).
    Completing 50% with 190 violations.
    elapsed time = 00:00:01, memory = 1405.23 (MB).
    Completing 60% with 123 violations.
    elapsed time = 00:00:16, memory = 1367.95 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:00:16, memory = 1367.95 (MB).
    Completing 80% with 40 violations.
    elapsed time = 00:00:20, memory = 1367.95 (MB).
    Completing 90% with 40 violations.
    elapsed time = 00:00:20, memory = 1367.95 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:23, memory = 1368.03 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Metal Spacing        3
Short                5
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:23, memory = 1368.03 (MB), peak = 1492.97 (MB)
Total wire length = 352435 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127295 um.
Total wire length on LAYER met2 = 151577 um.
Total wire length on LAYER met3 = 42869 um.
Total wire length on LAYER met4 = 30692 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88077.
Up-via summary (total 88077):.

------------------------
 FR_MASTERSLICE        0
            li1    41345
           met1    42362
           met2     3505
           met3      865
           met4        0
------------------------
                   88077


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 1368.03 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 1368.03 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 1368.03 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 1368.03 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 1368.03 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 1368.03 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 1368.03 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:03, memory = 1368.03 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:03, memory = 1368.03 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 1368.03 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 1368.03 (MB), peak = 1492.97 (MB)
Total wire length = 352433 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127294 um.
Total wire length on LAYER met2 = 151584 um.
Total wire length on LAYER met3 = 42861 um.
Total wire length on LAYER met4 = 30692 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88077.
Up-via summary (total 88077):.

------------------------
 FR_MASTERSLICE        0
            li1    41345
           met1    42366
           met2     3501
           met3      865
           met4        0
------------------------
                   88077


[INFO DRT-0198] Complete detail routing.
Total wire length = 352433 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 127294 um.
Total wire length on LAYER met2 = 151584 um.
Total wire length on LAYER met3 = 42861 um.
Total wire length on LAYER met4 = 30692 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88077.
Up-via summary (total 88077):.

------------------------
 FR_MASTERSLICE        0
            li1    41345
           met1    42366
           met2     3501
           met3      865
           met4        0
------------------------
                   88077


[INFO DRT-0267] cpu time = 00:49:16, elapsed time = 00:07:41, memory = 1368.03 (MB), peak = 1492.97 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-09-06/42-openroad-detailedrouting/highpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-09-06/42-openroad-detailedrouting/highpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-09-06/42-openroad-detailedrouting/highpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-09-06/42-openroad-detailedrouting/highpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-09-06/42-openroad-detailedrouting/highpass.sdc'…
